{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:30:35 2024 " "Info: Processing started: Wed May 22 12:30:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_5 " "Info: Found entity 1: divizor_5" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_10 " "Info: Found entity 1: divizor_10" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_1000.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_1000 " "Info: Found entity 1: divizor_1000" {  } { { "divizor_1000.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_1000.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_frecventa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_frecventa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_frecventa " "Info: Found entity 1: divizor_frecventa" {  } { { "divizor_frecventa.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file debouncing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Info: Found entity 1: debouncing" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numarator_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator_10 " "Info: Found entity 1: numarator_10" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator_1000.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numarator_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator_1000 " "Info: Found entity 1: numarator_1000" {  } { { "numarator_1000.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_1000.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_stop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file start_stop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 START_STOP " "Info: Found entity 1: START_STOP" {  } { { "START_STOP.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/START_STOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_miscare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file logica_miscare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica_miscare " "Info: Found entity 1: Logica_miscare" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectie_proba.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file selectie_proba.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selectie_proba " "Info: Found entity 1: Selectie_proba" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afisare_multiplexata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file afisare_multiplexata.v" { { "Info" "ISGN_ENTITY_NAME" "1 afisare_multiplexata " "Info: Found entity 1: afisare_multiplexata" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_ture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_ture.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_ture " "Info: Found entity 1: count_ture" {  } { { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intarziere_semnal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file intarziere_semnal.v" { { "Info" "ISGN_ENTITY_NAME" "1 intarziere_semnal " "Info: Found entity 1: intarziere_semnal" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_STOP START_STOP:inst15 " "Info: Elaborating entity \"START_STOP\" for hierarchy \"START_STOP:inst15\"" {  } { { "main.bdf" "inst15" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 328 384 512 424 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:inst16 " "Info: Elaborating entity \"debouncing\" for hierarchy \"debouncing:inst16\"" {  } { { "main.bdf" "inst16" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 328 224 384 424 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_frecventa divizor_frecventa:inst2 " "Info: Elaborating entity \"divizor_frecventa\" for hierarchy \"divizor_frecventa:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 200 224 368 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_5 divizor_frecventa:inst2\|divizor_5:inst3 " "Info: Elaborating entity \"divizor_5\" for hierarchy \"divizor_frecventa:inst2\|divizor_5:inst3\"" {  } { { "divizor_frecventa.bdf" "inst3" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { { 368 648 768 464 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_1000 divizor_frecventa:inst2\|divizor_1000:inst2 " "Info: Elaborating entity \"divizor_1000\" for hierarchy \"divizor_frecventa:inst2\|divizor_1000:inst2\"" {  } { { "divizor_frecventa.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { { 368 512 632 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numarator_10 divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2 " "Info: Elaborating entity \"numarator_10\" for hierarchy \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\"" {  } { { "divizor_1000.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_1000.bdf" { { 184 528 624 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_10 divizor_frecventa:inst2\|divizor_10:inst " "Info: Elaborating entity \"divizor_10\" for hierarchy \"divizor_frecventa:inst2\|divizor_10:inst\"" {  } { { "divizor_frecventa.bdf" "inst" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { { 224 376 512 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selectie_proba Selectie_proba:inst1 " "Info: Elaborating entity \"Selectie_proba\" for hierarchy \"Selectie_proba:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 424 384 536 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica_miscare Logica_miscare:inst6 " "Info: Elaborating entity \"Logica_miscare\" for hierarchy \"Logica_miscare:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 568 224 432 728 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(93) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(93): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(94) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(94): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(114) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(114): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(115) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(115): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dreapta Logica_miscare.v(81) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(81): inferring latch(es) for variable \"dreapta\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stanga Logica_miscare.v(81) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(81): inferring latch(es) for variable \"stanga\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_ture Logica_miscare.v(81) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(81): inferring latch(es) for variable \"count_ture\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[0\] Logica_miscare.v(155) " "Info (10041): Inferred latch for \"count_ture\[0\]\" at Logica_miscare.v(155)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[1\] Logica_miscare.v(155) " "Info (10041): Inferred latch for \"count_ture\[1\]\" at Logica_miscare.v(155)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[2\] Logica_miscare.v(155) " "Info (10041): Inferred latch for \"count_ture\[2\]\" at Logica_miscare.v(155)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[3\] Logica_miscare.v(155) " "Info (10041): Inferred latch for \"count_ture\[3\]\" at Logica_miscare.v(155)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stanga Logica_miscare.v(103) " "Info (10041): Inferred latch for \"stanga\" at Logica_miscare.v(103)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dreapta Logica_miscare.v(103) " "Info (10041): Inferred latch for \"dreapta\" at Logica_miscare.v(103)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afisare_multiplexata afisare_multiplexata:inst11 " "Info: Elaborating entity \"afisare_multiplexata\" for hierarchy \"afisare_multiplexata:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 792 704 856 1016 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "afisare_multiplexata.v(123) " "Warning (10270): Verilog HDL Case Statement warning at afisare_multiplexata.v(123): incomplete case statement has no default case item" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g afisare_multiplexata.v(121) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(121): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"g\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"f\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"e\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"d\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"c\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"b\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a afisare_multiplexata.v(121) " "Info (10041): Inferred latch for \"a\" at afisare_multiplexata.v(121)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intarziere_semnal intarziere_semnal:inst4 " "Info: Elaborating entity \"intarziere_semnal\" for hierarchy \"intarziere_semnal:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 696 704 808 792 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_ture count_ture:inst12 " "Info: Elaborating entity \"count_ture\" for hierarchy \"count_ture:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 856 392 552 952 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|stanga " "Warning: Latch Logica_miscare:inst6\|stanga has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_4 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_4" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -48 120 672 "senzor_4" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|dreapta " "Warning: Latch Logica_miscare:inst6\|dreapta has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_2 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_2" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 624 -48 120 640 "senzor_2" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 54 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[2\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[1\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[0\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[3\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|a " "Warning: Latch afisare_multiplexata:inst11\|a has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|b " "Warning: Latch afisare_multiplexata:inst11\|b has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|c " "Warning: Latch afisare_multiplexata:inst11\|c has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|d " "Warning: Latch afisare_multiplexata:inst11\|d has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|e " "Warning: Latch afisare_multiplexata:inst11\|e has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|f " "Warning: Latch afisare_multiplexata:inst11\|f has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|g " "Warning: Latch afisare_multiplexata:inst11\|g has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|mux_out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "intarziere_semnal:inst4\|semnal_out High " "Critical Warning (18010): Register intarziere_semnal:inst4\|semnal_out will power up to High" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "intarziere_semnal:inst\|semnal_out High " "Critical Warning (18010): Register intarziere_semnal:inst\|semnal_out will power up to High" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sisau " "Warning: Ignored assignments for entity \"sisau\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Info: Implemented 171 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:30:38 2024 " "Info: Processing ended: Wed May 22 12:30:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:30:40 2024 " "Info: Processing started: Wed May 22 12:30:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sisau -c sisau " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sisau EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"sisau\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst12" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncing:inst17\|inst3  " "Info: Automatically promoted node debouncing:inst17\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst17|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_5:inst3\|inst2  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_5:inst3\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_5:inst3\|inst2~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_5:inst3\|inst2~0" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_5:inst3|inst2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_5:inst3\|inst~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_5:inst3\|inst~0" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { { 272 408 472 352 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_5:inst3|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_5:inst3|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "afisare_multiplexata:inst11\|a~0  " "Info: Automatically promoted node afisare_multiplexata:inst11\|a~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|a~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|mux_out\[1\] " "Info: Destination node afisare_multiplexata:inst11\|mux_out\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|mux_out\[2\] " "Info: Destination node afisare_multiplexata:inst11\|mux_out\[2\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|mux_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|mux_out\[3\] " "Info: Destination node afisare_multiplexata:inst11\|mux_out\[3\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|mux_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst10~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 224 440 504 304 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_10:inst\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_10:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst4\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst4\|inst12" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst4|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst12~0" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst10~0" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 256 536 600 336 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncing:inst5\|inst3  " "Info: Automatically promoted node debouncing:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selectie_proba:inst1\|circuit\[0\] " "Info: Destination node Selectie_proba:inst1\|circuit\[0\]" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selectie_proba:inst1\|circuit\[1\] " "Info: Destination node Selectie_proba:inst1\|circuit\[1\]" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Logica_miscare:inst6\|count_ture\[2\]~7  " "Info: Automatically promoted node Logica_miscare:inst6\|count_ture\[2\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "START_STOP " "Warning: Node \"START_STOP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "info_circuit1 " "Warning: Node \"info_circuit1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "info_circuit1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "info_circuit2 " "Warning: Node \"info_circuit2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "info_circuit2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "info_circuit3 " "Warning: Node \"info_circuit3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "info_circuit3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.647 ns register register " "Info: Estimated most critical path is register to register delay of 3.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intarziere_semnal:inst\|semnal_out 1 REG LAB_X17_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y9; Fanout = 8; REG Node = 'intarziere_semnal:inst\|semnal_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { intarziere_semnal:inst|semnal_out } "NODE_NAME" } } { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.580 ns) 1.143 ns afisare_multiplexata:inst11\|Mux6~2 2 COMB LAB_X18_Y9 1 " "Info: 2: + IC(0.563 ns) + CELL(0.580 ns) = 1.143 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Mux6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { intarziere_semnal:inst|semnal_out afisare_multiplexata:inst11|Mux6~2 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.954 ns afisare_multiplexata:inst11\|Mux6~3 3 COMB LAB_X18_Y9 2 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.954 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'afisare_multiplexata:inst11\|Mux6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { afisare_multiplexata:inst11|Mux6~2 afisare_multiplexata:inst11|Mux6~3 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 2.728 ns afisare_multiplexata:inst11\|Mux6~0 4 COMB LAB_X18_Y9 1 " "Info: 4: + IC(0.160 ns) + CELL(0.614 ns) = 2.728 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { afisare_multiplexata:inst11|Mux6~3 afisare_multiplexata:inst11|Mux6~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.539 ns afisare_multiplexata:inst11\|Mux6~1 5 COMB LAB_X18_Y9 1 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 3.539 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Mux6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { afisare_multiplexata:inst11|Mux6~0 afisare_multiplexata:inst11|Mux6~1 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.647 ns afisare_multiplexata:inst11\|mux_out\[1\] 6 REG LAB_X18_Y9 8 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.647 ns; Loc. = LAB_X18_Y9; Fanout = 8; REG Node = 'afisare_multiplexata:inst11\|mux_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { afisare_multiplexata:inst11|Mux6~1 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 69.92 % ) " "Info: Total cell delay = 2.550 ns ( 69.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 30.08 % ) " "Info: Total interconnect delay = 1.097 ns ( 30.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.647 ns" { intarziere_semnal:inst|semnal_out afisare_multiplexata:inst11|Mux6~2 afisare_multiplexata:inst11|Mux6~3 afisare_multiplexata:inst11|Mux6~0 afisare_multiplexata:inst11|Mux6~1 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 476 " "Info: 1 (of 476) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_B 0 " "Info: Pin \"PWM_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_A 0 " "Info: Pin \"PWM_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_C 0 " "Info: Pin \"PWM_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_D 0 " "Info: Pin \"PWM_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit1_board 0 " "Info: Pin \"info_circuit1_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit2_board 0 " "Info: Pin \"info_circuit2_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit3_board 0 " "Info: Pin \"info_circuit3_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_IN1_D2 0 " "Info: Pin \"C_IN1_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_IN2_D2 0 " "Info: Pin \"C_IN2_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_IN3_D2 0 " "Info: Pin \"D_IN3_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_IN4_D2 0 " "Info: Pin \"D_IN4_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_IN1_D1 0 " "Info: Pin \"A_IN1_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_IN2_D1 0 " "Info: Pin \"A_IN2_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_IN3_D1 0 " "Info: Pin \"B_IN3_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_IN4_D1 0 " "Info: Pin \"B_IN4_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Info: Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Info: Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Info: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d 0 " "Info: Pin \"d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Info: Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f 0 " "Info: Pin \"f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g 0 " "Info: Pin \"g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:30:43 2024 " "Info: Processing ended: Wed May 22 12:30:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:30:44 2024 " "Info: Processing started: Wed May 22 12:30:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sisau -c sisau " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:30:45 2024 " "Info: Processing ended: Wed May 22 12:30:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:30:47 2024 " "Info: Processing started: Wed May 22 12:30:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|stanga " "Warning: Node \"Logica_miscare:inst6\|stanga\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|dreapta " "Warning: Node \"Logica_miscare:inst6\|dreapta\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[3\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[3\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[1\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[1\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[0\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[0\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[2\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[2\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|a " "Warning: Node \"afisare_multiplexata:inst11\|a\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|b " "Warning: Node \"afisare_multiplexata:inst11\|b\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|c " "Warning: Node \"afisare_multiplexata:inst11\|c\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|d " "Warning: Node \"afisare_multiplexata:inst11\|d\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|e " "Warning: Node \"afisare_multiplexata:inst11\|e\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|f " "Warning: Node \"afisare_multiplexata:inst11\|f\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|g " "Warning: Node \"afisare_multiplexata:inst11\|g\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_2 " "Info: Assuming node \"senzor_2\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 624 -48 120 640 "senzor_2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_4 " "Info: Assuming node \"senzor_4\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -48 120 672 "senzor_4" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_3 " "Info: Assuming node \"senzor_3\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -48 120 656 "senzor_3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_5 " "Info: Assuming node \"senzor_5\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 688 -48 120 704 "senzor_5" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzon_1 " "Info: Assuming node \"senzon_1\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Logica_miscare:inst6\|dreapta " "Info: Detected ripple clock \"Logica_miscare:inst6\|dreapta\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|dreapta" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Logica_miscare:inst6\|stanga " "Info: Detected ripple clock \"Logica_miscare:inst6\|stanga\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|stanga" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|a~0 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|a~0\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|a~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|mux_out\[3\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|mux_out\[3\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|mux_out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|mux_out\[2\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|mux_out\[2\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|mux_out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|mux_out\[1\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|mux_out\[1\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|mux_out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst17\|inst " "Info: Detected ripple clock \"debouncing:inst17\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst17\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst17\|inst1 " "Info: Detected ripple clock \"debouncing:inst17\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst17\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst17\|inst3 " "Info: Detected gated clock \"debouncing:inst17\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst17\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_5:inst3\|inst2 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_5:inst3\|inst2\" as buffer" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_5:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_10:inst\|inst12\" as buffer" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_10:inst4\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_10:inst4\|inst12\" as buffer" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_10:inst4\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|Equal6~0 " "Info: Detected gated clock \"Logica_miscare:inst6\|Equal6~0\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|Equal6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|count_ture\[2\]~7 " "Info: Detected gated clock \"Logica_miscare:inst6\|count_ture\[2\]~7\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|count_ture\[2\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|directie_driverB\[1\]~2 " "Info: Detected gated clock \"Logica_miscare:inst6\|directie_driverB\[1\]~2\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|directie_driverB\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|stanga~0 " "Info: Detected gated clock \"Logica_miscare:inst6\|stanga~0\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|stanga~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst5\|inst " "Info: Detected ripple clock \"debouncing:inst5\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst5\|inst1 " "Info: Detected ripple clock \"debouncing:inst5\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Selectie_proba:inst1\|circuit\[1\] " "Info: Detected ripple clock \"Selectie_proba:inst1\|circuit\[1\]\" as buffer" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selectie_proba:inst1\|circuit\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Selectie_proba:inst1\|circuit\[0\] " "Info: Detected ripple clock \"Selectie_proba:inst1\|circuit\[0\]\" as buffer" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selectie_proba:inst1\|circuit\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst5\|inst3 " "Info: Detected gated clock \"debouncing:inst5\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst16\|inst1 " "Info: Detected ripple clock \"debouncing:inst16\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst16\|inst " "Info: Detected ripple clock \"debouncing:inst16\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst16\|inst3 " "Info: Detected gated clock \"debouncing:inst16\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register intarziere_semnal:inst4\|semnal_out register afisare_multiplexata:inst11\|mux_out\[1\] 93.2 MHz 10.73 ns Internal " "Info: Clock \"clk\" has Internal fmax of 93.2 MHz between source register \"intarziere_semnal:inst4\|semnal_out\" and destination register \"afisare_multiplexata:inst11\|mux_out\[1\]\" (period= 10.73 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.971 ns + Longest register register " "Info: + Longest register to register delay is 2.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intarziere_semnal:inst4\|semnal_out 1 REG LCFF_X18_Y9_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 8; REG Node = 'intarziere_semnal:inst4\|semnal_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { intarziere_semnal:inst4|semnal_out } "NODE_NAME" } } { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.370 ns) 1.134 ns afisare_multiplexata:inst11\|Mux6~2 2 COMB LCCOMB_X18_Y9_N12 1 " "Info: 2: + IC(0.764 ns) + CELL(0.370 ns) = 1.134 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Mux6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { intarziere_semnal:inst4|semnal_out afisare_multiplexata:inst11|Mux6~2 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 1.708 ns afisare_multiplexata:inst11\|Mux6~3 3 COMB LCCOMB_X18_Y9_N10 2 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 1.708 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 2; COMB Node = 'afisare_multiplexata:inst11\|Mux6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { afisare_multiplexata:inst11|Mux6~2 afisare_multiplexata:inst11|Mux6~3 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.288 ns afisare_multiplexata:inst11\|Mux6~0 4 COMB LCCOMB_X18_Y9_N28 1 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.288 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { afisare_multiplexata:inst11|Mux6~3 afisare_multiplexata:inst11|Mux6~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.863 ns afisare_multiplexata:inst11\|Mux6~1 5 COMB LCCOMB_X18_Y9_N24 1 " "Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 2.863 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Mux6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { afisare_multiplexata:inst11|Mux6~0 afisare_multiplexata:inst11|Mux6~1 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.971 ns afisare_multiplexata:inst11\|mux_out\[1\] 6 REG LCFF_X18_Y9_N25 8 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.971 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 8; REG Node = 'afisare_multiplexata:inst11\|mux_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { afisare_multiplexata:inst11|Mux6~1 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 36.89 % ) " "Info: Total cell delay = 1.096 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 63.11 % ) " "Info: Total interconnect delay = 1.875 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { intarziere_semnal:inst4|semnal_out afisare_multiplexata:inst11|Mux6~2 afisare_multiplexata:inst11|Mux6~3 afisare_multiplexata:inst11|Mux6~0 afisare_multiplexata:inst11|Mux6~1 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { intarziere_semnal:inst4|semnal_out {} afisare_multiplexata:inst11|Mux6~2 {} afisare_multiplexata:inst11|Mux6~3 {} afisare_multiplexata:inst11|Mux6~0 {} afisare_multiplexata:inst11|Mux6~1 {} afisare_multiplexata:inst11|mux_out[1] {} } { 0.000ns 0.764ns 0.368ns 0.374ns 0.369ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.495 ns - Smallest " "Info: - Smallest clock skew is -7.495 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.963 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X20_Y7_N29 5 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.970 ns) 6.432 ns divizor_frecventa:inst2\|divizor_10:inst4\|inst12 3 REG LCFF_X12_Y10_N5 6 " "Info: 3: + IC(1.850 ns) + CELL(0.970 ns) = 6.432 ns; Loc. = LCFF_X12_Y10_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst4\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst4|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 7.797 ns divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst\|inst12 4 REG LCFF_X12_Y10_N17 6 " "Info: 4: + IC(0.395 ns) + CELL(0.970 ns) = 7.797 ns; Loc. = LCFF_X12_Y10_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { divizor_frecventa:inst2|divizor_10:inst4|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.970 ns) 9.457 ns divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst1\|inst12 5 REG LCFF_X12_Y9_N3 6 " "Info: 5: + IC(0.690 ns) + CELL(0.970 ns) = 9.457 ns; Loc. = LCFF_X12_Y9_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.970 ns) 10.853 ns divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12 6 REG LCFF_X12_Y9_N1 6 " "Info: 6: + IC(0.426 ns) + CELL(0.970 ns) = 10.853 ns; Loc. = LCFF_X12_Y9_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst7\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 12.963 ns afisare_multiplexata:inst11\|mux_out\[1\] 7 REG LCFF_X18_Y9_N25 8 " "Info: 7: + IC(1.444 ns) + CELL(0.666 ns) = 12.963 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 8; REG Node = 'afisare_multiplexata:inst11\|mux_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 51.04 % ) " "Info: Total cell delay = 6.616 ns ( 51.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.347 ns ( 48.96 % ) " "Info: Total interconnect delay = 6.347 ns ( 48.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.963 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst4|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.963 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst4|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 {} afisare_multiplexata:inst11|mux_out[1] {} } { 0.000ns 0.000ns 1.542ns 1.850ns 0.395ns 0.690ns 0.426ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.458 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 20.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X20_Y7_N29 5 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.970 ns) 6.432 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 3 REG LCFF_X12_Y10_N23 6 " "Info: 3: + IC(1.850 ns) + CELL(0.970 ns) = 6.432 ns; Loc. = LCFF_X12_Y10_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.970 ns) 8.520 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 4 REG LCFF_X13_Y7_N15 6 " "Info: 4: + IC(1.118 ns) + CELL(0.970 ns) = 8.520 ns; Loc. = LCFF_X13_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.970 ns) 9.889 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 5 REG LCFF_X13_Y7_N29 6 " "Info: 5: + IC(0.399 ns) + CELL(0.970 ns) = 9.889 ns; Loc. = LCFF_X13_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.970 ns) 11.967 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 6 REG LCFF_X17_Y7_N23 6 " "Info: 6: + IC(1.108 ns) + CELL(0.970 ns) = 11.967 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 13.332 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 7 REG LCFF_X17_Y7_N27 6 " "Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 13.332 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.970 ns) 15.345 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 8 REG LCFF_X15_Y7_N13 5 " "Info: 8: + IC(1.043 ns) + CELL(0.970 ns) = 15.345 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.970 ns) 16.723 ns divizor_frecventa:inst2\|divizor_5:inst3\|inst2 9 REG LCFF_X15_Y7_N9 3 " "Info: 9: + IC(0.408 ns) + CELL(0.970 ns) = 16.723 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 3; REG Node = 'divizor_frecventa:inst2\|divizor_5:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 } "NODE_NAME" } } { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.000 ns) 18.952 ns divizor_frecventa:inst2\|divizor_5:inst3\|inst2~clkctrl 10 COMB CLKCTRL_G1 8 " "Info: 10: + IC(2.229 ns) + CELL(0.000 ns) = 18.952 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'divizor_frecventa:inst2\|divizor_5:inst3\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { divizor_frecventa:inst2|divizor_5:inst3|inst2 divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl } "NODE_NAME" } } { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 20.458 ns intarziere_semnal:inst4\|semnal_out 11 REG LCFF_X18_Y9_N31 8 " "Info: 11: + IC(0.840 ns) + CELL(0.666 ns) = 20.458 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 8; REG Node = 'intarziere_semnal:inst4\|semnal_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl intarziere_semnal:inst4|semnal_out } "NODE_NAME" } } { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.526 ns ( 46.56 % ) " "Info: Total cell delay = 9.526 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.932 ns ( 53.44 % ) " "Info: Total interconnect delay = 10.932 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.458 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl intarziere_semnal:inst4|semnal_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.458 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl {} intarziere_semnal:inst4|semnal_out {} } { 0.000ns 0.000ns 1.542ns 1.850ns 1.118ns 0.399ns 1.108ns 0.395ns 1.043ns 0.408ns 2.229ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.963 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst4|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.963 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst4|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 {} afisare_multiplexata:inst11|mux_out[1] {} } { 0.000ns 0.000ns 1.542ns 1.850ns 0.395ns 0.690ns 0.426ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.458 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl intarziere_semnal:inst4|semnal_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.458 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl {} intarziere_semnal:inst4|semnal_out {} } { 0.000ns 0.000ns 1.542ns 1.850ns 1.118ns 0.399ns 1.108ns 0.395ns 1.043ns 0.408ns 2.229ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { intarziere_semnal:inst4|semnal_out afisare_multiplexata:inst11|Mux6~2 afisare_multiplexata:inst11|Mux6~3 afisare_multiplexata:inst11|Mux6~0 afisare_multiplexata:inst11|Mux6~1 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { intarziere_semnal:inst4|semnal_out {} afisare_multiplexata:inst11|Mux6~2 {} afisare_multiplexata:inst11|Mux6~3 {} afisare_multiplexata:inst11|Mux6~0 {} afisare_multiplexata:inst11|Mux6~1 {} afisare_multiplexata:inst11|mux_out[1] {} } { 0.000ns 0.764ns 0.368ns 0.374ns 0.369ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.963 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst4|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 afisare_multiplexata:inst11|mux_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.963 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst4|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 {} afisare_multiplexata:inst11|mux_out[1] {} } { 0.000ns 0.000ns 1.542ns 1.850ns 0.395ns 0.690ns 0.426ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.458 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl intarziere_semnal:inst4|semnal_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.458 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl {} intarziere_semnal:inst4|semnal_out {} } { 0.000ns 0.000ns 1.542ns 1.850ns 1.118ns 0.399ns 1.108ns 0.395ns 1.043ns 0.408ns 2.229ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_2 register Logica_miscare:inst6\|count_ture\[0\] register Logica_miscare:inst6\|count_ture\[3\] 232.99 MHz 4.292 ns Internal " "Info: Clock \"senzor_2\" has Internal fmax of 232.99 MHz between source register \"Logica_miscare:inst6\|count_ture\[0\]\" and destination register \"Logica_miscare:inst6\|count_ture\[3\]\" (period= 4.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.206 ns + Longest register register " "Info: + Longest register to register delay is 2.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[0\] 1 REG LCCOMB_X24_Y10_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.615 ns) 1.058 ns Logica_miscare:inst6\|Add0~1 2 COMB LCCOMB_X24_Y10_N2 1 " "Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.639 ns Logica_miscare:inst6\|count_ture\[3\]~6 3 COMB LCCOMB_X24_Y10_N10 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.206 ns Logica_miscare:inst6\|count_ture\[3\] 4 REG LCCOMB_X24_Y10_N26 2 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 46.55 % ) " "Info: Total cell delay = 1.027 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.179 ns ( 53.45 % ) " "Info: Total interconnect delay = 1.179 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 destination 7.110 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_2\" to destination register is 7.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 624 -48 120 640 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.206 ns) 2.152 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 3.812 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 3.812 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 5.328 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.366 ns) 7.110 ns Logica_miscare:inst6\|count_ture\[3\] 5 REG LCCOMB_X24_Y10_N26 2 " "Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.110 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 24.23 % ) " "Info: Total cell delay = 1.723 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.387 ns ( 75.77 % ) " "Info: Total interconnect delay = 5.387 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.110 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.001ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 source 7.111 ns - Longest register " "Info: - Longest clock path from clock \"senzor_2\" to source register is 7.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 624 -48 120 640 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.206 ns) 2.152 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 3.812 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 3.812 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 5.328 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.366 ns) 7.111 ns Logica_miscare:inst6\|count_ture\[0\] 5 REG LCCOMB_X24_Y10_N24 5 " "Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.111 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 24.23 % ) " "Info: Total cell delay = 1.723 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.388 ns ( 75.77 % ) " "Info: Total interconnect delay = 5.388 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.001ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.110 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.001ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.001ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.085 ns + " "Info: + Micro setup delay of destination is 2.085 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.110 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.001ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.001ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_4 register Logica_miscare:inst6\|count_ture\[0\] register Logica_miscare:inst6\|count_ture\[3\] 232.99 MHz 4.292 ns Internal " "Info: Clock \"senzor_4\" has Internal fmax of 232.99 MHz between source register \"Logica_miscare:inst6\|count_ture\[0\]\" and destination register \"Logica_miscare:inst6\|count_ture\[3\]\" (period= 4.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.206 ns + Longest register register " "Info: + Longest register to register delay is 2.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[0\] 1 REG LCCOMB_X24_Y10_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.615 ns) 1.058 ns Logica_miscare:inst6\|Add0~1 2 COMB LCCOMB_X24_Y10_N2 1 " "Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.639 ns Logica_miscare:inst6\|count_ture\[3\]~6 3 COMB LCCOMB_X24_Y10_N10 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.206 ns Logica_miscare:inst6\|count_ture\[3\] 4 REG LCCOMB_X24_Y10_N26 2 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 46.55 % ) " "Info: Total cell delay = 1.027 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.179 ns ( 53.45 % ) " "Info: Total interconnect delay = 1.179 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 destination 7.870 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_4\" to destination register is 7.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -48 120 672 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.589 ns) 2.912 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.378 ns) + CELL(0.589 ns) = 2.912 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 4.572 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.572 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 6.088 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 6.088 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.366 ns) 7.870 ns Logica_miscare:inst6\|count_ture\[3\] 5 REG LCCOMB_X24_Y10_N26 2 " "Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.870 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 26.76 % ) " "Info: Total cell delay = 2.106 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.764 ns ( 73.24 % ) " "Info: Total interconnect delay = 5.764 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.870 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.378ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 source 7.871 ns - Longest register " "Info: - Longest clock path from clock \"senzor_4\" to source register is 7.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -48 120 672 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.589 ns) 2.912 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.378 ns) + CELL(0.589 ns) = 2.912 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 4.572 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.572 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 6.088 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 6.088 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.366 ns) 7.871 ns Logica_miscare:inst6\|count_ture\[0\] 5 REG LCCOMB_X24_Y10_N24 5 " "Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.871 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 26.76 % ) " "Info: Total cell delay = 2.106 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.765 ns ( 73.24 % ) " "Info: Total interconnect delay = 5.765 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.871 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.871 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.378ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.870 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.378ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.871 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.871 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.378ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.085 ns + " "Info: + Micro setup delay of destination is 2.085 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.870 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.378ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.871 ns" { senzor_4 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.871 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.378ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_5 register Logica_miscare:inst6\|count_ture\[0\] register Logica_miscare:inst6\|count_ture\[3\] 232.99 MHz 4.292 ns Internal " "Info: Clock \"senzor_5\" has Internal fmax of 232.99 MHz between source register \"Logica_miscare:inst6\|count_ture\[0\]\" and destination register \"Logica_miscare:inst6\|count_ture\[3\]\" (period= 4.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.206 ns + Longest register register " "Info: + Longest register to register delay is 2.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[0\] 1 REG LCCOMB_X24_Y10_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.615 ns) 1.058 ns Logica_miscare:inst6\|Add0~1 2 COMB LCCOMB_X24_Y10_N2 1 " "Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.639 ns Logica_miscare:inst6\|count_ture\[3\]~6 3 COMB LCCOMB_X24_Y10_N10 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.206 ns Logica_miscare:inst6\|count_ture\[3\] 4 REG LCCOMB_X24_Y10_N26 2 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 46.55 % ) " "Info: Total cell delay = 1.027 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.179 ns ( 53.45 % ) " "Info: Total interconnect delay = 1.179 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_5 destination 7.588 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_5\" to destination register is 7.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 688 -48 120 704 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.370 ns) 2.630 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.630 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 4.290 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.290 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 5.806 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.806 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.366 ns) 7.588 ns Logica_miscare:inst6\|count_ture\[3\] 5 REG LCCOMB_X24_Y10_N26 2 " "Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.588 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 24.74 % ) " "Info: Total cell delay = 1.877 ns ( 24.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.711 ns ( 75.26 % ) " "Info: Total interconnect delay = 5.711 ns ( 75.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.325ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_5 source 7.589 ns - Longest register " "Info: - Longest clock path from clock \"senzor_5\" to source register is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 688 -48 120 704 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.370 ns) 2.630 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.630 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 4.290 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.290 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 5.806 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.806 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.366 ns) 7.589 ns Logica_miscare:inst6\|count_ture\[0\] 5 REG LCCOMB_X24_Y10_N24 5 " "Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.589 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 24.73 % ) " "Info: Total cell delay = 1.877 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.712 ns ( 75.27 % ) " "Info: Total interconnect delay = 5.712 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.325ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.325ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.325ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.085 ns + " "Info: + Micro setup delay of destination is 2.085 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.325ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { senzor_5 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.325ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzon_1 register Logica_miscare:inst6\|count_ture\[0\] register Logica_miscare:inst6\|count_ture\[3\] 232.99 MHz 4.292 ns Internal " "Info: Clock \"senzon_1\" has Internal fmax of 232.99 MHz between source register \"Logica_miscare:inst6\|count_ture\[0\]\" and destination register \"Logica_miscare:inst6\|count_ture\[3\]\" (period= 4.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.206 ns + Longest register register " "Info: + Longest register to register delay is 2.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[0\] 1 REG LCCOMB_X24_Y10_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.615 ns) 1.058 ns Logica_miscare:inst6\|Add0~1 2 COMB LCCOMB_X24_Y10_N2 1 " "Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.639 ns Logica_miscare:inst6\|count_ture\[3\]~6 3 COMB LCCOMB_X24_Y10_N10 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.206 ns Logica_miscare:inst6\|count_ture\[3\] 4 REG LCCOMB_X24_Y10_N26 2 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 46.55 % ) " "Info: Total cell delay = 1.027 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.179 ns ( 53.45 % ) " "Info: Total interconnect delay = 1.179 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzon_1 destination 7.536 ns + Shortest register " "Info: + Shortest clock path from clock \"senzon_1\" to destination register is 7.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.614 ns) 2.578 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.019 ns) + CELL(0.614 ns) = 2.578 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 4.238 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.238 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 5.754 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.754 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.366 ns) 7.536 ns Logica_miscare:inst6\|count_ture\[3\] 5 REG LCCOMB_X24_Y10_N26 2 " "Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.536 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 28.28 % ) " "Info: Total cell delay = 2.131 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.405 ns ( 71.72 % ) " "Info: Total interconnect delay = 5.405 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.536 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.019ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzon_1 source 7.537 ns - Longest register " "Info: - Longest clock path from clock \"senzon_1\" to source register is 7.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 592 -48 120 608 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.614 ns) 2.578 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.019 ns) + CELL(0.614 ns) = 2.578 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.206 ns) 4.238 ns Logica_miscare:inst6\|count_ture\[2\]~7 3 COMB LCCOMB_X24_Y10_N18 1 " "Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.238 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 5.754 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.754 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.366 ns) 7.537 ns Logica_miscare:inst6\|count_ture\[0\] 5 REG LCCOMB_X24_Y10_N24 5 " "Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.537 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 28.27 % ) " "Info: Total cell delay = 2.131 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.406 ns ( 71.73 % ) " "Info: Total interconnect delay = 5.406 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.019ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.536 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.019ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.019ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.085 ns + " "Info: + Micro setup delay of destination is 2.085 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.206 ns" { Logica_miscare:inst6|count_ture[0] {} Logica_miscare:inst6|Add0~1 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.443ns 0.375ns 0.361ns } { 0.000ns 0.615ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.536 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.019ns 1.454ns 1.516ns 1.416ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { senzon_1 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[0] {} } { 0.000ns 0.000ns 1.019ns 1.454ns 1.516ns 1.417ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Selectie_proba:inst1\|circuit\[1\] Selectie_proba:inst1\|led1 clk 6.579 ns " "Info: Found hold time violation between source  pin or register \"Selectie_proba:inst1\|circuit\[1\]\" and destination pin or register \"Selectie_proba:inst1\|led1\" for clock \"clk\" (Hold time is 6.579 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.334 ns + Largest " "Info: + Largest clock skew is 7.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.994 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 18.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X20_Y7_N13 6 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.970 ns) 5.679 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X20_Y9_N11 6 " "Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.970 ns) 7.067 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X20_Y9_N29 10 " "Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 9.561 ns debouncing:inst5\|inst 5 REG LCFF_X24_Y7_N19 2 " "Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 10.201 ns debouncing:inst5\|inst3 6 COMB LCCOMB_X24_Y7_N12 3 " "Info: 6: + IC(0.434 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.270 ns) + CELL(0.000 ns) 17.471 ns debouncing:inst5\|inst3~clkctrl 7 COMB CLKCTRL_G7 4 " "Info: 7: + IC(7.270 ns) + CELL(0.000 ns) = 17.471 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'debouncing:inst5\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.270 ns" { debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 18.994 ns Selectie_proba:inst1\|led1 8 REG LCFF_X24_Y10_N5 1 " "Info: 8: + IC(0.857 ns) + CELL(0.666 ns) = 18.994 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 1; REG Node = 'Selectie_proba:inst1\|led1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|led1 } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.852 ns ( 30.81 % ) " "Info: Total cell delay = 5.852 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.142 ns ( 69.19 % ) " "Info: Total interconnect delay = 13.142 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.994 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|led1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.994 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|led1 {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 7.270ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.660 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 11.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X20_Y7_N13 6 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.970 ns) 5.679 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X20_Y9_N11 6 " "Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.970 ns) 7.067 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X20_Y9_N29 10 " "Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 9.561 ns debouncing:inst5\|inst1 5 REG LCFF_X24_Y7_N13 1 " "Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 1; REG Node = 'debouncing:inst5\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst1 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 9.954 ns debouncing:inst5\|inst3 6 COMB LCCOMB_X24_Y7_N12 3 " "Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 9.954 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { debouncing:inst5|inst1 debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.666 ns) 11.660 ns Selectie_proba:inst1\|circuit\[1\] 7 REG LCFF_X24_Y10_N31 9 " "Info: 7: + IC(1.040 ns) + CELL(0.666 ns) = 11.660 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1\|circuit\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { debouncing:inst5|inst3 Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.039 ns ( 51.79 % ) " "Info: Total cell delay = 6.039 ns ( 51.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.621 ns ( 48.21 % ) " "Info: Total interconnect delay = 5.621 ns ( 48.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst1 debouncing:inst5|inst3 Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst1 {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[1] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.000ns 1.040ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.994 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|led1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.994 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|led1 {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 7.270ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst1 debouncing:inst5|inst3 Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst1 {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[1] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.000ns 1.040ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.757 ns - Shortest register register " "Info: - Shortest register to register delay is 0.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Selectie_proba:inst1\|circuit\[1\] 1 REG LCFF_X24_Y10_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1\|circuit\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.202 ns) 0.649 ns Selectie_proba:inst1\|Decoder0~0 2 COMB LCCOMB_X24_Y10_N4 5 " "Info: 2: + IC(0.447 ns) + CELL(0.202 ns) = 0.649 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 5; COMB Node = 'Selectie_proba:inst1\|Decoder0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Selectie_proba:inst1|circuit[1] Selectie_proba:inst1|Decoder0~0 } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.757 ns Selectie_proba:inst1\|led1 3 REG LCFF_X24_Y10_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.757 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 1; REG Node = 'Selectie_proba:inst1\|led1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selectie_proba:inst1|Decoder0~0 Selectie_proba:inst1|led1 } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 40.95 % ) " "Info: Total cell delay = 0.310 ns ( 40.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 59.05 % ) " "Info: Total interconnect delay = 0.447 ns ( 59.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { Selectie_proba:inst1|circuit[1] Selectie_proba:inst1|Decoder0~0 Selectie_proba:inst1|led1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.757 ns" { Selectie_proba:inst1|circuit[1] {} Selectie_proba:inst1|Decoder0~0 {} Selectie_proba:inst1|led1 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.994 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|led1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.994 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|led1 {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 7.270ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst1 debouncing:inst5|inst3 Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst1 {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[1] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.000ns 1.040ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.393ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { Selectie_proba:inst1|circuit[1] Selectie_proba:inst1|Decoder0~0 Selectie_proba:inst1|led1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.757 ns" { Selectie_proba:inst1|circuit[1] {} Selectie_proba:inst1|Decoder0~0 {} Selectie_proba:inst1|led1 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Logica_miscare:inst6\|stanga senzor_4 senzor_2 5.867 ns register " "Info: tsu for register \"Logica_miscare:inst6\|stanga\" (data pin = \"senzor_4\", clock pin = \"senzor_2\") is 5.867 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.638 ns + Longest pin register " "Info: + Longest pin to register delay is 7.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -48 120 672 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.042 ns) + CELL(0.651 ns) 7.638 ns Logica_miscare:inst6\|stanga 2 REG LCCOMB_X27_Y12_N14 4 " "Info: 2: + IC(6.042 ns) + CELL(0.651 ns) = 7.638 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.693 ns" { senzor_4 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.596 ns ( 20.90 % ) " "Info: Total cell delay = 1.596 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.042 ns ( 79.10 % ) " "Info: Total interconnect delay = 6.042 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { senzor_4 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 6.042ns } { 0.000ns 0.945ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.974 ns + " "Info: + Micro setup delay of destination is 0.974 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 destination 2.745 ns - Shortest register " "Info: - Shortest clock path from clock \"senzor_2\" to destination register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 624 -48 120 640 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.206 ns) 2.154 ns Logica_miscare:inst6\|stanga~0 2 COMB LCCOMB_X27_Y12_N22 2 " "Info: 2: + IC(1.003 ns) + CELL(0.206 ns) = 2.154 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|stanga~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { senzor_2 Logica_miscare:inst6|stanga~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 2.745 ns Logica_miscare:inst6\|stanga 3 REG LCCOMB_X27_Y12_N14 4 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.745 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Logica_miscare:inst6|stanga~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 49.44 % ) " "Info: Total cell delay = 1.357 ns ( 49.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 50.56 % ) " "Info: Total interconnect delay = 1.388 ns ( 50.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { senzor_2 Logica_miscare:inst6|stanga~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|stanga~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.003ns 0.385ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { senzor_4 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 6.042ns } { 0.000ns 0.945ns 0.651ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { senzor_2 Logica_miscare:inst6|stanga~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|stanga~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.003ns 0.385ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk B_IN4_D1 Logica_miscare:inst6\|count_ture\[3\] 31.980 ns register " "Info: tco from clock \"clk\" to destination pin \"B_IN4_D1\" through register \"Logica_miscare:inst6\|count_ture\[3\]\" is 31.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.703 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 19.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X20_Y7_N13 6 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.970 ns) 5.679 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X20_Y9_N11 6 " "Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.970 ns) 7.067 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X20_Y9_N29 10 " "Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 9.561 ns debouncing:inst5\|inst 5 REG LCFF_X24_Y7_N19 2 " "Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 10.201 ns debouncing:inst5\|inst3 6 COMB LCCOMB_X24_Y7_N12 3 " "Info: 6: + IC(0.434 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.970 ns) 12.211 ns Selectie_proba:inst1\|circuit\[0\] 7 REG LCFF_X24_Y10_N15 11 " "Info: 7: + IC(1.040 ns) + CELL(0.970 ns) = 12.211 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 11; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.828 ns) + CELL(0.366 ns) 16.405 ns Logica_miscare:inst6\|count_ture\[2\]~7 8 COMB LCCOMB_X24_Y10_N18 1 " "Info: 8: + IC(3.828 ns) + CELL(0.366 ns) = 16.405 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 17.921 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 9 COMB CLKCTRL_G6 4 " "Info: 9: + IC(1.516 ns) + CELL(0.000 ns) = 17.921 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.366 ns) 19.703 ns Logica_miscare:inst6\|count_ture\[3\] 10 REG LCCOMB_X24_Y10_N26 2 " "Info: 10: + IC(1.416 ns) + CELL(0.366 ns) = 19.703 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.888 ns ( 34.96 % ) " "Info: Total cell delay = 6.888 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.815 ns ( 65.04 % ) " "Info: Total interconnect delay = 12.815 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.703 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.703 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 1.040ns 3.828ns 1.516ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.970ns 0.366ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.277 ns + Longest register pin " "Info: + Longest register to pin delay is 12.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[3\] 1 REG LCCOMB_X24_Y10_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.646 ns) 1.720 ns Logica_miscare:inst6\|directie_driverA\[0\]~0 2 COMB LCCOMB_X24_Y10_N6 1 " "Info: 2: + IC(1.074 ns) + CELL(0.646 ns) = 1.720 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Logica_miscare:inst6|count_ture[3] Logica_miscare:inst6|directie_driverA[0]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.646 ns) 3.409 ns Logica_miscare:inst6\|directie_driverA\[0\]~1 3 COMB LCCOMB_X24_Y10_N0 4 " "Info: 3: + IC(1.043 ns) + CELL(0.646 ns) = 3.409 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { Logica_miscare:inst6|directie_driverA[0]~0 Logica_miscare:inst6|directie_driverA[0]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.624 ns) 5.874 ns Logica_miscare:inst6\|directie_driverA\[1\]~5 4 COMB LCCOMB_X27_Y12_N4 2 " "Info: 4: + IC(1.841 ns) + CELL(0.624 ns) = 5.874 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { Logica_miscare:inst6|directie_driverA[0]~1 Logica_miscare:inst6|directie_driverA[1]~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.167 ns) + CELL(3.236 ns) 12.277 ns B_IN4_D1 5 PIN PIN_135 0 " "Info: 5: + IC(3.167 ns) + CELL(3.236 ns) = 12.277 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { Logica_miscare:inst6|directie_driverA[1]~5 B_IN4_D1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 632 1152 1328 648 "B_IN4_D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.152 ns ( 41.96 % ) " "Info: Total cell delay = 5.152 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.125 ns ( 58.04 % ) " "Info: Total interconnect delay = 7.125 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.277 ns" { Logica_miscare:inst6|count_ture[3] Logica_miscare:inst6|directie_driverA[0]~0 Logica_miscare:inst6|directie_driverA[0]~1 Logica_miscare:inst6|directie_driverA[1]~5 B_IN4_D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.277 ns" { Logica_miscare:inst6|count_ture[3] {} Logica_miscare:inst6|directie_driverA[0]~0 {} Logica_miscare:inst6|directie_driverA[0]~1 {} Logica_miscare:inst6|directie_driverA[1]~5 {} B_IN4_D1 {} } { 0.000ns 1.074ns 1.043ns 1.841ns 3.167ns } { 0.000ns 0.646ns 0.646ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.703 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.703 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 1.040ns 3.828ns 1.516ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.970ns 0.366ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.277 ns" { Logica_miscare:inst6|count_ture[3] Logica_miscare:inst6|directie_driverA[0]~0 Logica_miscare:inst6|directie_driverA[0]~1 Logica_miscare:inst6|directie_driverA[1]~5 B_IN4_D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.277 ns" { Logica_miscare:inst6|count_ture[3] {} Logica_miscare:inst6|directie_driverA[0]~0 {} Logica_miscare:inst6|directie_driverA[0]~1 {} Logica_miscare:inst6|directie_driverA[1]~5 {} B_IN4_D1 {} } { 0.000ns 1.074ns 1.043ns 1.841ns 3.167ns } { 0.000ns 0.646ns 0.646ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "senzor_4 B_IN3_D1 16.006 ns Longest " "Info: Longest tpd from source pin \"senzor_4\" to destination pin \"B_IN3_D1\" is 16.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -48 120 672 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.589 ns) 7.834 ns Logica_miscare:inst6\|directie_driverA\[0\]~2 2 COMB LCCOMB_X27_Y12_N28 1 " "Info: 2: + IC(6.300 ns) + CELL(0.589 ns) = 7.834 ns; Loc. = LCCOMB_X27_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.889 ns" { senzor_4 Logica_miscare:inst6|directie_driverA[0]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.623 ns) 10.643 ns Logica_miscare:inst6\|directie_driverA\[0\]~3 3 COMB LCCOMB_X17_Y9_N10 2 " "Info: 3: + IC(2.186 ns) + CELL(0.623 ns) = 10.643 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { Logica_miscare:inst6|directie_driverA[0]~2 Logica_miscare:inst6|directie_driverA[0]~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(3.236 ns) 16.006 ns B_IN3_D1 4 PIN PIN_134 0 " "Info: 4: + IC(2.127 ns) + CELL(3.236 ns) = 16.006 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { Logica_miscare:inst6|directie_driverA[0]~3 B_IN3_D1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 616 1152 1328 632 "B_IN3_D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.393 ns ( 33.69 % ) " "Info: Total cell delay = 5.393 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.613 ns ( 66.31 % ) " "Info: Total interconnect delay = 10.613 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.006 ns" { senzor_4 Logica_miscare:inst6|directie_driverA[0]~2 Logica_miscare:inst6|directie_driverA[0]~3 B_IN3_D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.006 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|directie_driverA[0]~2 {} Logica_miscare:inst6|directie_driverA[0]~3 {} B_IN3_D1 {} } { 0.000ns 0.000ns 6.300ns 2.186ns 2.127ns } { 0.000ns 0.945ns 0.589ns 0.623ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Logica_miscare:inst6\|count_ture\[3\] senzor_2 clk 14.409 ns register " "Info: th for register \"Logica_miscare:inst6\|count_ture\[3\]\" (data pin = \"senzor_2\", clock pin = \"clk\") is 14.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.703 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X20_Y7_N13 6 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.970 ns) 5.679 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X20_Y9_N11 6 " "Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.970 ns) 7.067 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X20_Y9_N29 10 " "Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 9.561 ns debouncing:inst5\|inst 5 REG LCFF_X24_Y7_N19 2 " "Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 10.201 ns debouncing:inst5\|inst3 6 COMB LCCOMB_X24_Y7_N12 3 " "Info: 6: + IC(0.434 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.970 ns) 12.211 ns Selectie_proba:inst1\|circuit\[0\] 7 REG LCFF_X24_Y10_N15 11 " "Info: 7: + IC(1.040 ns) + CELL(0.970 ns) = 12.211 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 11; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.828 ns) + CELL(0.366 ns) 16.405 ns Logica_miscare:inst6\|count_ture\[2\]~7 8 COMB LCCOMB_X24_Y10_N18 1 " "Info: 8: + IC(3.828 ns) + CELL(0.366 ns) = 16.405 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[2]~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 17.921 ns Logica_miscare:inst6\|count_ture\[2\]~7clkctrl 9 COMB CLKCTRL_G6 4 " "Info: 9: + IC(1.516 ns) + CELL(0.000 ns) = 17.921 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|count_ture\[2\]~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.366 ns) 19.703 ns Logica_miscare:inst6\|count_ture\[3\] 10 REG LCCOMB_X24_Y10_N26 2 " "Info: 10: + IC(1.416 ns) + CELL(0.366 ns) = 19.703 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.888 ns ( 34.96 % ) " "Info: Total cell delay = 6.888 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.815 ns ( 65.04 % ) " "Info: Total interconnect delay = 12.815 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.703 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.703 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 1.040ns 3.828ns 1.516ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.970ns 0.366ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.294 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 624 -48 120 640 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.206 ns) 2.152 ns Logica_miscare:inst6\|Equal6~0 2 COMB LCCOMB_X27_Y12_N12 6 " "Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.651 ns) 4.727 ns Logica_miscare:inst6\|count_ture\[3\]~6 3 COMB LCCOMB_X24_Y10_N10 1 " "Info: 3: + IC(1.924 ns) + CELL(0.651 ns) = 4.727 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[3]~6 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 5.294 ns Logica_miscare:inst6\|count_ture\[3\] 4 REG LCCOMB_X24_Y10_N26 2 " "Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 5.294 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 37.93 % ) " "Info: Total cell delay = 2.008 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.286 ns ( 62.07 % ) " "Info: Total interconnect delay = 3.286 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.001ns 1.924ns 0.361ns } { 0.000ns 0.945ns 0.206ns 0.651ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.703 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[2]~7 Logica_miscare:inst6|count_ture[2]~7clkctrl Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.703 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[2]~7 {} Logica_miscare:inst6|count_ture[2]~7clkctrl {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.542ns 1.097ns 0.418ns 1.524ns 0.434ns 1.040ns 3.828ns 1.516ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.970ns 0.366ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { senzor_2 Logica_miscare:inst6|Equal6~0 Logica_miscare:inst6|count_ture[3]~6 Logica_miscare:inst6|count_ture[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal6~0 {} Logica_miscare:inst6|count_ture[3]~6 {} Logica_miscare:inst6|count_ture[3] {} } { 0.000ns 0.000ns 1.001ns 1.924ns 0.361ns } { 0.000ns 0.945ns 0.206ns 0.651ns 0.206ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:30:48 2024 " "Info: Processing ended: Wed May 22 12:30:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Info: Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
