You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Memory pattern for fused operations.

Key Principle:
- Fusion benefit = eliminated INTERMEDIATE stores
- Multiple input loads are OK; intermediate stores are NOT

Rules:
- ✅ Multiple tl.load() for different inputs (x, weight, bias) - OK
- ❌ tl.store() for intermediate results - NEVER (this is what fusion eliminates)
- ✅ Single tl.store() for final output - required

Verification:
- Count tl.store() calls: should equal number of OUTPUT tensors (usually 1)
- Intermediate values: must stay in registers between ops
- If you see store-then-load pattern for same data → BUG, refactor

Multi-input Fusion Pattern:
```
x = tl.load(input_ptr + offs, mask=mask)
w = tl.load(weight_ptr + ..., mask=...)  # OK: different input
b = tl.load(bias_ptr + ..., mask=...)    # OK: different input
y = op1(x, w)  # in registers
z = op2(y, b)  # in registers
tl.store(out_ptr + offs, z, mask=mask)   # single output store
```

num_stages: start with 2, only increase if memory stalls high AND registers OK



[CURRENT CODE]
```python
# <optimized Triton code>
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        triton.Config(
            {'BLOCK_M': 32, 'BLOCK_N': 32},
            num_warps=4,
            num_stages=2,
        ),
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 32},
            num_warps=4,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 32, 'BLOCK_N': 64},
            num_warps=4,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 64},
            num_warps=8,
            num_stages=4,
        ),
    ],
    key=['P', 'OC'],
)
@triton.jit
def conv3d_fused_tanh_sigmoid_kernel(
    x_ptr,            # float32[N, C_in, D_in, H_in, W_in]
    w_ptr,            # float32[OC, C_in, KD, KH, KW]
    conv_bias_ptr,    # float32[OC]
    scale_ptr,        # float32[OC, 1, 1, 1]
    bias2_ptr,        # float32[OC, 1, 1, 1]
    y_ptr,            # float32[N, OC, D_out, H_out, W_out]

    N,
    D_in, H_in, W_in,
    OC,
    D_out, H_out, W_out,
    P,                # N * D_out * H_out * W_out

    stride_xn, stride_xc, stride_xd, stride_xh, stride_xw,
    stride_wn, stride_wc, stride_wd, stride_wh, stride_ww,
    stride_yn, stride_yc, stride_yd, stride_yh, stride_yw,
    scale_stride_c, bias2_stride_c,

    C_IN: tl.constexpr,
    KD: tl.constexpr,
    KH: tl.constexpr,
    KW: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
):
    # -------------------------------------------------------------------------
    # 2D tiling over:
    #   M = P  (flattened [N, D_out, H_out, W_out])
    #   N = OC (output channels)
    # All fused post-conv ops share offs_m / offs_n and the same masks.
    # -------------------------------------------------------------------------
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    mask_m = offs_m < P
    mask_n = offs_n < OC
    mask = mask_m[:, None] & mask_n[None, :]

    # Decode flattened M-index -> (n_idx, od_idx, oh_idx, ow_idx)
    DHW_out = D_out * H_out * W_out
    HW_out = H_out * W_out

    n_idx = offs_m // DHW_out
    rem = offs_m % DHW_out
    od_idx = rem // HW_out
    rem2 = rem % HW_out
    oh_idx = rem2 // W_out
    ow_idx = rem2 % W_out

    # Base pointer offsets for input and output corresponding to (n, od, oh, ow)
    # For X: index [n_idx, :, od_idx + kd, oh_idx + kh, ow_idx + kw]
    x_base = (
        n_idx * stride_xn
        + od_idx * stride_xd
        + oh_idx * stride_xh
        + ow_idx * stride_xw
    )

    # Base pointer for weights for this OC tile
    w_oc_base = w_ptr + offs_n * stride_wn

    # Accumulator for convolution result
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # -------------------------------------------------------------------------
    # Convolution reduction over C_IN * KD * KH * KW
    # Loops are fully unrolled at compile-time via tl.static_range, which
    # drastically reduces loop overhead and lets Triton optimize the FMA chain.
    # -------------------------------------------------------------------------
    for ic in tl.static_range(0, C_IN):
        ic_offset_x = ic * stride_xc
        ic_offset_w = ic * stride_wc

        for kd in tl.static_range(0, KD):
            kd_offset_x = kd * stride_xd
            kd_offset_w = kd * stride_wd

            for kh in tl.static_range(0, KH):
                kh_offset_x = kh * stride_xh
                kh_offset_w = kh * stride_wh

                for kw in tl.static_range(0, KW):
                    kw_offset_x = kw * stride_xw
                    kw_offset_w = kw * stride_ww

                    # X values: [BLOCK_M]
                    x_ptrs = (
                        x_ptr
                        + x_base
                        + ic_offset_x
                        + kd_offset_x
                        + kh_offset_x
                        + kw_offset_x
                    )
                    x_vals = tl.load(x_ptrs, mask=mask_m, other=0.0)

                    # W values: [BLOCK_N] for current (ic, kd, kh, kw, offs_n)
                    w_ptrs = (
                        w_oc_base
                        + ic_offset_w
                        + kd_offset_w
                        + kh_offset_w
                        + kw_offset_w
                    )
                    w_vals = tl.load(w_ptrs, mask=mask_n, other=0.0)

                    # Outer product accumulate
                    acc += x_vals[:, None] * w_vals[None, :]

    # -------------------------------------------------------------------------
    # Fused post-convolution ops, all with the SAME grid & (offs_m, offs_n, mask)
    #   + conv bias (per-channel)
    #   * scaling_factor (per-channel)
    #   tanh
    #   * bias2 (per-channel)
    #   sigmoid
    # -------------------------------------------------------------------------
    # Add convolution bias (per output channel)
    conv_b = tl.load(conv_bias_ptr + offs_n, mask=mask_n, other=0.0)
    acc = acc + conv_b[None, :]

    # Apply per-channel scaling_factor: y = y * scale
    scale = tl.load(scale_ptr + offs_n * scale_stride_c, mask=mask_n, other=0.0)
    acc = acc * scale[None, :]

    # Tanh activation: tanh(x) = (e^{2x} - 1) / (e^{2x} + 1)
    two_x = acc * 2.0
    e2x = tl.exp(two_x)
    tanh_x = (e2x - 1.0) / (e2x + 1.0)

    # Multiply by bias parameter (per-channel): y = tanh(x) * bias2
    bias2 = tl.load(bias2_ptr + offs_n * bias2_stride_c, mask=mask_n, other=0.0)
    tanh_x = tanh_x * bias2[None, :]

    # Sigmoid: σ(z) = 1 / (1 + e^{-z})
    neg = -tanh_x
    exp_neg = tl.exp(neg)
    sig = 1.0 / (1.0 + exp_neg)

    # -------------------------------------------------------------------------
    # Store result back to y[n, oc, od, oh, ow]
    # -------------------------------------------------------------------------
    y_base = (
        n_idx * stride_yn
        + od_idx * stride_yd
        + oh_idx * stride_yh
        + ow_idx * stride_yw
    )
    y_ptrs = y_ptr + y_base[:, None] + offs_n[None, :] * stride_yc
    tl.store(y_ptrs, sig, mask=mask)


def fused_conv3d_scaled_tanh_sigmoid(x, weight, conv_bias, scale, bias2):
    """
    x:        [N, C_in, D_in, H_in, W_in]       (float32)
    weight:   [OC, C_in, KD, KH, KW]           (float32, contiguous)
    conv_bias:[OC]                             (float32)
    scale:    [OC, 1, 1, 1]                    (float32)
    bias2:    [OC, 1, 1, 1]                    (float32)
    """
    assert x.is_cuda, "Input must be on CUDA device for Triton kernel."
    assert weight.is_cuda and conv_bias.is_cuda and scale.is_cuda and bias2.is_cuda

    N, C_in, D_in, H_in, W_in = x.shape
    OC, C_in_w, KD, KH, KW = weight.shape
    assert C_in == C_in_w, "Input channels mismatch between x and weight."

    # Stride=1, padding=0, dilation=1
    D_out = D_in - KD + 1
    H_out = H_in - KH + 1
    W_out = W_in - KW + 1
    assert D_out > 0 and H_out > 0 and W_out > 0

    y = torch.empty((N, OC, D_out, H_out, W_out), device=x.device, dtype=x.dtype)

    P = N * D_out * H_out * W_out

    # Grid: tile over flattened output positions (P) and output channels (OC)
    # BLOCK_M / BLOCK_N are selected by Triton's autotuner.
    grid = (
        triton.cdiv(P, 32),   # upper bound; autotune will adjust with actual BLOCK_M
        triton.cdiv(OC, 32),  # upper bound; autotune will adjust with actual BLOCK_N
    )

    conv3d_fused_tanh_sigmoid_kernel[grid](
        x,
        weight,
        conv_bias,
        scale,
        bias2,
        y,
        N,
        D_in, H_in, W_in,
        OC,
        D_out, H_out, W_out,
        P,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3), x.stride(4),
        weight.stride(0), weight.stride(1), weight.stride(2), weight.stride(3), weight.stride(4),
        y.stride(0), y.stride(1), y.stride(2), y.stride(3), y.stride(4),
        scale.stride(0), bias2.stride(0),
        C_IN=C_in,
        KD=KD,
        KH=KH,
        KW=KW,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-based implementation of:
        Conv3d -> * scaling_factor -> tanh -> * bias -> sigmoid
    """
    def __init__(self, in_channels, out_channels, kernel_size, scaling_factor, bias_shape):
        super(ModelNew, self).__init__()
        # Use nn.Conv3d as parameter container (same as original model)
        self.conv = nn.Conv3d(in_channels, out_channels, kernel_size)

        # Per-channel scaling_factor and bias (same shape as in original model)
        self.scaling_factor = nn.Parameter(torch.randn(bias_shape))
        self.bias = nn.Parameter(torch.randn(bias_shape))

    def forward(self, x):
        # Ensure parameters are on same device as x
        self.conv.to(x.device)
        self.scaling_factor.data = self.scaling_factor.data.to(x.device)
        self.bias.data = self.bias.data.to(x.device)

        return fused_conv3d_scaled_tanh_sigmoid(
            x,
            self.conv.weight,
            self.conv.bias,
            self.scaling_factor,
            self.bias,
        )
```

[NCU PROFILING METRICS]
{
  "conv3d_fused_tanh_sigmoid_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 97.2,
    "launch__grid_size": 215264,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 24.39,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 10.95,
    "lts__t_sector_hit_rate.pct": 92.51
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
