Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Dec 22 12:21:52 2017
| Host         : mazur-W55xEU running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file Main_wrapper_control_sets_placed.rpt
| Design       : Main_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           50 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |             156 |           84 |
| Yes          | No                    | Yes                    |              28 |           15 |
| Yes          | Yes                   | No                     |             129 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                    Enable Signal                                                                                    |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Main_i/unity_ctrl_0/U0/mem_data_in_reg[2]_i_2_n_0 |                                                                                                                                                                                     |                                                                                                                                                                                 |                1 |              2 |
|  Main_i/unity_ctrl_0/U0/mem_data_in_reg[7]_i_2_n_0 |                                                                                                                                                                                     |                                                                                                                                                                                 |                1 |              3 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_2_n_0                                                                       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_1_n_0                                                                   |                2 |              4 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/FSM_sequential_state_reg_reg[0] |                                                                                                                                                                                 |                3 |              4 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/bin_reg[7]_i_1_n_0                                          |                                                                                                                                                                                 |                1 |              4 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/E[0]                                          | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/clear                                                  |                1 |              4 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/bin_reg[3]_i_1_n_0                                          |                                                                                                                                                                                 |                2 |              4 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_2__0_n_0                                                                    | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg_reg[3]                            |                1 |              4 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rd_cnt_nxt                                    |                                                                                                                                                                                 |                4 |              5 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/wr_cnt_nxt                                                                                   |                                                                                                                                                                                 |                3 |              5 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/mux3_out[1]                                   |                                                                                                                                                                                 |                2 |              5 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg[4]_i_1_n_0             |                                                                                                                                                                                 |                2 |              5 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/E[0]                                 |                                                                                                                                                                                 |                1 |              5 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/mux3_out[0]                                   |                                                                                                                                                                                 |                3 |              5 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/mux1_out[0]                                   |                                                                                                                                                                                 |                2 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/pr_state[0]                                                                                                                                                  |                                                                                                                                                                                 |                2 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_lb_nxt                                                |                                                                                                                                                                                 |                2 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_hb_reg[6]_i_1_n_0                                     |                                                                                                                                                                                 |                2 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/bin_nxt                                                     | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/bin_reg[7]_i_1_n_0                                      |                4 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/mux1_out[1]                                   |                                                                                                                                                                                 |                2 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/length_nxt                                                                                   | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/length_reg[7]_i_1_n_0                                                                    |                3 |              6 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/next_state                                    |                                                                                                                                                                                 |                6 |              7 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr_0                                         | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/w_ptr_reg_reg[6][0]                         |                4 |              7 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr                                           | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/AR[0]                                       |                3 |              7 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg_reg[6][0]                           | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/w_ptr_reg_reg[6][0]                         |                4 |              7 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/E[0]                                          | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/AR[0]                                       |                4 |              7 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/head_nxt                                                       |                                                                                                                                                                                 |                2 |              7 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[7]                                                                            |                                                                                                                                                                                 |                6 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/vaddr_nxt[5]                                                                                 |                                                                                                                                                                                 |                8 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[15]                                                                           |                                                                                                                                                                                 |                5 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0_n_0                                                                     |                                                                                                                                                                                 |                4 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/chks_data_vld    | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/chks_reset   |                4 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_1__1_n_0                                                                     | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg_reg[3]                            |                1 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[31]                                                                           |                                                                                                                                                                                 |                6 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/size_nxt                            |                                                                                                                                                                                 |                3 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[23]                                                                           |                                                                                                                                                                                 |                6 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/head_nxt                                        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/head_reg[7]_i_1__0_n_0                      |                2 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg                                                   | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg[7]_i_1_n_0                                    |                4 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/data_nxt                                                    |                                                                                                                                                                                 |                2 |              8 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       |                                                                                                                                                                                     | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg_reg[3]                            |                3 |              9 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/E[0]                                                   | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/SR[0]                       |                3 |              9 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr                                           |                                                                                                                                                                                 |                3 |             12 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr_0                                         |                                                                                                                                                                                 |                3 |             12 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/error_nxt                           |                                                                                                                                                                                 |                8 |             13 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        |                                                                                                                                                                                     | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg_reg[3]                            |                4 |             15 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/w_ptr_reg_reg[2]                                            |                                                                                                                                                                                 |                2 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_cnt_reg_reg[15]_0                        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg0                             |                4 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_cnt_reg[0]_i_1__0_n_0                    | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_cnt_reg0_inferred__0/i__carry__0_n_0 |                4 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/w_ptr_reg0                                      |                                                                                                                                                                                 |                2 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/ramwr                                                                                      |                                                                                                                                                                                 |                2 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/mux5_out[1]                                   | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg[15]_i_1_n_0                      |                4 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/mux5_out[0]                                   | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg[15]_i_1__0_n_0                   |                5 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       |                                                                                                                                                                                     | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/synct_strobe_gen_inst/counter[0]_i_1_n_0               |                4 |             16 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       | Main_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ramwr                                         |                                                                                                                                                                                 |                3 |             21 |
|  Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG        |                                                                                                                                                                                     |                                                                                                                                                                                 |               10 |             22 |
|  Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG       |                                                                                                                                                                                     |                                                                                                                                                                                 |               38 |             68 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     6 |
| 5      |                     6 |
| 6      |                     7 |
| 7      |                     6 |
| 8      |                    12 |
| 9      |                     2 |
| 12     |                     2 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


