-- VHDL for IBM SMS ALD page 14.70.13.1
-- Title: INDEX CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/3/2020 9:07:44 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_13_1_INDEX_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_X_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_INDEX_REQUIRED:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_RO_INDEX_AR:	 out STD_LOGIC;
		MS_RO_INDEX_AR:	 out STD_LOGIC;
		MS_SET_H_POS_INDEX_LAT_A:	 out STD_LOGIC;
		MS_SET_H_POS_INDEX_LAT_B:	 out STD_LOGIC);
end ALD_14_70_13_1_INDEX_CONTROLS_ACC;

architecture behavioral of ALD_14_70_13_1_INDEX_CONTROLS_ACC is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_3A_A: STD_LOGIC;
	signal OUT_3B_L: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_4H_K: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_4A_D <= NOT(PS_X_CYCLE_CTRL AND PS_LOGIC_GATE_SPECIAL_A AND MS_CONSOLE_INHIBIT_AR_RO );

	SMS_AEK_3A: entity SMS_AEK
	    port map (
		IN1 => OUT_4A_D,	-- Pin F
		OUT1 => OUT_3A_A,
		IN2 => OPEN );

	OUT_3B_L <= OUT_4A_D;
	OUT_4D_G <= NOT(PS_1401_MODE_1 AND PS_INDEX_REQUIRED );
	OUT_4E_C <= NOT(PS_I_RING_5_OR_10_TIME AND PS_LOGIC_GATE_F_1 );
	OUT_4G_K <= NOT(PS_1401_MODE_1 AND PS_INDEX_REQUIRED );
	OUT_4H_K <= NOT(PS_I_RING_5_OR_10_TIME AND PS_LOGIC_GATE_F_1 );
	OUT_DOT_1D <= OUT_4D_G OR OUT_4E_C;
	OUT_DOT_1G <= OUT_4G_K OR OUT_4H_K;

	PS_RO_INDEX_AR <= OUT_3A_A;
	MS_RO_INDEX_AR <= OUT_3B_L;
	MS_SET_H_POS_INDEX_LAT_A <= OUT_DOT_1D;
	MS_SET_H_POS_INDEX_LAT_B <= OUT_DOT_1G;


end;
