#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd970404180 .scope module, "fifo_mem" "fifo_mem" 2 4;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "data_out";
    .port_info 1 /OUTPUT 1 "fifo_full";
    .port_info 2 /OUTPUT 1 "fifo_empty";
    .port_info 3 /OUTPUT 1 "fifo_threshold";
    .port_info 4 /OUTPUT 1 "fifo_overflow";
    .port_info 5 /OUTPUT 1 "fifo_underflow";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
    .port_info 8 /INPUT 1 "wr";
    .port_info 9 /INPUT 1 "rd";
    .port_info 10 /INPUT 64 "data_in";
o0x7fd970232038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd96f70f690_0 .net "clk", 0 0, o0x7fd970232038;  0 drivers
o0x7fd970232578 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd96f70f7b0_0 .net "data_in", 63 0, o0x7fd970232578;  0 drivers
v0x7fd96f70f840_0 .net "data_out", 63 0, L_0x7fd96f7108d0;  1 drivers
v0x7fd96f70f8d0_0 .net "fifo_empty", 0 0, v0x7fd96f70eaa0_0;  1 drivers
v0x7fd96f70f960_0 .net "fifo_full", 0 0, v0x7fd96f70eb50_0;  1 drivers
v0x7fd96f70fa70_0 .net "fifo_overflow", 0 0, v0x7fd96f70ebe0_0;  1 drivers
v0x7fd96f70fb00_0 .net "fifo_rd", 0 0, L_0x7fd96f7103c0;  1 drivers
v0x7fd96f70fbd0_0 .net "fifo_threshold", 0 0, v0x7fd96f70ed00_0;  1 drivers
v0x7fd96f70fc60_0 .net "fifo_underflow", 0 0, v0x7fd96f70ee90_0;  1 drivers
v0x7fd96f70fd70_0 .net "fifo_we", 0 0, L_0x7fd96f710230;  1 drivers
o0x7fd970232308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd96f70fe00_0 .net "rd", 0 0, o0x7fd970232308;  0 drivers
v0x7fd96f70fe90_0 .net "rptr", 4 0, v0x7fd96f70d0b0_0;  1 drivers
o0x7fd9702320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd96f70ff20_0 .net "rst_n", 0 0, o0x7fd9702320c8;  0 drivers
v0x7fd96f70ffb0_0 .net "wptr", 4 0, v0x7fd96f70c880_0;  1 drivers
o0x7fd970232128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd96f710040_0 .net "wr", 0 0, o0x7fd970232128;  0 drivers
S_0x7fd970404470 .scope module, "top1" "write_pointer" 2 11, 2 99 0, S_0x7fd970404180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wptr";
    .port_info 1 /OUTPUT 1 "fifo_we";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "fifo_full";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst_n";
L_0x7fd96f7101b0 .functor NOT 1, v0x7fd96f70eb50_0, C4<0>, C4<0>, C4<0>;
L_0x7fd96f710230 .functor AND 1, L_0x7fd96f7101b0, o0x7fd970232128, C4<1>, C4<1>;
v0x7fd970404730_0 .net *"_ivl_0", 0 0, L_0x7fd96f7101b0;  1 drivers
v0x7fd96f70c5a0_0 .net "clk", 0 0, o0x7fd970232038;  alias, 0 drivers
v0x7fd96f70c650_0 .net "fifo_full", 0 0, v0x7fd96f70eb50_0;  alias, 1 drivers
v0x7fd96f70c700_0 .net "fifo_we", 0 0, L_0x7fd96f710230;  alias, 1 drivers
v0x7fd96f70c7a0_0 .net "rst_n", 0 0, o0x7fd9702320c8;  alias, 0 drivers
v0x7fd96f70c880_0 .var "wptr", 4 0;
v0x7fd96f70c930_0 .net "wr", 0 0, o0x7fd970232128;  alias, 0 drivers
E_0x7fd9704046f0/0 .event negedge, v0x7fd96f70c7a0_0;
E_0x7fd9704046f0/1 .event posedge, v0x7fd96f70c5a0_0;
E_0x7fd9704046f0 .event/or E_0x7fd9704046f0/0, E_0x7fd9704046f0/1;
S_0x7fd96f70ca60 .scope module, "top2" "read_pointer" 2 12, 2 36 0, S_0x7fd970404180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rptr";
    .port_info 1 /OUTPUT 1 "fifo_rd";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "fifo_empty";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
L_0x7fd96f710340 .functor NOT 1, v0x7fd96f70eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd96f7103c0 .functor AND 1, L_0x7fd96f710340, o0x7fd970232308, C4<1>, C4<1>;
L_0x7fd96f710490 .functor NOT 1, o0x7fd9702320c8, C4<0>, C4<0>, C4<0>;
v0x7fd96f70cd40_0 .net *"_ivl_0", 0 0, L_0x7fd96f710340;  1 drivers
v0x7fd96f70ce00_0 .net "clk", 0 0, o0x7fd970232038;  alias, 0 drivers
v0x7fd96f70cea0_0 .net "fifo_empty", 0 0, v0x7fd96f70eaa0_0;  alias, 1 drivers
v0x7fd96f70cf50_0 .net "fifo_rd", 0 0, L_0x7fd96f7103c0;  alias, 1 drivers
v0x7fd96f70cfe0_0 .net "rd", 0 0, o0x7fd970232308;  alias, 0 drivers
v0x7fd96f70d0b0_0 .var "rptr", 4 0;
v0x7fd96f70d160_0 .net "rst", 0 0, o0x7fd9702320c8;  alias, 0 drivers
v0x7fd96f70d1f0_0 .net "rst_n", 0 0, L_0x7fd96f710490;  1 drivers
E_0x7fd96f70ccf0/0 .event negedge, v0x7fd96f70d1f0_0;
E_0x7fd96f70ccf0/1 .event posedge, v0x7fd96f70c5a0_0;
E_0x7fd96f70ccf0 .event/or E_0x7fd96f70ccf0/0, E_0x7fd96f70ccf0/1;
S_0x7fd96f70d310 .scope module, "top3" "memory_array" 2 13, 2 19 0, S_0x7fd970404180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "data_out";
    .port_info 1 /INPUT 64 "data_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "fifo_we";
    .port_info 4 /INPUT 5 "wptr";
    .port_info 5 /INPUT 5 "rptr";
L_0x7fd96f7108d0 .functor BUFZ 64, L_0x7fd96f7105b0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7fd96f70d5c0_0 .net *"_ivl_0", 63 0, L_0x7fd96f7105b0;  1 drivers
v0x7fd96f70d680_0 .net *"_ivl_3", 3 0, L_0x7fd96f710650;  1 drivers
v0x7fd96f70d730_0 .net *"_ivl_4", 5 0, L_0x7fd96f710790;  1 drivers
L_0x7fd970263008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd96f70d7f0_0 .net *"_ivl_7", 1 0, L_0x7fd970263008;  1 drivers
v0x7fd96f70d8a0_0 .net "clk", 0 0, o0x7fd970232038;  alias, 0 drivers
v0x7fd96f70d9b0_0 .net "data_in", 63 0, o0x7fd970232578;  alias, 0 drivers
v0x7fd96f70da40_0 .net "data_out", 63 0, L_0x7fd96f7108d0;  alias, 1 drivers
v0x7fd96f70daf0 .array "data_out2", 0 15, 63 0;
v0x7fd96f70db90_0 .net "fifo_we", 0 0, L_0x7fd96f710230;  alias, 1 drivers
v0x7fd96f70dca0_0 .net "rptr", 4 0, v0x7fd96f70d0b0_0;  alias, 1 drivers
v0x7fd96f70dd30_0 .net "wptr", 4 0, v0x7fd96f70c880_0;  alias, 1 drivers
E_0x7fd96f70d580 .event posedge, v0x7fd96f70c5a0_0;
L_0x7fd96f7105b0 .array/port v0x7fd96f70daf0, L_0x7fd96f710790;
L_0x7fd96f710650 .part v0x7fd96f70d0b0_0, 0, 4;
L_0x7fd96f710790 .concat [ 4 2 0 0], L_0x7fd96f710650, L_0x7fd970263008;
S_0x7fd96f70de40 .scope module, "top4" "status_signal" 2 14, 2 56 0, S_0x7fd970404180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "fifo_full";
    .port_info 1 /OUTPUT 1 "fifo_empty";
    .port_info 2 /OUTPUT 1 "fifo_threshold";
    .port_info 3 /OUTPUT 1 "fifo_overflow";
    .port_info 4 /OUTPUT 1 "fifo_underflow";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "rd";
    .port_info 7 /INPUT 1 "fifo_we";
    .port_info 8 /INPUT 1 "fifo_rd";
    .port_info 9 /INPUT 5 "wptr";
    .port_info 10 /INPUT 5 "rptr";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 1 "rst_n";
L_0x7fd96f710b80 .functor XOR 1, L_0x7fd96f7109c0, L_0x7fd96f710ae0, C4<0>, C4<0>;
L_0x7fd96f7113a0 .functor AND 1, v0x7fd96f70eb50_0, o0x7fd970232128, C4<1>, C4<1>;
L_0x7fd96f711510 .functor AND 1, v0x7fd96f70eaa0_0, o0x7fd970232308, C4<1>, C4<1>;
v0x7fd96f70e1e0_0 .net *"_ivl_1", 0 0, L_0x7fd96f7109c0;  1 drivers
v0x7fd96f70e2a0_0 .net *"_ivl_10", 3 0, L_0x7fd96f710db0;  1 drivers
L_0x7fd970263050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd96f70e350_0 .net/2u *"_ivl_12", 3 0, L_0x7fd970263050;  1 drivers
v0x7fd96f70e410_0 .net *"_ivl_14", 0 0, L_0x7fd96f710f40;  1 drivers
L_0x7fd970263098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd96f70e4b0_0 .net/2s *"_ivl_16", 1 0, L_0x7fd970263098;  1 drivers
L_0x7fd9702630e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd96f70e5a0_0 .net/2s *"_ivl_18", 1 0, L_0x7fd9702630e0;  1 drivers
v0x7fd96f70e650_0 .net *"_ivl_20", 1 0, L_0x7fd96f711060;  1 drivers
v0x7fd96f70e700_0 .net *"_ivl_3", 0 0, L_0x7fd96f710ae0;  1 drivers
v0x7fd96f70e7b0_0 .net *"_ivl_7", 3 0, L_0x7fd96f710c70;  1 drivers
v0x7fd96f70e8c0_0 .net *"_ivl_9", 3 0, L_0x7fd96f710d10;  1 drivers
v0x7fd96f70e970_0 .net "clk", 0 0, o0x7fd970232038;  alias, 0 drivers
v0x7fd96f70ea00_0 .net "fbit_comp", 0 0, L_0x7fd96f710b80;  1 drivers
v0x7fd96f70eaa0_0 .var "fifo_empty", 0 0;
v0x7fd96f70eb50_0 .var "fifo_full", 0 0;
v0x7fd96f70ebe0_0 .var "fifo_overflow", 0 0;
v0x7fd96f70ec70_0 .net "fifo_rd", 0 0, L_0x7fd96f7103c0;  alias, 1 drivers
v0x7fd96f70ed00_0 .var "fifo_threshold", 0 0;
v0x7fd96f70ee90_0 .var "fifo_underflow", 0 0;
v0x7fd96f70ef20_0 .net "fifo_we", 0 0, L_0x7fd96f710230;  alias, 1 drivers
v0x7fd96f70eff0_0 .net "overflow_set", 0 0, L_0x7fd96f7113a0;  1 drivers
v0x7fd96f70f080_0 .net "pointer_equal", 0 0, L_0x7fd96f711200;  1 drivers
v0x7fd96f70f110_0 .net "pointer_result", 4 0, L_0x7fd96f7112a0;  1 drivers
v0x7fd96f70f1a0_0 .net "rd", 0 0, o0x7fd970232308;  alias, 0 drivers
v0x7fd96f70f230_0 .net "rptr", 4 0, v0x7fd96f70d0b0_0;  alias, 1 drivers
v0x7fd96f70f2c0_0 .net "rst_n", 0 0, o0x7fd9702320c8;  alias, 0 drivers
v0x7fd96f70f390_0 .net "underflow_set", 0 0, L_0x7fd96f711510;  1 drivers
v0x7fd96f70f420_0 .net "wptr", 4 0, v0x7fd96f70c880_0;  alias, 1 drivers
v0x7fd96f70f4f0_0 .net "wr", 0 0, o0x7fd970232128;  alias, 0 drivers
E_0x7fd96f70cc30 .event edge, v0x7fd96f70ea00_0, v0x7fd96f70f080_0, v0x7fd96f70f110_0;
L_0x7fd96f7109c0 .part v0x7fd96f70c880_0, 4, 1;
L_0x7fd96f710ae0 .part v0x7fd96f70d0b0_0, 4, 1;
L_0x7fd96f710c70 .part v0x7fd96f70c880_0, 0, 4;
L_0x7fd96f710d10 .part v0x7fd96f70d0b0_0, 0, 4;
L_0x7fd96f710db0 .arith/sub 4, L_0x7fd96f710c70, L_0x7fd96f710d10;
L_0x7fd96f710f40 .cmp/ne 4, L_0x7fd96f710db0, L_0x7fd970263050;
L_0x7fd96f711060 .functor MUXZ 2, L_0x7fd9702630e0, L_0x7fd970263098, L_0x7fd96f710f40, C4<>;
L_0x7fd96f711200 .part L_0x7fd96f711060, 0, 1;
L_0x7fd96f7112a0 .arith/sub 5, v0x7fd96f70c880_0, v0x7fd96f70d0b0_0;
    .scope S_0x7fd970404470;
T_0 ;
    %wait E_0x7fd9704046f0;
    %load/vec4 v0x7fd96f70c7a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fd96f70c880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd96f70c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fd96f70c880_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fd96f70c880_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fd96f70c880_0;
    %assign/vec4 v0x7fd96f70c880_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd96f70ca60;
T_1 ;
    %wait E_0x7fd96f70ccf0;
    %load/vec4 v0x7fd96f70d1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fd96f70d0b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd96f70cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fd96f70d0b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fd96f70d0b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fd96f70d0b0_0;
    %assign/vec4 v0x7fd96f70d0b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd96f70d310;
T_2 ;
    %wait E_0x7fd96f70d580;
    %load/vec4 v0x7fd96f70db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fd96f70d9b0_0;
    %load/vec4 v0x7fd96f70dd30_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd96f70daf0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd96f70de40;
T_3 ;
    %wait E_0x7fd96f70cc30;
    %load/vec4 v0x7fd96f70ea00_0;
    %load/vec4 v0x7fd96f70f080_0;
    %and;
    %store/vec4 v0x7fd96f70eb50_0, 0, 1;
    %load/vec4 v0x7fd96f70ea00_0;
    %inv;
    %load/vec4 v0x7fd96f70f080_0;
    %and;
    %store/vec4 v0x7fd96f70eaa0_0, 0, 1;
    %load/vec4 v0x7fd96f70f110_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd96f70f110_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 9;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 9;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %store/vec4 v0x7fd96f70ed00_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd96f70de40;
T_4 ;
    %wait E_0x7fd9704046f0;
    %load/vec4 v0x7fd96f70f2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd96f70ebe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd96f70eff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd96f70ec70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd96f70ebe0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fd96f70ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd96f70ebe0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fd96f70ebe0_0;
    %assign/vec4 v0x7fd96f70ebe0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd96f70de40;
T_5 ;
    %wait E_0x7fd9704046f0;
    %load/vec4 v0x7fd96f70f2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd96f70ee90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd96f70f390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd96f70ef20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd96f70ee90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fd96f70ef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd96f70ee90_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fd96f70ee90_0;
    %assign/vec4 v0x7fd96f70ee90_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fifo.v";
