$comment
	File created using the following command:
		vcd file RISCV.msim.vcd -direction
$end
$date
	Sat Jun 02 14:40:33 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TopDE_vlg_vec_tst $end
$var reg 1 ! treg_ADC_CS_N $end
$var reg 1 " ADC_DOUT $end
$var reg 1 # AUD_ADCDAT $end
$var reg 1 $ treg_AUD_ADCLRCK $end
$var reg 1 % treg_AUD_BCLK $end
$var reg 1 & treg_AUD_DACLRCK $end
$var reg 1 ' CLOCK2_50 $end
$var reg 1 ( CLOCK3_50 $end
$var reg 1 ) CLOCK4_50 $end
$var reg 1 * CLOCK_50 $end
$var reg 16 + treg_DRAM_DQ [15:0] $end
$var reg 1 , treg_FPGA_I2C_SDAT $end
$var reg 36 - treg_GPIO_0 [35:0] $end
$var reg 36 . treg_GPIO_1 [35:0] $end
$var reg 1 / IRDA_RXD $end
$var reg 4 0 KEY [3:0] $end
$var reg 1 1 treg_PS2_CLK $end
$var reg 1 2 treg_PS2_CLK2 $end
$var reg 1 3 treg_PS2_DAT $end
$var reg 1 4 treg_PS2_DAT2 $end
$var reg 10 5 SW [9:0] $end
$var reg 1 6 TD_CLK27 $end
$var reg 8 7 TD_DATA [7:0] $end
$var reg 1 8 TD_HS $end
$var reg 1 9 TD_VS $end
$var wire 1 : ADC_CS_N $end
$var wire 1 ; ADC_DIN $end
$var wire 1 < ADC_SCLK $end
$var wire 1 = AUD_ADCLRCK $end
$var wire 1 > AUD_BCLK $end
$var wire 1 ? AUD_DACDAT $end
$var wire 1 @ AUD_DACLRCK $end
$var wire 1 A AUD_XCK $end
$var wire 1 B DRAM_ADDR [12] $end
$var wire 1 C DRAM_ADDR [11] $end
$var wire 1 D DRAM_ADDR [10] $end
$var wire 1 E DRAM_ADDR [9] $end
$var wire 1 F DRAM_ADDR [8] $end
$var wire 1 G DRAM_ADDR [7] $end
$var wire 1 H DRAM_ADDR [6] $end
$var wire 1 I DRAM_ADDR [5] $end
$var wire 1 J DRAM_ADDR [4] $end
$var wire 1 K DRAM_ADDR [3] $end
$var wire 1 L DRAM_ADDR [2] $end
$var wire 1 M DRAM_ADDR [1] $end
$var wire 1 N DRAM_ADDR [0] $end
$var wire 1 O DRAM_BA [1] $end
$var wire 1 P DRAM_BA [0] $end
$var wire 1 Q DRAM_CAS_N $end
$var wire 1 R DRAM_CKE $end
$var wire 1 S DRAM_CLK $end
$var wire 1 T DRAM_CS_N $end
$var wire 1 U DRAM_DQ [15] $end
$var wire 1 V DRAM_DQ [14] $end
$var wire 1 W DRAM_DQ [13] $end
$var wire 1 X DRAM_DQ [12] $end
$var wire 1 Y DRAM_DQ [11] $end
$var wire 1 Z DRAM_DQ [10] $end
$var wire 1 [ DRAM_DQ [9] $end
$var wire 1 \ DRAM_DQ [8] $end
$var wire 1 ] DRAM_DQ [7] $end
$var wire 1 ^ DRAM_DQ [6] $end
$var wire 1 _ DRAM_DQ [5] $end
$var wire 1 ` DRAM_DQ [4] $end
$var wire 1 a DRAM_DQ [3] $end
$var wire 1 b DRAM_DQ [2] $end
$var wire 1 c DRAM_DQ [1] $end
$var wire 1 d DRAM_DQ [0] $end
$var wire 1 e DRAM_LDQM $end
$var wire 1 f DRAM_RAS_N $end
$var wire 1 g DRAM_UDQM $end
$var wire 1 h DRAM_WE_N $end
$var wire 1 i FAN_CTRL $end
$var wire 1 j FPGA_I2C_SCLK $end
$var wire 1 k FPGA_I2C_SDAT $end
$var wire 1 l GPIO_0 [35] $end
$var wire 1 m GPIO_0 [34] $end
$var wire 1 n GPIO_0 [33] $end
$var wire 1 o GPIO_0 [32] $end
$var wire 1 p GPIO_0 [31] $end
$var wire 1 q GPIO_0 [30] $end
$var wire 1 r GPIO_0 [29] $end
$var wire 1 s GPIO_0 [28] $end
$var wire 1 t GPIO_0 [27] $end
$var wire 1 u GPIO_0 [26] $end
$var wire 1 v GPIO_0 [25] $end
$var wire 1 w GPIO_0 [24] $end
$var wire 1 x GPIO_0 [23] $end
$var wire 1 y GPIO_0 [22] $end
$var wire 1 z GPIO_0 [21] $end
$var wire 1 { GPIO_0 [20] $end
$var wire 1 | GPIO_0 [19] $end
$var wire 1 } GPIO_0 [18] $end
$var wire 1 ~ GPIO_0 [17] $end
$var wire 1 !! GPIO_0 [16] $end
$var wire 1 "! GPIO_0 [15] $end
$var wire 1 #! GPIO_0 [14] $end
$var wire 1 $! GPIO_0 [13] $end
$var wire 1 %! GPIO_0 [12] $end
$var wire 1 &! GPIO_0 [11] $end
$var wire 1 '! GPIO_0 [10] $end
$var wire 1 (! GPIO_0 [9] $end
$var wire 1 )! GPIO_0 [8] $end
$var wire 1 *! GPIO_0 [7] $end
$var wire 1 +! GPIO_0 [6] $end
$var wire 1 ,! GPIO_0 [5] $end
$var wire 1 -! GPIO_0 [4] $end
$var wire 1 .! GPIO_0 [3] $end
$var wire 1 /! GPIO_0 [2] $end
$var wire 1 0! GPIO_0 [1] $end
$var wire 1 1! GPIO_0 [0] $end
$var wire 1 2! GPIO_1 [35] $end
$var wire 1 3! GPIO_1 [34] $end
$var wire 1 4! GPIO_1 [33] $end
$var wire 1 5! GPIO_1 [32] $end
$var wire 1 6! GPIO_1 [31] $end
$var wire 1 7! GPIO_1 [30] $end
$var wire 1 8! GPIO_1 [29] $end
$var wire 1 9! GPIO_1 [28] $end
$var wire 1 :! GPIO_1 [27] $end
$var wire 1 ;! GPIO_1 [26] $end
$var wire 1 <! GPIO_1 [25] $end
$var wire 1 =! GPIO_1 [24] $end
$var wire 1 >! GPIO_1 [23] $end
$var wire 1 ?! GPIO_1 [22] $end
$var wire 1 @! GPIO_1 [21] $end
$var wire 1 A! GPIO_1 [20] $end
$var wire 1 B! GPIO_1 [19] $end
$var wire 1 C! GPIO_1 [18] $end
$var wire 1 D! GPIO_1 [17] $end
$var wire 1 E! GPIO_1 [16] $end
$var wire 1 F! GPIO_1 [15] $end
$var wire 1 G! GPIO_1 [14] $end
$var wire 1 H! GPIO_1 [13] $end
$var wire 1 I! GPIO_1 [12] $end
$var wire 1 J! GPIO_1 [11] $end
$var wire 1 K! GPIO_1 [10] $end
$var wire 1 L! GPIO_1 [9] $end
$var wire 1 M! GPIO_1 [8] $end
$var wire 1 N! GPIO_1 [7] $end
$var wire 1 O! GPIO_1 [6] $end
$var wire 1 P! GPIO_1 [5] $end
$var wire 1 Q! GPIO_1 [4] $end
$var wire 1 R! GPIO_1 [3] $end
$var wire 1 S! GPIO_1 [2] $end
$var wire 1 T! GPIO_1 [1] $end
$var wire 1 U! GPIO_1 [0] $end
$var wire 1 V! HEX0 [6] $end
$var wire 1 W! HEX0 [5] $end
$var wire 1 X! HEX0 [4] $end
$var wire 1 Y! HEX0 [3] $end
$var wire 1 Z! HEX0 [2] $end
$var wire 1 [! HEX0 [1] $end
$var wire 1 \! HEX0 [0] $end
$var wire 1 ]! HEX1 [6] $end
$var wire 1 ^! HEX1 [5] $end
$var wire 1 _! HEX1 [4] $end
$var wire 1 `! HEX1 [3] $end
$var wire 1 a! HEX1 [2] $end
$var wire 1 b! HEX1 [1] $end
$var wire 1 c! HEX1 [0] $end
$var wire 1 d! HEX2 [6] $end
$var wire 1 e! HEX2 [5] $end
$var wire 1 f! HEX2 [4] $end
$var wire 1 g! HEX2 [3] $end
$var wire 1 h! HEX2 [2] $end
$var wire 1 i! HEX2 [1] $end
$var wire 1 j! HEX2 [0] $end
$var wire 1 k! HEX3 [6] $end
$var wire 1 l! HEX3 [5] $end
$var wire 1 m! HEX3 [4] $end
$var wire 1 n! HEX3 [3] $end
$var wire 1 o! HEX3 [2] $end
$var wire 1 p! HEX3 [1] $end
$var wire 1 q! HEX3 [0] $end
$var wire 1 r! HEX4 [6] $end
$var wire 1 s! HEX4 [5] $end
$var wire 1 t! HEX4 [4] $end
$var wire 1 u! HEX4 [3] $end
$var wire 1 v! HEX4 [2] $end
$var wire 1 w! HEX4 [1] $end
$var wire 1 x! HEX4 [0] $end
$var wire 1 y! HEX5 [6] $end
$var wire 1 z! HEX5 [5] $end
$var wire 1 {! HEX5 [4] $end
$var wire 1 |! HEX5 [3] $end
$var wire 1 }! HEX5 [2] $end
$var wire 1 ~! HEX5 [1] $end
$var wire 1 !" HEX5 [0] $end
$var wire 1 "" IRDA_TXD $end
$var wire 1 #" LEDR [9] $end
$var wire 1 $" LEDR [8] $end
$var wire 1 %" LEDR [7] $end
$var wire 1 &" LEDR [6] $end
$var wire 1 '" LEDR [5] $end
$var wire 1 (" LEDR [4] $end
$var wire 1 )" LEDR [3] $end
$var wire 1 *" LEDR [2] $end
$var wire 1 +" LEDR [1] $end
$var wire 1 ," LEDR [0] $end
$var wire 1 -" PS2_CLK $end
$var wire 1 ." PS2_CLK2 $end
$var wire 1 /" PS2_DAT $end
$var wire 1 0" PS2_DAT2 $end
$var wire 1 1" TD_RESET_N $end
$var wire 1 2" VGA_B [7] $end
$var wire 1 3" VGA_B [6] $end
$var wire 1 4" VGA_B [5] $end
$var wire 1 5" VGA_B [4] $end
$var wire 1 6" VGA_B [3] $end
$var wire 1 7" VGA_B [2] $end
$var wire 1 8" VGA_B [1] $end
$var wire 1 9" VGA_B [0] $end
$var wire 1 :" VGA_BLANK_N $end
$var wire 1 ;" VGA_CLK $end
$var wire 1 <" VGA_G [7] $end
$var wire 1 =" VGA_G [6] $end
$var wire 1 >" VGA_G [5] $end
$var wire 1 ?" VGA_G [4] $end
$var wire 1 @" VGA_G [3] $end
$var wire 1 A" VGA_G [2] $end
$var wire 1 B" VGA_G [1] $end
$var wire 1 C" VGA_G [0] $end
$var wire 1 D" VGA_HS $end
$var wire 1 E" VGA_R [7] $end
$var wire 1 F" VGA_R [6] $end
$var wire 1 G" VGA_R [5] $end
$var wire 1 H" VGA_R [4] $end
$var wire 1 I" VGA_R [3] $end
$var wire 1 J" VGA_R [2] $end
$var wire 1 K" VGA_R [1] $end
$var wire 1 L" VGA_R [0] $end
$var wire 1 M" VGA_SYNC_N $end
$var wire 1 N" VGA_VS $end

$scope module i1 $end
$var wire 1 O" gnd $end
$var wire 1 P" vcc $end
$var wire 1 Q" unknown $end
$var tri1 1 R" devclrn $end
$var tri1 1 S" devpor $end
$var tri1 1 T" devoe $end
$var wire 1 U" CPU0|Processor|ALUunit|Mult0~48 $end
$var wire 1 V" CPU0|Processor|ALUunit|Mult0~49 $end
$var wire 1 W" CPU0|Processor|ALUunit|Mult0~50 $end
$var wire 1 X" CPU0|Processor|ALUunit|Mult0~51 $end
$var wire 1 Y" CPU0|Processor|ALUunit|Mult0~52 $end
$var wire 1 Z" CPU0|Processor|ALUunit|Mult0~53 $end
$var wire 1 [" CPU0|Processor|ALUunit|Mult0~54 $end
$var wire 1 \" CPU0|Processor|ALUunit|Mult0~55 $end
$var wire 1 ]" CPU0|Processor|ALUunit|Mult0~56 $end
$var wire 1 ^" CPU0|Processor|ALUunit|Mult0~57 $end
$var wire 1 _" CPU0|Processor|ALUunit|Mult0~58 $end
$var wire 1 `" CPU0|Processor|ALUunit|Mult0~59 $end
$var wire 1 a" CPU0|Processor|ALUunit|Mult0~60 $end
$var wire 1 b" CPU0|Processor|ALUunit|Mult0~61 $end
$var wire 1 c" CPU0|Processor|ALUunit|Mult0~62 $end
$var wire 1 d" CPU0|Processor|ALUunit|Mult0~63 $end
$var wire 1 e" CPU0|Processor|ALUunit|Mult0~64 $end
$var wire 1 f" CPU0|Processor|ALUunit|Mult0~65 $end
$var wire 1 g" CPU0|Processor|ALUunit|Mult0~66 $end
$var wire 1 h" CPU0|Processor|ALUunit|Mult0~67 $end
$var wire 1 i" CPU0|Processor|ALUunit|Mult0~68 $end
$var wire 1 j" CPU0|Processor|ALUunit|Mult0~69 $end
$var wire 1 k" CPU0|Processor|ALUunit|Mult0~70 $end
$var wire 1 l" CPU0|Processor|ALUunit|Mult0~71 $end
$var wire 1 m" CPU0|Processor|ALUunit|Mult0~72 $end
$var wire 1 n" CPU0|Processor|ALUunit|Mult0~73 $end
$var wire 1 o" CPU0|Processor|ALUunit|Mult0~74 $end
$var wire 1 p" CPU0|Processor|ALUunit|Mult0~75 $end
$var wire 1 q" CPU0|Processor|ALUunit|Mult1~169 $end
$var wire 1 r" CPU0|Processor|ALUunit|Mult1~170 $end
$var wire 1 s" CPU0|Processor|ALUunit|Mult1~171 $end
$var wire 1 t" CPU0|Processor|ALUunit|Mult1~172 $end
$var wire 1 u" CPU0|Processor|ALUunit|Mult1~173 $end
$var wire 1 v" CPU0|Processor|ALUunit|Mult1~174 $end
$var wire 1 w" CPU0|Processor|ALUunit|Mult1~175 $end
$var wire 1 x" CPU0|Processor|ALUunit|Mult1~176 $end
$var wire 1 y" CPU0|Processor|ALUunit|Mult1~177 $end
$var wire 1 z" CPU0|Processor|ALUunit|Mult1~178 $end
$var wire 1 {" CPU0|Processor|ALUunit|Mult1~179 $end
$var wire 1 |" CPU0|Processor|ALUunit|Mult1~180 $end
$var wire 1 }" CPU0|Processor|ALUunit|Mult1~181 $end
$var wire 1 ~" CPU0|Processor|ALUunit|Mult1~182 $end
$var wire 1 !# CPU0|Processor|ALUunit|Mult1~183 $end
$var wire 1 "# CPU0|Processor|ALUunit|Mult1~184 $end
$var wire 1 ## CPU0|Processor|ALUunit|Mult1~185 $end
$var wire 1 $# CPU0|Processor|ALUunit|Mult1~186 $end
$var wire 1 %# CPU0|Processor|ALUunit|Mult1~187 $end
$var wire 1 &# CPU0|Processor|ALUunit|Mult1~188 $end
$var wire 1 '# CPU0|Processor|ALUunit|Mult1~189 $end
$var wire 1 (# CPU0|Processor|ALUunit|Mult1~190 $end
$var wire 1 )# CPU0|Processor|ALUunit|Mult1~191 $end
$var wire 1 *# CPU0|Processor|ALUunit|Mult1~192 $end
$var wire 1 +# CPU0|Processor|ALUunit|Mult1~193 $end
$var wire 1 ,# CPU0|Processor|ALUunit|Mult1~194 $end
$var wire 1 -# CPU0|Processor|ALUunit|Mult1~195 $end
$var wire 1 .# CPU0|Processor|ALUunit|Mult1~196 $end
$var wire 1 /# CPU0|Processor|ALUunit|Mult1~197 $end
$var wire 1 0# CPU0|Processor|ALUunit|Mult1~198 $end
$var wire 1 1# CPU0|Processor|ALUunit|Mult1~199 $end
$var wire 1 2# CPU0|Processor|ALUunit|Mult1~477_resulta $end
$var wire 1 3# CPU0|Processor|ALUunit|Mult1~478 $end
$var wire 1 4# CPU0|Processor|ALUunit|Mult1~479 $end
$var wire 1 5# CPU0|Processor|ALUunit|Mult1~480 $end
$var wire 1 6# CPU0|Processor|ALUunit|Mult1~481 $end
$var wire 1 7# CPU0|Processor|ALUunit|Mult1~482 $end
$var wire 1 8# CPU0|Processor|ALUunit|Mult1~483 $end
$var wire 1 9# CPU0|Processor|ALUunit|Mult1~484 $end
$var wire 1 :# CPU0|Processor|ALUunit|Mult1~485 $end
$var wire 1 ;# CPU0|Processor|ALUunit|Mult1~486 $end
$var wire 1 <# CPU0|Processor|ALUunit|Mult1~487 $end
$var wire 1 =# CPU0|Processor|ALUunit|Mult1~488 $end
$var wire 1 ># CPU0|Processor|ALUunit|Mult1~489 $end
$var wire 1 ?# CPU0|Processor|ALUunit|Mult1~490 $end
$var wire 1 @# CPU0|Processor|ALUunit|Mult1~491 $end
$var wire 1 A# CPU0|Processor|ALUunit|Mult1~492 $end
$var wire 1 B# CPU0|Processor|ALUunit|Mult1~493 $end
$var wire 1 C# CPU0|Processor|ALUunit|Mult1~494 $end
$var wire 1 D# CPU0|Processor|ALUunit|Mult1~513 $end
$var wire 1 E# CPU0|Processor|ALUunit|Mult1~514 $end
$var wire 1 F# CPU0|Processor|ALUunit|Mult1~515 $end
$var wire 1 G# CPU0|Processor|ALUunit|Mult1~516 $end
$var wire 1 H# CPU0|Processor|ALUunit|Mult1~517 $end
$var wire 1 I# CPU0|Processor|ALUunit|Mult1~518 $end
$var wire 1 J# CPU0|Processor|ALUunit|Mult1~519 $end
$var wire 1 K# CPU0|Processor|ALUunit|Mult1~520 $end
$var wire 1 L# CPU0|Processor|ALUunit|Mult1~521 $end
$var wire 1 M# CPU0|Processor|ALUunit|Mult1~522 $end
$var wire 1 N# CPU0|Processor|ALUunit|Mult1~523 $end
$var wire 1 O# CPU0|Processor|ALUunit|Mult1~524 $end
$var wire 1 P# CPU0|Processor|ALUunit|Mult1~525 $end
$var wire 1 Q# CPU0|Processor|ALUunit|Mult1~526 $end
$var wire 1 R# CPU0|Processor|ALUunit|Mult1~527 $end
$var wire 1 S# CPU0|Processor|ALUunit|Mult1~528 $end
$var wire 1 T# CPU0|Processor|ALUunit|Mult1~529 $end
$var wire 1 U# CPU0|Processor|ALUunit|Mult1~530 $end
$var wire 1 V# CPU0|Processor|ALUunit|Mult1~531 $end
$var wire 1 W# CPU0|Processor|ALUunit|Mult1~532 $end
$var wire 1 X# CPU0|Processor|ALUunit|Mult1~533 $end
$var wire 1 Y# CPU0|Processor|ALUunit|Mult1~534 $end
$var wire 1 Z# CPU0|Processor|ALUunit|Mult1~535 $end
$var wire 1 [# CPU0|Processor|ALUunit|Mult1~536 $end
$var wire 1 \# CPU0|Processor|ALUunit|Mult1~537 $end
$var wire 1 ]# CPU0|Processor|ALUunit|Mult1~538 $end
$var wire 1 ^# CPU0|Processor|ALUunit|Mult1~539 $end
$var wire 1 _# CPU0|Processor|ALUunit|Mult1~540 $end
$var wire 1 `# CPU0|Processor|ALUunit|Mult0~566 $end
$var wire 1 a# CPU0|Processor|ALUunit|Mult0~567 $end
$var wire 1 b# CPU0|Processor|ALUunit|Mult0~568 $end
$var wire 1 c# CPU0|Processor|ALUunit|Mult0~569 $end
$var wire 1 d# CPU0|Processor|ALUunit|Mult0~570 $end
$var wire 1 e# CPU0|Processor|ALUunit|Mult0~571 $end
$var wire 1 f# CPU0|Processor|ALUunit|Mult0~572 $end
$var wire 1 g# CPU0|Processor|ALUunit|Mult0~573 $end
$var wire 1 h# CPU0|Processor|ALUunit|Mult0~574 $end
$var wire 1 i# CPU0|Processor|ALUunit|Mult0~575 $end
$var wire 1 j# CPU0|Processor|ALUunit|Mult0~576 $end
$var wire 1 k# CPU0|Processor|ALUunit|Mult0~577 $end
$var wire 1 l# CPU0|Processor|ALUunit|Mult0~578 $end
$var wire 1 m# CPU0|Processor|ALUunit|Mult0~579 $end
$var wire 1 n# CPU0|Processor|ALUunit|Mult0~580 $end
$var wire 1 o# CPU0|Processor|ALUunit|Mult0~581 $end
$var wire 1 p# CPU0|Processor|ALUunit|Mult0~582 $end
$var wire 1 q# CPU0|Processor|ALUunit|Mult0~583 $end
$var wire 1 r# CPU0|Processor|ALUunit|Mult0~584 $end
$var wire 1 s# CPU0|Processor|ALUunit|Mult0~585 $end
$var wire 1 t# CPU0|Processor|ALUunit|Mult0~586 $end
$var wire 1 u# CPU0|Processor|ALUunit|Mult0~587 $end
$var wire 1 v# CPU0|Processor|ALUunit|Mult0~588 $end
$var wire 1 w# CPU0|Processor|ALUunit|Mult0~589 $end
$var wire 1 x# CPU0|Processor|ALUunit|Mult0~590 $end
$var wire 1 y# CPU0|Processor|ALUunit|Mult0~591 $end
$var wire 1 z# CPU0|Processor|ALUunit|Mult0~592 $end
$var wire 1 {# CPU0|Processor|ALUunit|Mult0~593 $end
$var wire 1 |# CPU0|Processor|ALUunit|Mult0~594 $end
$var wire 1 }# CPU0|Processor|ALUunit|Mult0~595 $end
$var wire 1 ~# CPU0|Processor|ALUunit|Mult0~596 $end
$var wire 1 !$ CPU0|Processor|ALUunit|Mult1~850 $end
$var wire 1 "$ CPU0|Processor|ALUunit|Mult1~851 $end
$var wire 1 #$ CPU0|Processor|ALUunit|Mult1~852 $end
$var wire 1 $$ CPU0|Processor|ALUunit|Mult1~853 $end
$var wire 1 %$ CPU0|Processor|ALUunit|Mult1~854 $end
$var wire 1 &$ CPU0|Processor|ALUunit|Mult1~855 $end
$var wire 1 '$ CPU0|Processor|ALUunit|Mult1~856 $end
$var wire 1 ($ CPU0|Processor|ALUunit|Mult1~857 $end
$var wire 1 )$ CPU0|Processor|ALUunit|Mult1~858 $end
$var wire 1 *$ CPU0|Processor|ALUunit|Mult1~859 $end
$var wire 1 +$ CPU0|Processor|ALUunit|Mult1~860 $end
$var wire 1 ,$ CPU0|Processor|ALUunit|Mult1~861 $end
$var wire 1 -$ CPU0|Processor|ALUunit|Mult1~862 $end
$var wire 1 .$ CPU0|Processor|ALUunit|Mult1~863 $end
$var wire 1 /$ CPU0|Processor|ALUunit|Mult1~864 $end
$var wire 1 0$ CPU0|Processor|ALUunit|Mult1~865 $end
$var wire 1 1$ CPU0|Processor|ALUunit|Mult1~866 $end
$var wire 1 2$ CPU0|Processor|ALUunit|Mult1~867 $end
$var wire 1 3$ CPU0|Processor|ALUunit|Mult1~868 $end
$var wire 1 4$ CPU0|Processor|ALUunit|Mult1~869 $end
$var wire 1 5$ CPU0|Processor|ALUunit|Mult1~870 $end
$var wire 1 6$ CPU0|Processor|ALUunit|Mult1~871 $end
$var wire 1 7$ CPU0|Processor|ALUunit|Mult1~872 $end
$var wire 1 8$ CPU0|Processor|ALUunit|Mult1~873 $end
$var wire 1 9$ CPU0|Processor|ALUunit|Mult1~874 $end
$var wire 1 :$ CPU0|Processor|ALUunit|Mult1~875 $end
$var wire 1 ;$ CPU0|Processor|ALUunit|Mult1~876 $end
$var wire 1 <$ CPU0|Processor|ALUunit|Mult1~877 $end
$var wire 1 =$ CPU0|Processor|ALUunit|Mult1~878 $end
$var wire 1 >$ CPU0|Processor|ALUunit|Mult1~879 $end
$var wire 1 ?$ CPU0|Processor|ALUunit|Mult1~880 $end
$var wire 1 @$ CPU0|Processor|ALUunit|Mult1~881 $end
$var wire 1 A$ CPU0|Processor|ALUunit|Mult1~882 $end
$var wire 1 B$ CPU0|Processor|ALUunit|Mult1~883 $end
$var wire 1 C$ CPU0|Processor|ALUunit|Mult1~884 $end
$var wire 1 D$ CPU0|Processor|ALUunit|Mult1~885 $end
$var wire 1 E$ CPU0|Processor|ALUunit|Mult0~902 $end
$var wire 1 F$ CPU0|Processor|ALUunit|Mult0~903 $end
$var wire 1 G$ CPU0|Processor|ALUunit|Mult0~904 $end
$var wire 1 H$ CPU0|Processor|ALUunit|Mult0~905 $end
$var wire 1 I$ CPU0|Processor|ALUunit|Mult0~906 $end
$var wire 1 J$ CPU0|Processor|ALUunit|Mult0~907 $end
$var wire 1 K$ CPU0|Processor|ALUunit|Mult0~908 $end
$var wire 1 L$ CPU0|Processor|ALUunit|Mult0~909 $end
$var wire 1 M$ CPU0|Processor|ALUunit|Mult0~910 $end
$var wire 1 N$ CPU0|Processor|ALUunit|Mult0~911 $end
$var wire 1 O$ CPU0|Processor|ALUunit|Mult0~912 $end
$var wire 1 P$ CPU0|Processor|ALUunit|Mult0~913 $end
$var wire 1 Q$ CPU0|Processor|ALUunit|Mult0~914 $end
$var wire 1 R$ CPU0|Processor|ALUunit|Mult0~915 $end
$var wire 1 S$ CPU0|Processor|ALUunit|Mult0~916 $end
$var wire 1 T$ CPU0|Processor|ALUunit|Mult0~917 $end
$var wire 1 U$ CPU0|Processor|ALUunit|Mult0~918 $end
$var wire 1 V$ CPU0|Processor|ALUunit|Mult0~919 $end
$var wire 1 W$ CPU0|Processor|ALUunit|Mult0~920 $end
$var wire 1 X$ CPU0|Processor|ALUunit|Mult0~921 $end
$var wire 1 Y$ CPU0|Processor|ALUunit|Mult0~922 $end
$var wire 1 Z$ CPU0|Processor|ALUunit|Mult0~923 $end
$var wire 1 [$ CPU0|Processor|ALUunit|Mult0~924 $end
$var wire 1 \$ CPU0|Processor|ALUunit|Mult0~925 $end
$var wire 1 ]$ CPU0|Processor|ALUunit|Mult0~926 $end
$var wire 1 ^$ CPU0|Processor|ALUunit|Mult0~927 $end
$var wire 1 _$ CPU0|Processor|ALUunit|Mult0~928 $end
$var wire 1 `$ CPU0|Processor|ALUunit|Mult0~929 $end
$var wire 1 a$ CPU0|Processor|ALUunit|Mult0~930 $end
$var wire 1 b$ CPU0|Processor|ALUunit|Mult0~931 $end
$var wire 1 c$ CPU0|Processor|ALUunit|Mult0~932 $end
$var wire 1 d$ CPU0|Processor|ALUunit|Mult0~933 $end
$var wire 1 e$ CPU0|Processor|ALUunit|Mult0~934 $end
$var wire 1 f$ CPU0|Processor|ALUunit|Mult0~935 $end
$var wire 1 g$ CPU0|Processor|ALUunit|Mult0~936 $end
$var wire 1 h$ CPU0|Processor|ALUunit|Mult0~937 $end
$var wire 1 i$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_resulta $end
$var wire 1 j$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~9 $end
$var wire 1 k$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~10 $end
$var wire 1 l$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~11 $end
$var wire 1 m$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~12 $end
$var wire 1 n$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~13 $end
$var wire 1 o$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~14 $end
$var wire 1 p$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~15 $end
$var wire 1 q$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~16 $end
$var wire 1 r$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~17 $end
$var wire 1 s$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~18 $end
$var wire 1 t$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~19 $end
$var wire 1 u$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~20 $end
$var wire 1 v$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~21 $end
$var wire 1 w$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~22 $end
$var wire 1 x$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~23 $end
$var wire 1 y$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~24 $end
$var wire 1 z$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~25 $end
$var wire 1 {$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~26 $end
$var wire 1 |$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~27 $end
$var wire 1 }$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~28 $end
$var wire 1 ~$ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~29 $end
$var wire 1 !% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~30 $end
$var wire 1 "% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~31 $end
$var wire 1 #% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~32 $end
$var wire 1 $% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~33 $end
$var wire 1 %% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~34 $end
$var wire 1 &% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~35 $end
$var wire 1 '% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~36 $end
$var wire 1 (% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~37 $end
$var wire 1 )% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~38 $end
$var wire 1 *% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~39 $end
$var wire 1 +% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~40 $end
$var wire 1 ,% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~41 $end
$var wire 1 -% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~42 $end
$var wire 1 .% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~43 $end
$var wire 1 /% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~44 $end
$var wire 1 0% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~45 $end
$var wire 1 1% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~46 $end
$var wire 1 2% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~47 $end
$var wire 1 3% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~48 $end
$var wire 1 4% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~49 $end
$var wire 1 5% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~50 $end
$var wire 1 6% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~51 $end
$var wire 1 7% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~52 $end
$var wire 1 8% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~53 $end
$var wire 1 9% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~54 $end
$var wire 1 :% Sintetizador0|S1|synth|sampleSynthesizer|Mult0~55 $end
$var wire 1 ;% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_resulta $end
$var wire 1 <% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~633 $end
$var wire 1 =% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~634 $end
$var wire 1 >% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~635 $end
$var wire 1 ?% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~636 $end
$var wire 1 @% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~637 $end
$var wire 1 A% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~638 $end
$var wire 1 B% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~639 $end
$var wire 1 C% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~640 $end
$var wire 1 D% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~641 $end
$var wire 1 E% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~642 $end
$var wire 1 F% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~643 $end
$var wire 1 G% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~644 $end
$var wire 1 H% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~645 $end
$var wire 1 I% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~646 $end
$var wire 1 J% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~647 $end
$var wire 1 K% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~648 $end
$var wire 1 L% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~8 $end
$var wire 1 M% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~9 $end
$var wire 1 N% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~10 $end
$var wire 1 O% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~11 $end
$var wire 1 P% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~12 $end
$var wire 1 Q% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~13 $end
$var wire 1 R% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~14 $end
$var wire 1 S% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~15 $end
$var wire 1 T% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~16 $end
$var wire 1 U% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~17 $end
$var wire 1 V% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~18 $end
$var wire 1 W% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~19 $end
$var wire 1 X% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~20 $end
$var wire 1 Y% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~21 $end
$var wire 1 Z% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~22 $end
$var wire 1 [% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~23 $end
$var wire 1 \% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~24 $end
$var wire 1 ]% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~25 $end
$var wire 1 ^% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~26 $end
$var wire 1 _% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~27 $end
$var wire 1 `% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~28 $end
$var wire 1 a% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~29 $end
$var wire 1 b% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~30 $end
$var wire 1 c% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~31 $end
$var wire 1 d% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~32 $end
$var wire 1 e% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~33 $end
$var wire 1 f% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~34 $end
$var wire 1 g% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~35 $end
$var wire 1 h% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~36 $end
$var wire 1 i% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~37 $end
$var wire 1 j% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~38 $end
$var wire 1 k% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~39 $end
$var wire 1 l% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~40 $end
$var wire 1 m% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~334 $end
$var wire 1 n% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~335 $end
$var wire 1 o% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~336 $end
$var wire 1 p% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~337 $end
$var wire 1 q% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~338 $end
$var wire 1 r% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~339 $end
$var wire 1 s% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~340 $end
$var wire 1 t% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~341 $end
$var wire 1 u% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~342 $end
$var wire 1 v% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~343 $end
$var wire 1 w% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~344 $end
$var wire 1 x% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~345 $end
$var wire 1 y% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~346 $end
$var wire 1 z% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~347 $end
$var wire 1 {% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~348 $end
$var wire 1 |% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~349 $end
$var wire 1 }% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~350 $end
$var wire 1 ~% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~351 $end
$var wire 1 !& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~352 $end
$var wire 1 "& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~353 $end
$var wire 1 #& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~354 $end
$var wire 1 $& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~355 $end
$var wire 1 %& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~356 $end
$var wire 1 && Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~357 $end
$var wire 1 '& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~358 $end
$var wire 1 (& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~359 $end
$var wire 1 )& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~360 $end
$var wire 1 *& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~361 $end
$var wire 1 +& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~362 $end
$var wire 1 ,& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~363 $end
$var wire 1 -& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_resulta $end
$var wire 1 .& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~9 $end
$var wire 1 /& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~10 $end
$var wire 1 0& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~11 $end
$var wire 1 1& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~12 $end
$var wire 1 2& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~13 $end
$var wire 1 3& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~14 $end
$var wire 1 4& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~15 $end
$var wire 1 5& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~16 $end
$var wire 1 6& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~17 $end
$var wire 1 7& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~18 $end
$var wire 1 8& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~19 $end
$var wire 1 9& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~20 $end
$var wire 1 :& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~21 $end
$var wire 1 ;& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~22 $end
$var wire 1 <& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~23 $end
$var wire 1 =& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~24 $end
$var wire 1 >& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~25 $end
$var wire 1 ?& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~26 $end
$var wire 1 @& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~27 $end
$var wire 1 A& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~28 $end
$var wire 1 B& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~29 $end
$var wire 1 C& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~30 $end
$var wire 1 D& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~31 $end
$var wire 1 E& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~32 $end
$var wire 1 F& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~33 $end
$var wire 1 G& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~34 $end
$var wire 1 H& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~35 $end
$var wire 1 I& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~36 $end
$var wire 1 J& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~37 $end
$var wire 1 K& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~38 $end
$var wire 1 L& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~39 $end
$var wire 1 M& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~40 $end
$var wire 1 N& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~41 $end
$var wire 1 O& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~42 $end
$var wire 1 P& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~43 $end
$var wire 1 Q& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~44 $end
$var wire 1 R& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~45 $end
$var wire 1 S& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~46 $end
$var wire 1 T& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~47 $end
$var wire 1 U& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~48 $end
$var wire 1 V& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~49 $end
$var wire 1 W& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~50 $end
$var wire 1 X& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~51 $end
$var wire 1 Y& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~52 $end
$var wire 1 Z& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~53 $end
$var wire 1 [& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~54 $end
$var wire 1 \& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~55 $end
$var wire 1 ]& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~56 $end
$var wire 1 ^& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~57 $end
$var wire 1 _& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~58 $end
$var wire 1 `& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~59 $end
$var wire 1 a& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~60 $end
$var wire 1 b& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~61 $end
$var wire 1 c& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~62 $end
$var wire 1 d& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~63 $end
$var wire 1 e& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~8 $end
$var wire 1 f& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~9 $end
$var wire 1 g& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~10 $end
$var wire 1 h& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~11 $end
$var wire 1 i& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~12 $end
$var wire 1 j& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~13 $end
$var wire 1 k& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~14 $end
$var wire 1 l& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~15 $end
$var wire 1 m& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~16 $end
$var wire 1 n& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~17 $end
$var wire 1 o& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~18 $end
$var wire 1 p& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~19 $end
$var wire 1 q& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~20 $end
$var wire 1 r& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~21 $end
$var wire 1 s& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~22 $end
$var wire 1 t& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~23 $end
$var wire 1 u& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~24 $end
$var wire 1 v& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~25 $end
$var wire 1 w& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~26 $end
$var wire 1 x& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~27 $end
$var wire 1 y& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~28 $end
$var wire 1 z& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~29 $end
$var wire 1 {& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~30 $end
$var wire 1 |& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~31 $end
$var wire 1 }& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~32 $end
$var wire 1 ~& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~33 $end
$var wire 1 !' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~34 $end
$var wire 1 "' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~35 $end
$var wire 1 #' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~36 $end
$var wire 1 $' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~37 $end
$var wire 1 %' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~38 $end
$var wire 1 &' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~39 $end
$var wire 1 '' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~40 $end
$var wire 1 (' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~41 $end
$var wire 1 )' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~42 $end
$var wire 1 *' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~43 $end
$var wire 1 +' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~44 $end
$var wire 1 ,' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~45 $end
$var wire 1 -' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~46 $end
$var wire 1 .' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~47 $end
$var wire 1 /' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~48 $end
$var wire 1 0' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~49 $end
$var wire 1 1' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~50 $end
$var wire 1 2' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~51 $end
$var wire 1 3' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~52 $end
$var wire 1 4' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~53 $end
$var wire 1 5' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~54 $end
$var wire 1 6' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~55 $end
$var wire 1 7' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_resulta $end
$var wire 1 8' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~9 $end
$var wire 1 9' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~10 $end
$var wire 1 :' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~11 $end
$var wire 1 ;' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~12 $end
$var wire 1 <' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~13 $end
$var wire 1 =' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~14 $end
$var wire 1 >' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~15 $end
$var wire 1 ?' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~24 $end
$var wire 1 @' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~25 $end
$var wire 1 A' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~26 $end
$var wire 1 B' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~27 $end
$var wire 1 C' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~28 $end
$var wire 1 D' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~29 $end
$var wire 1 E' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~30 $end
$var wire 1 F' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~31 $end
$var wire 1 G' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~32 $end
$var wire 1 H' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~33 $end
$var wire 1 I' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~34 $end
$var wire 1 J' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~35 $end
$var wire 1 K' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~36 $end
$var wire 1 L' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~37 $end
$var wire 1 M' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~38 $end
$var wire 1 N' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~39 $end
$var wire 1 O' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~40 $end
$var wire 1 P' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~41 $end
$var wire 1 Q' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~42 $end
$var wire 1 R' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~43 $end
$var wire 1 S' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~44 $end
$var wire 1 T' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~45 $end
$var wire 1 U' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~46 $end
$var wire 1 V' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~47 $end
$var wire 1 W' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~48 $end
$var wire 1 X' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~49 $end
$var wire 1 Y' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~50 $end
$var wire 1 Z' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~51 $end
$var wire 1 [' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~52 $end
$var wire 1 \' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~53 $end
$var wire 1 ]' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~54 $end
$var wire 1 ^' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~55 $end
$var wire 1 _' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~56 $end
$var wire 1 `' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~57 $end
$var wire 1 a' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~58 $end
$var wire 1 b' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~59 $end
$var wire 1 c' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~60 $end
$var wire 1 d' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~61 $end
$var wire 1 e' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~62 $end
$var wire 1 f' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~63 $end
$var wire 1 g' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~64 $end
$var wire 1 h' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~65 $end
$var wire 1 i' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~66 $end
$var wire 1 j' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~67 $end
$var wire 1 k' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~68 $end
$var wire 1 l' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~69 $end
$var wire 1 m' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~70 $end
$var wire 1 n' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~71 $end
$var wire 1 o' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_resulta $end
$var wire 1 p' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~9 $end
$var wire 1 q' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~10 $end
$var wire 1 r' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~11 $end
$var wire 1 s' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~12 $end
$var wire 1 t' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~13 $end
$var wire 1 u' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~14 $end
$var wire 1 v' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~15 $end
$var wire 1 w' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~24 $end
$var wire 1 x' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~25 $end
$var wire 1 y' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~26 $end
$var wire 1 z' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~27 $end
$var wire 1 {' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~28 $end
$var wire 1 |' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~29 $end
$var wire 1 }' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~30 $end
$var wire 1 ~' Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~31 $end
$var wire 1 !( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~32 $end
$var wire 1 "( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~33 $end
$var wire 1 #( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~34 $end
$var wire 1 $( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~35 $end
$var wire 1 %( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~36 $end
$var wire 1 &( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~37 $end
$var wire 1 '( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~38 $end
$var wire 1 (( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~39 $end
$var wire 1 )( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~40 $end
$var wire 1 *( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~41 $end
$var wire 1 +( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~42 $end
$var wire 1 ,( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~43 $end
$var wire 1 -( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~44 $end
$var wire 1 .( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~45 $end
$var wire 1 /( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~46 $end
$var wire 1 0( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~47 $end
$var wire 1 1( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~48 $end
$var wire 1 2( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~49 $end
$var wire 1 3( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~50 $end
$var wire 1 4( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~51 $end
$var wire 1 5( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~52 $end
$var wire 1 6( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~53 $end
$var wire 1 7( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~54 $end
$var wire 1 8( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~55 $end
$var wire 1 9( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~56 $end
$var wire 1 :( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~57 $end
$var wire 1 ;( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~58 $end
$var wire 1 <( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~59 $end
$var wire 1 =( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~60 $end
$var wire 1 >( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~61 $end
$var wire 1 ?( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~62 $end
$var wire 1 @( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~63 $end
$var wire 1 A( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~64 $end
$var wire 1 B( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~65 $end
$var wire 1 C( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~66 $end
$var wire 1 D( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~67 $end
$var wire 1 E( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~68 $end
$var wire 1 F( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~69 $end
$var wire 1 G( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~70 $end
$var wire 1 H( Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~71 $end
$var wire 1 I( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~8 $end
$var wire 1 J( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~9 $end
$var wire 1 K( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~10 $end
$var wire 1 L( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~11 $end
$var wire 1 M( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~12 $end
$var wire 1 N( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~13 $end
$var wire 1 O( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~14 $end
$var wire 1 P( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~15 $end
$var wire 1 Q( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~16 $end
$var wire 1 R( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~17 $end
$var wire 1 S( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~18 $end
$var wire 1 T( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~19 $end
$var wire 1 U( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~20 $end
$var wire 1 V( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~21 $end
$var wire 1 W( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~22 $end
$var wire 1 X( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~23 $end
$var wire 1 Y( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~24 $end
$var wire 1 Z( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~25 $end
$var wire 1 [( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~26 $end
$var wire 1 \( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~27 $end
$var wire 1 ]( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~28 $end
$var wire 1 ^( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~29 $end
$var wire 1 _( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~30 $end
$var wire 1 `( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~31 $end
$var wire 1 a( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~32 $end
$var wire 1 b( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~33 $end
$var wire 1 c( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~34 $end
$var wire 1 d( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~35 $end
$var wire 1 e( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~36 $end
$var wire 1 f( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~37 $end
$var wire 1 g( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~38 $end
$var wire 1 h( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~39 $end
$var wire 1 i( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_resulta $end
$var wire 1 j( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~9 $end
$var wire 1 k( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~10 $end
$var wire 1 l( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~11 $end
$var wire 1 m( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~12 $end
$var wire 1 n( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~13 $end
$var wire 1 o( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~14 $end
$var wire 1 p( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~15 $end
$var wire 1 q( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~16 $end
$var wire 1 r( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~17 $end
$var wire 1 s( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~18 $end
$var wire 1 t( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~19 $end
$var wire 1 u( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~20 $end
$var wire 1 v( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~21 $end
$var wire 1 w( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~22 $end
$var wire 1 x( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~23 $end
$var wire 1 y( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~24 $end
$var wire 1 z( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~25 $end
$var wire 1 {( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~26 $end
$var wire 1 |( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~27 $end
$var wire 1 }( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~28 $end
$var wire 1 ~( Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~29 $end
$var wire 1 !) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~30 $end
$var wire 1 ") Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~31 $end
$var wire 1 #) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~32 $end
$var wire 1 $) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~33 $end
$var wire 1 %) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~34 $end
$var wire 1 &) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~35 $end
$var wire 1 ') Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~36 $end
$var wire 1 () Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~37 $end
$var wire 1 )) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~38 $end
$var wire 1 *) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~39 $end
$var wire 1 +) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~40 $end
$var wire 1 ,) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~41 $end
$var wire 1 -) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~42 $end
$var wire 1 .) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~43 $end
$var wire 1 /) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~44 $end
$var wire 1 0) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~45 $end
$var wire 1 1) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~46 $end
$var wire 1 2) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~47 $end
$var wire 1 3) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~48 $end
$var wire 1 4) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~49 $end
$var wire 1 5) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~50 $end
$var wire 1 6) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~51 $end
$var wire 1 7) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~52 $end
$var wire 1 8) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~53 $end
$var wire 1 9) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~54 $end
$var wire 1 :) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~55 $end
$var wire 1 ;) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_resulta $end
$var wire 1 <) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~633 $end
$var wire 1 =) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~634 $end
$var wire 1 >) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~635 $end
$var wire 1 ?) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~636 $end
$var wire 1 @) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~637 $end
$var wire 1 A) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~638 $end
$var wire 1 B) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~639 $end
$var wire 1 C) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~640 $end
$var wire 1 D) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~641 $end
$var wire 1 E) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~642 $end
$var wire 1 F) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~643 $end
$var wire 1 G) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~644 $end
$var wire 1 H) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~645 $end
$var wire 1 I) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~646 $end
$var wire 1 J) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~647 $end
$var wire 1 K) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~648 $end
$var wire 1 L) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~8 $end
$var wire 1 M) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~9 $end
$var wire 1 N) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~10 $end
$var wire 1 O) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~11 $end
$var wire 1 P) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~12 $end
$var wire 1 Q) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~13 $end
$var wire 1 R) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~14 $end
$var wire 1 S) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~15 $end
$var wire 1 T) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~16 $end
$var wire 1 U) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~17 $end
$var wire 1 V) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~18 $end
$var wire 1 W) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~19 $end
$var wire 1 X) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~20 $end
$var wire 1 Y) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~21 $end
$var wire 1 Z) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~22 $end
$var wire 1 [) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~23 $end
$var wire 1 \) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~24 $end
$var wire 1 ]) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~25 $end
$var wire 1 ^) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~26 $end
$var wire 1 _) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~27 $end
$var wire 1 `) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~28 $end
$var wire 1 a) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~29 $end
$var wire 1 b) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~30 $end
$var wire 1 c) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~31 $end
$var wire 1 d) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~32 $end
$var wire 1 e) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~33 $end
$var wire 1 f) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~34 $end
$var wire 1 g) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~35 $end
$var wire 1 h) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~36 $end
$var wire 1 i) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~37 $end
$var wire 1 j) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~38 $end
$var wire 1 k) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~39 $end
$var wire 1 l) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~40 $end
$var wire 1 m) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~334 $end
$var wire 1 n) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~335 $end
$var wire 1 o) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~336 $end
$var wire 1 p) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~337 $end
$var wire 1 q) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~338 $end
$var wire 1 r) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~339 $end
$var wire 1 s) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~340 $end
$var wire 1 t) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~341 $end
$var wire 1 u) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~342 $end
$var wire 1 v) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~343 $end
$var wire 1 w) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~344 $end
$var wire 1 x) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~345 $end
$var wire 1 y) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~346 $end
$var wire 1 z) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~347 $end
$var wire 1 {) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~348 $end
$var wire 1 |) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~349 $end
$var wire 1 }) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~350 $end
$var wire 1 ~) Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~351 $end
$var wire 1 !* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~352 $end
$var wire 1 "* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~353 $end
$var wire 1 #* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~354 $end
$var wire 1 $* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~355 $end
$var wire 1 %* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~356 $end
$var wire 1 &* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~357 $end
$var wire 1 '* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~358 $end
$var wire 1 (* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~359 $end
$var wire 1 )* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~360 $end
$var wire 1 ** Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~361 $end
$var wire 1 +* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~362 $end
$var wire 1 ,* Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~363 $end
$var wire 1 -* Sintetizador0|SSC1|Mult0~28 $end
$var wire 1 .* Sintetizador0|SSC1|Mult0~29 $end
$var wire 1 /* Sintetizador0|SSC1|Mult0~30 $end
$var wire 1 0* Sintetizador0|SSC1|Mult0~31 $end
$var wire 1 1* Sintetizador0|SSC1|Mult0~32 $end
$var wire 1 2* Sintetizador0|SSC1|Mult0~33 $end
$var wire 1 3* Sintetizador0|SSC1|Mult0~34 $end
$var wire 1 4* Sintetizador0|SSC1|Mult0~35 $end
$var wire 1 5* Sintetizador0|SSC1|Mult0~36 $end
$var wire 1 6* Sintetizador0|SSC1|Mult0~37 $end
$var wire 1 7* Sintetizador0|SSC1|Mult0~38 $end
$var wire 1 8* Sintetizador0|SSC1|Mult0~39 $end
$var wire 1 9* Sintetizador0|SSC1|Mult0~40 $end
$var wire 1 :* Sintetizador0|SSC1|Mult0~41 $end
$var wire 1 ;* Sintetizador0|SSC1|Mult0~42 $end
$var wire 1 <* Sintetizador0|SSC1|Mult0~43 $end
$var wire 1 =* Sintetizador0|SSC1|Mult0~44 $end
$var wire 1 >* Sintetizador0|SSC1|Mult0~45 $end
$var wire 1 ?* Sintetizador0|SSC1|Mult0~46 $end
$var wire 1 @* Sintetizador0|SSC1|Mult0~47 $end
$var wire 1 A* Sintetizador0|SSC1|Mult0~48 $end
$var wire 1 B* Sintetizador0|SSC1|Mult0~49 $end
$var wire 1 C* Sintetizador0|SSC1|Mult0~50 $end
$var wire 1 D* Sintetizador0|SSC1|Mult0~51 $end
$var wire 1 E* Sintetizador0|SSC1|Mult0~52 $end
$var wire 1 F* Sintetizador0|SSC1|Mult0~53 $end
$var wire 1 G* Sintetizador0|SSC1|Mult0~54 $end
$var wire 1 H* Sintetizador0|SSC1|Mult0~55 $end
$var wire 1 I* Sintetizador0|SSC1|Mult0~56 $end
$var wire 1 J* Sintetizador0|SSC1|Mult0~57 $end
$var wire 1 K* Sintetizador0|SSC1|Mult0~58 $end
$var wire 1 L* Sintetizador0|SSC1|Mult0~59 $end
$var wire 1 M* Sintetizador0|SSC1|Mult0~60 $end
$var wire 1 N* Sintetizador0|SSC1|Mult0~61 $end
$var wire 1 O* Sintetizador0|SSC1|Mult0~62 $end
$var wire 1 P* Sintetizador0|SSC1|Mult0~63 $end
$var wire 1 Q* Sintetizador0|SSC1|Mult0~64 $end
$var wire 1 R* Sintetizador0|SSC1|Mult0~65 $end
$var wire 1 S* Sintetizador0|SSC1|Mult0~66 $end
$var wire 1 T* Sintetizador0|SSC1|Mult0~67 $end
$var wire 1 U* Sintetizador0|SSC1|Mult0~68 $end
$var wire 1 V* Sintetizador0|SSC1|Mult0~69 $end
$var wire 1 W* Sintetizador0|SSC1|Mult0~70 $end
$var wire 1 X* Sintetizador0|SSC1|Mult0~71 $end
$var wire 1 Y* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q $end
$var wire 1 Z* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q $end
$var wire 1 [* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q $end
$var wire 1 \* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q $end
$var wire 1 ]* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q $end
$var wire 1 ^* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q $end
$var wire 1 _* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q $end
$var wire 1 `* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q $end
$var wire 1 a* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]~q $end
$var wire 1 b* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]~q $end
$var wire 1 c* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]~q $end
$var wire 1 d* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]~q $end
$var wire 1 e* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]~q $end
$var wire 1 f* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]~q $end
$var wire 1 g* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q $end
$var wire 1 h* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q $end
$var wire 1 i* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q $end
$var wire 1 j* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q $end
$var wire 1 k* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q $end
$var wire 1 l* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q $end
$var wire 1 m* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q $end
$var wire 1 n* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q $end
$var wire 1 o* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]~q $end
$var wire 1 p* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7]~q $end
$var wire 1 q* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3]~q $end
$var wire 1 r* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][5]~q $end
$var wire 1 s* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][6]~q $end
$var wire 1 t* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7]~q $end
$var wire 1 u* auto_hub|~GND~combout $end
$var wire 1 v* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout $end
$var wire 1 w* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 x* ADC_DOUT~input_o $end
$var wire 1 y* AUD_ADCDAT~input_o $end
$var wire 1 z* CLOCK3_50~input_o $end
$var wire 1 {* CLOCK4_50~input_o $end
$var wire 1 |* TD_CLK27~input_o $end
$var wire 1 }* TD_DATA[0]~input_o $end
$var wire 1 ~* TD_DATA[1]~input_o $end
$var wire 1 !+ TD_DATA[2]~input_o $end
$var wire 1 "+ TD_DATA[3]~input_o $end
$var wire 1 #+ TD_DATA[4]~input_o $end
$var wire 1 $+ TD_DATA[5]~input_o $end
$var wire 1 %+ TD_DATA[6]~input_o $end
$var wire 1 &+ TD_DATA[7]~input_o $end
$var wire 1 '+ TD_HS~input_o $end
$var wire 1 (+ TD_VS~input_o $end
$var wire 1 )+ IRDA_RXD~input_o $end
$var wire 1 *+ ADC_CS_N~input_o $end
$var wire 1 ++ DRAM_DQ[0]~input_o $end
$var wire 1 ,+ DRAM_DQ[1]~input_o $end
$var wire 1 -+ DRAM_DQ[2]~input_o $end
$var wire 1 .+ DRAM_DQ[3]~input_o $end
$var wire 1 /+ DRAM_DQ[4]~input_o $end
$var wire 1 0+ DRAM_DQ[5]~input_o $end
$var wire 1 1+ DRAM_DQ[6]~input_o $end
$var wire 1 2+ DRAM_DQ[7]~input_o $end
$var wire 1 3+ DRAM_DQ[8]~input_o $end
$var wire 1 4+ DRAM_DQ[9]~input_o $end
$var wire 1 5+ DRAM_DQ[10]~input_o $end
$var wire 1 6+ DRAM_DQ[11]~input_o $end
$var wire 1 7+ DRAM_DQ[12]~input_o $end
$var wire 1 8+ DRAM_DQ[13]~input_o $end
$var wire 1 9+ DRAM_DQ[14]~input_o $end
$var wire 1 :+ DRAM_DQ[15]~input_o $end
$var wire 1 ;+ GPIO_0[0]~input_o $end
$var wire 1 <+ GPIO_0[1]~input_o $end
$var wire 1 =+ GPIO_0[2]~input_o $end
$var wire 1 >+ GPIO_0[3]~input_o $end
$var wire 1 ?+ GPIO_0[4]~input_o $end
$var wire 1 @+ GPIO_0[5]~input_o $end
$var wire 1 A+ GPIO_0[6]~input_o $end
$var wire 1 B+ GPIO_0[7]~input_o $end
$var wire 1 C+ GPIO_0[8]~input_o $end
$var wire 1 D+ GPIO_0[9]~input_o $end
$var wire 1 E+ GPIO_0[10]~input_o $end
$var wire 1 F+ GPIO_0[11]~input_o $end
$var wire 1 G+ GPIO_0[12]~input_o $end
$var wire 1 H+ GPIO_0[13]~input_o $end
$var wire 1 I+ GPIO_0[14]~input_o $end
$var wire 1 J+ GPIO_0[15]~input_o $end
$var wire 1 K+ GPIO_0[16]~input_o $end
$var wire 1 L+ GPIO_0[17]~input_o $end
$var wire 1 M+ GPIO_0[18]~input_o $end
$var wire 1 N+ GPIO_0[19]~input_o $end
$var wire 1 O+ GPIO_0[20]~input_o $end
$var wire 1 P+ GPIO_0[21]~input_o $end
$var wire 1 Q+ GPIO_0[22]~input_o $end
$var wire 1 R+ GPIO_0[23]~input_o $end
$var wire 1 S+ GPIO_0[24]~input_o $end
$var wire 1 T+ GPIO_0[25]~input_o $end
$var wire 1 U+ GPIO_0[26]~input_o $end
$var wire 1 V+ GPIO_0[27]~input_o $end
$var wire 1 W+ GPIO_0[28]~input_o $end
$var wire 1 X+ GPIO_0[29]~input_o $end
$var wire 1 Y+ GPIO_0[30]~input_o $end
$var wire 1 Z+ GPIO_0[31]~input_o $end
$var wire 1 [+ GPIO_0[32]~input_o $end
$var wire 1 \+ GPIO_0[33]~input_o $end
$var wire 1 ]+ GPIO_0[34]~input_o $end
$var wire 1 ^+ GPIO_0[35]~input_o $end
$var wire 1 _+ GPIO_1[0]~input_o $end
$var wire 1 `+ GPIO_1[1]~input_o $end
$var wire 1 a+ GPIO_1[2]~input_o $end
$var wire 1 b+ GPIO_1[3]~input_o $end
$var wire 1 c+ GPIO_1[4]~input_o $end
$var wire 1 d+ GPIO_1[5]~input_o $end
$var wire 1 e+ GPIO_1[6]~input_o $end
$var wire 1 f+ GPIO_1[7]~input_o $end
$var wire 1 g+ GPIO_1[8]~input_o $end
$var wire 1 h+ GPIO_1[9]~input_o $end
$var wire 1 i+ GPIO_1[10]~input_o $end
$var wire 1 j+ GPIO_1[11]~input_o $end
$var wire 1 k+ GPIO_1[12]~input_o $end
$var wire 1 l+ GPIO_1[13]~input_o $end
$var wire 1 m+ GPIO_1[14]~input_o $end
$var wire 1 n+ GPIO_1[15]~input_o $end
$var wire 1 o+ GPIO_1[16]~input_o $end
$var wire 1 p+ GPIO_1[17]~input_o $end
$var wire 1 q+ GPIO_1[18]~input_o $end
$var wire 1 r+ GPIO_1[19]~input_o $end
$var wire 1 s+ GPIO_1[20]~input_o $end
$var wire 1 t+ GPIO_1[21]~input_o $end
$var wire 1 u+ GPIO_1[22]~input_o $end
$var wire 1 v+ GPIO_1[23]~input_o $end
$var wire 1 w+ GPIO_1[24]~input_o $end
$var wire 1 x+ GPIO_1[25]~input_o $end
$var wire 1 y+ GPIO_1[26]~input_o $end
$var wire 1 z+ GPIO_1[27]~input_o $end
$var wire 1 {+ GPIO_1[28]~input_o $end
$var wire 1 |+ GPIO_1[29]~input_o $end
$var wire 1 }+ GPIO_1[30]~input_o $end
$var wire 1 ~+ GPIO_1[31]~input_o $end
$var wire 1 !, GPIO_1[32]~input_o $end
$var wire 1 ", GPIO_1[33]~input_o $end
$var wire 1 #, GPIO_1[34]~input_o $end
$var wire 1 $, GPIO_1[35]~input_o $end
$var wire 1 %, PS2_CLK2~input_o $end
$var wire 1 &, PS2_DAT2~input_o $end
$var wire 1 ', AUD_ADCLRCK~input_o $end
$var wire 1 (, AUD_BCLK~input_o $end
$var wire 1 ), AUD_DACLRCK~input_o $end
$var wire 1 *, CLOCK_50~input_o $end
$var wire 1 +, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF $end
$var wire 1 ,, CLOCK0|rreset~1_combout $end
$var wire 1 -, CLOCK0|rreset[1]~0_combout $end
$var wire 1 ., KEY[0]~input_o $end
$var wire 1 /, CLOCK0|Reset~combout $end
$var wire 1 0, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT $end
$var wire 1 1, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 $end
$var wire 1 2, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 $end
$var wire 1 3, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 $end
$var wire 1 4, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 $end
$var wire 1 5, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 $end
$var wire 1 6, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 $end
$var wire 1 7, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP $end
$var wire 1 8, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 $end
$var wire 1 9, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM $end
$var wire 1 :, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 $end
$var wire 1 ;, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT $end
$var wire 1 <, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN $end
$var wire 1 =, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 $end
$var wire 1 >, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK $end
$var wire 1 ?, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 $end
$var wire 1 @, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 $end
$var wire 1 A, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 $end
$var wire 1 B, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 $end
$var wire 1 C, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 $end
$var wire 1 D, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 $end
$var wire 1 E, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 $end
$var wire 1 F, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 $end
$var wire 1 G, Audio0|u4|Add1~17_sumout $end
$var wire 1 H, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN1 $end
$var wire 1 I, CLOCK0|oCLK_50a~0_combout $end
$var wire 1 J, CLOCK0|oCLK_50a~q $end
$var wire 1 K, CLOCK0|oCLK_50~combout $end
$var wire 1 L, Audio0|r0|Add0~2 $end
$var wire 1 M, Audio0|r0|Add0~5_sumout $end
$var wire 1 N, Audio0|r0|Equal0~0_combout $end
$var wire 1 O, Audio0|r0|Add0~45_sumout $end
$var wire 1 P, Audio0|r0|Equal0~1_combout $end
$var wire 1 Q, Audio0|r0|Equal0~2_combout $end
$var wire 1 R, Audio0|r0|Cont[0]~0_combout $end
$var wire 1 S, Audio0|r0|Add0~46 $end
$var wire 1 T, Audio0|r0|Add0~41_sumout $end
$var wire 1 U, Audio0|r0|Add0~42 $end
$var wire 1 V, Audio0|r0|Add0~37_sumout $end
$var wire 1 W, Audio0|r0|Add0~38 $end
$var wire 1 X, Audio0|r0|Add0~33_sumout $end
$var wire 1 Y, Audio0|r0|Add0~34 $end
$var wire 1 Z, Audio0|r0|Add0~49_sumout $end
$var wire 1 [, Audio0|r0|Add0~50 $end
$var wire 1 \, Audio0|r0|Add0~53_sumout $end
$var wire 1 ], Audio0|r0|Add0~54 $end
$var wire 1 ^, Audio0|r0|Add0~57_sumout $end
$var wire 1 _, Audio0|r0|Add0~58 $end
$var wire 1 `, Audio0|r0|Add0~61_sumout $end
$var wire 1 a, Audio0|r0|Add0~62 $end
$var wire 1 b, Audio0|r0|Add0~65_sumout $end
$var wire 1 c, Audio0|r0|Add0~66 $end
$var wire 1 d, Audio0|r0|Add0~69_sumout $end
$var wire 1 e, Audio0|r0|Add0~70 $end
$var wire 1 f, Audio0|r0|Add0~73_sumout $end
$var wire 1 g, Audio0|r0|Add0~74 $end
$var wire 1 h, Audio0|r0|Add0~9_sumout $end
$var wire 1 i, Audio0|r0|Add0~10 $end
$var wire 1 j, Audio0|r0|Add0~13_sumout $end
$var wire 1 k, Audio0|r0|Add0~14 $end
$var wire 1 l, Audio0|r0|Add0~17_sumout $end
$var wire 1 m, Audio0|r0|Add0~18 $end
$var wire 1 n, Audio0|r0|Add0~21_sumout $end
$var wire 1 o, Audio0|r0|Add0~22 $end
$var wire 1 p, Audio0|r0|Add0~25_sumout $end
$var wire 1 q, Audio0|r0|Add0~26 $end
$var wire 1 r, Audio0|r0|Add0~29_sumout $end
$var wire 1 s, Audio0|r0|Add0~30 $end
$var wire 1 t, Audio0|r0|Add0~1_sumout $end
$var wire 1 u, Audio0|r0|Equal0~3_combout $end
$var wire 1 v, Audio0|r0|oRESET~q $end
$var wire 1 w, Audio0|u4|LessThan1~0_combout $end
$var wire 1 x, Audio0|u4|LessThan1~1_combout $end
$var wire 1 y, Audio0|u4|Add1~18 $end
$var wire 1 z, Audio0|u4|Add1~21_sumout $end
$var wire 1 {, Audio0|u4|Add1~22 $end
$var wire 1 |, Audio0|u4|Add1~25_sumout $end
$var wire 1 }, Audio0|u4|Add1~26 $end
$var wire 1 ~, Audio0|u4|Add1~29_sumout $end
$var wire 1 !- Audio0|u4|Add1~30 $end
$var wire 1 "- Audio0|u4|Add1~33_sumout $end
$var wire 1 #- Audio0|u4|Add1~34 $end
$var wire 1 $- Audio0|u4|Add1~13_sumout $end
$var wire 1 %- Audio0|u4|Add1~14 $end
$var wire 1 &- Audio0|u4|Add1~9_sumout $end
$var wire 1 '- Audio0|u4|Add1~10 $end
$var wire 1 (- Audio0|u4|Add1~5_sumout $end
$var wire 1 )- Audio0|u4|Add1~6 $end
$var wire 1 *- Audio0|u4|Add1~1_sumout $end
$var wire 1 +- Audio0|u4|LRCK_1X~0_combout $end
$var wire 1 ,- Audio0|u4|LRCK_1X~q $end
$var wire 1 -- Audio0|u4|BCK_DIV~2_combout $end
$var wire 1 .- Audio0|u4|BCK_DIV~1_combout $end
$var wire 1 /- Audio0|u4|BCK_DIV~0_combout $end
$var wire 1 0- Audio0|u4|oAUD_BCK~0_combout $end
$var wire 1 1- Audio0|u4|oAUD_BCK~q $end
$var wire 1 2- Audio0|u3|Add0~61_sumout $end
$var wire 1 3- Audio0|u3|Add0~62 $end
$var wire 1 4- Audio0|u3|Add0~57_sumout $end
$var wire 1 5- Audio0|u3|Add0~58 $end
$var wire 1 6- Audio0|u3|Add0~29_sumout $end
$var wire 1 7- Audio0|u3|Add0~30 $end
$var wire 1 8- Audio0|u3|Add0~37_sumout $end
$var wire 1 9- Audio0|u3|Add0~38 $end
$var wire 1 :- Audio0|u3|Add0~33_sumout $end
$var wire 1 ;- Audio0|u3|Add0~34 $end
$var wire 1 <- Audio0|u3|Add0~25_sumout $end
$var wire 1 =- Audio0|u3|Add0~26 $end
$var wire 1 >- Audio0|u3|Add0~13_sumout $end
$var wire 1 ?- Audio0|u3|Add0~14 $end
$var wire 1 @- Audio0|u3|Add0~17_sumout $end
$var wire 1 A- Audio0|u3|Add0~18 $end
$var wire 1 B- Audio0|u3|Add0~21_sumout $end
$var wire 1 C- Audio0|u3|Add0~22 $end
$var wire 1 D- Audio0|u3|Add0~5_sumout $end
$var wire 1 E- Audio0|u3|Add0~6 $end
$var wire 1 F- Audio0|u3|Add0~9_sumout $end
$var wire 1 G- Audio0|u3|Add0~10 $end
$var wire 1 H- Audio0|u3|Add0~1_sumout $end
$var wire 1 I- Audio0|u3|LessThan0~0_combout $end
$var wire 1 J- Audio0|u3|LessThan0~1_combout $end
$var wire 1 K- Audio0|u3|Add0~2 $end
$var wire 1 L- Audio0|u3|Add0~41_sumout $end
$var wire 1 M- Audio0|u3|Add0~42 $end
$var wire 1 N- Audio0|u3|Add0~45_sumout $end
$var wire 1 O- Audio0|u3|Add0~46 $end
$var wire 1 P- Audio0|u3|Add0~49_sumout $end
$var wire 1 Q- Audio0|u3|Add0~50 $end
$var wire 1 R- Audio0|u3|Add0~53_sumout $end
$var wire 1 S- Audio0|u3|LessThan0~2_combout $end
$var wire 1 T- Audio0|u3|LessThan0~3_combout $end
$var wire 1 U- Audio0|u3|mI2C_CTRL_CLK~0_combout $end
$var wire 1 V- Audio0|u3|mI2C_CTRL_CLK~q $end
$var wire 1 W- Audio0|u3|u0|Mux0~0_combout $end
$var wire 1 X- Audio0|u3|u0|SD_COUNTER[1]~5_combout $end
$var wire 1 Y- Audio0|u3|u0|Add0~3_combout $end
$var wire 1 Z- Audio0|u3|u0|SD_COUNTER[2]~4_combout $end
$var wire 1 [- Audio0|u3|u0|Add0~1_combout $end
$var wire 1 \- Audio0|u3|u0|SD_COUNTER[4]~2_combout $end
$var wire 1 ]- Audio0|u3|u0|SD_COUNTER[1]~0_combout $end
$var wire 1 ^- Audio0|u3|u0|Add0~2_combout $end
$var wire 1 _- Audio0|u3|u0|SD_COUNTER[3]~3_combout $end
$var wire 1 `- Audio0|u3|u0|SD_COUNTER[0]~6_combout $end
$var wire 1 a- Audio0|u3|u0|Selector0~0_combout $end
$var wire 1 b- Audio0|u3|u0|END~0_combout $end
$var wire 1 c- Audio0|u3|u0|END~q $end
$var wire 1 d- FPGA_I2C_SDAT~input_o $end
$var wire 1 e- Audio0|u3|u0|Selector4~0_combout $end
$var wire 1 f- Audio0|u3|u0|ACK1~0_combout $end
$var wire 1 g- Audio0|u3|u0|ACK1~1_combout $end
$var wire 1 h- Audio0|u3|u0|ACK1~q $end
$var wire 1 i- Audio0|u3|u0|ACK2~1_combout $end
$var wire 1 j- Audio0|u3|u0|ACK2~2_combout $end
$var wire 1 k- Audio0|u3|u0|ACK2~0_combout $end
$var wire 1 l- Audio0|u3|u0|ACK2~q $end
$var wire 1 m- Audio0|u3|u0|ACK3~1_combout $end
$var wire 1 n- Audio0|u3|u0|ACK3~0_combout $end
$var wire 1 o- Audio0|u3|u0|SD[22]~0_combout $end
$var wire 1 p- Audio0|u3|u0|ACK3~2_combout $end
$var wire 1 q- Audio0|u3|u0|ACK3~3_combout $end
$var wire 1 r- Audio0|u3|u0|ACK3~q $end
$var wire 1 s- Audio0|u3|mSetup_ST~12_combout $end
$var wire 1 t- Audio0|u3|LUT_INDEX[0]~6_combout $end
$var wire 1 u- Audio0|u3|LUT_INDEX[1]~5_combout $end
$var wire 1 v- Audio0|u3|LUT_INDEX[2]~4_combout $end
$var wire 1 w- Audio0|u3|LUT_INDEX[3]~3_combout $end
$var wire 1 x- Audio0|u3|LUT_INDEX[2]~0_combout $end
$var wire 1 y- Audio0|u3|LUT_INDEX[4]~2_combout $end
$var wire 1 z- Audio0|u3|LUT_INDEX[5]~1_combout $end
$var wire 1 {- Audio0|u3|LessThan1~0_combout $end
$var wire 1 |- Audio0|u3|mSetup_ST.0010~q $end
$var wire 1 }- Audio0|u3|Selector1~0_combout $end
$var wire 1 ~- Audio0|u3|mSetup_ST.0000~q $end
$var wire 1 !. Audio0|u3|Selector2~0_combout $end
$var wire 1 ". Audio0|u3|mSetup_ST.0001~q $end
$var wire 1 #. Audio0|u3|Selector0~0_combout $end
$var wire 1 $. Audio0|u3|mI2C_GO~q $end
$var wire 1 %. Audio0|u3|u0|Add0~0_combout $end
$var wire 1 &. Audio0|u3|u0|SD_COUNTER[5]~1_combout $end
$var wire 1 '. Audio0|u3|u0|Selector0~1_combout $end
$var wire 1 (. Audio0|u3|LessThan2~0_combout $end
$var wire 1 ). Audio0|u3|mI2C_DATA[22]~0_combout $end
$var wire 1 *. Audio0|u3|u0|SD[22]~1_combout $end
$var wire 1 +. Audio0|u3|u0|Mux0~2_combout $end
$var wire 1 ,. Audio0|u3|mI2C_DATA[22]~1_combout $end
$var wire 1 -. Audio0|u3|Ram0~15_combout $end
$var wire 1 .. Audio0|u3|Ram0~14_combout $end
$var wire 1 /. Audio0|u3|u0|Mux0~3_combout $end
$var wire 1 0. Audio0|u3|Ram0~0_combout $end
$var wire 1 1. Audio0|u3|Ram0~1_combout $end
$var wire 1 2. Audio0|u3|Ram0~2_combout $end
$var wire 1 3. Audio0|u3|Ram0~3_combout $end
$var wire 1 4. Audio0|u3|u0|Mux0~4_combout $end
$var wire 1 5. Audio0|u3|Ram0~4_combout $end
$var wire 1 6. Audio0|u3|Ram0~5_combout $end
$var wire 1 7. Audio0|u3|u0|Mux0~5_combout $end
$var wire 1 8. Audio0|u3|u0|Mux0~6_combout $end
$var wire 1 9. Audio0|u3|u0|Mux0~1_combout $end
$var wire 1 :. Audio0|u3|Ram0~6_combout $end
$var wire 1 ;. Audio0|u3|Ram0~7_combout $end
$var wire 1 <. Audio0|u3|u0|Mux0~7_combout $end
$var wire 1 =. Audio0|u3|Ram0~8_combout $end
$var wire 1 >. Audio0|u3|Ram0~9_combout $end
$var wire 1 ?. Audio0|u3|Ram0~10_combout $end
$var wire 1 @. Audio0|u3|Ram0~11_combout $end
$var wire 1 A. Audio0|u3|u0|Mux0~8_combout $end
$var wire 1 B. Audio0|u3|Ram0~12_combout $end
$var wire 1 C. Audio0|u3|Ram0~13_combout $end
$var wire 1 D. Audio0|u3|u0|Mux0~9_combout $end
$var wire 1 E. Audio0|u3|u0|Mux0~10_combout $end
$var wire 1 F. Audio0|u3|u0|SDO~0_combout $end
$var wire 1 G. Audio0|u3|u0|SDO~q $end
$var wire 1 H. PS2_CLK~input_o $end
$var wire 1 I. Mouse0|mouse1|CONT_1|ps2_clk_reg~0_combout $end
$var wire 1 J. Mouse0|mouse1|CONT_1|ps2_clk_reg~q $end
$var wire 1 K. Mouse0|mouse1|CONT_1|last_ps2_clk~0_combout $end
$var wire 1 L. Mouse0|mouse1|CONT_1|last_ps2_clk~q $end
$var wire 1 M. Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~3_combout $end
$var wire 1 N. Mouse0|mouse1|CONT_1|PS2_Data_In|data_count[0]~1_combout $end
$var wire 1 O. Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~4_combout $end
$var wire 1 P. Mouse0|mouse1|CONT_1|PS2_Data_In|Add0~1_combout $end
$var wire 1 Q. Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~2_combout $end
$var wire 1 R. Mouse0|mouse1|CONT_1|PS2_Data_In|Add0~0_combout $end
$var wire 1 S. Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~0_combout $end
$var wire 1 T. Mouse0|mouse1|CONT_1|PS2_Data_In|always1~0_combout $end
$var wire 1 U. PS2_DAT~input_o $end
$var wire 1 V. Mouse0|mouse1|CONT_1|ps2_data_reg~0_combout $end
$var wire 1 W. Mouse0|mouse1|CONT_1|ps2_data_reg~q $end
$var wire 1 X. Mouse0|mouse1|CONT_1|PS2_Data_In|always1~1_combout $end
$var wire 1 Y. Mouse0|mouse1|send_command~combout $end
$var wire 1 Z. Mouse0|mouse1|CONT_1|Add0~21_sumout $end
$var wire 1 [. Mouse0|mouse1|CONT_1|Add0~2 $end
$var wire 1 \. Mouse0|mouse1|CONT_1|Add0~25_sumout $end
$var wire 1 ]. Mouse0|mouse1|CONT_1|Add0~6 $end
$var wire 1 ^. Mouse0|mouse1|CONT_1|Add0~17_sumout $end
$var wire 1 _. Mouse0|mouse1|CONT_1|Add0~18 $end
$var wire 1 `. Mouse0|mouse1|CONT_1|Add0~13_sumout $end
$var wire 1 a. Mouse0|mouse1|CONT_1|Add0~14 $end
$var wire 1 b. Mouse0|mouse1|CONT_1|Add0~29_sumout $end
$var wire 1 c. Mouse0|mouse1|CONT_1|Equal0~0_combout $end
$var wire 1 d. Mouse0|mouse1|CONT_1|idle_counter[6]~1_combout $end
$var wire 1 e. Mouse0|mouse1|CONT_1|Add0~26 $end
$var wire 1 f. Mouse0|mouse1|CONT_1|Add0~5_sumout $end
$var wire 1 g. Mouse0|mouse1|CONT_1|idle_counter[6]~0_combout $end
$var wire 1 h. Mouse0|mouse1|CONT_1|Add0~22 $end
$var wire 1 i. Mouse0|mouse1|CONT_1|Add0~9_sumout $end
$var wire 1 j. Mouse0|mouse1|CONT_1|Add0~10 $end
$var wire 1 k. Mouse0|mouse1|CONT_1|Add0~1_sumout $end
$var wire 1 l. Mouse0|mouse1|CONT_1|Equal0~1_combout $end
$var wire 1 m. Mouse0|mouse1|CONT_1|Selector1~0_combout $end
$var wire 1 n. Mouse0|mouse1|CONT_1|Selector1~1_combout $end
$var wire 1 o. Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q $end
$var wire 1 p. Mouse0|mouse1|CONT_1|Selector4~0_combout $end
$var wire 1 q. Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q $end
$var wire 1 r. Mouse0|mouse1|CONT_1|s_ps2_transceiver~9_combout $end
$var wire 1 s. Mouse0|mouse1|CONT_1|s_ps2_transceiver~10_combout $end
$var wire 1 t. Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_0_IDLE~q $end
$var wire 1 u. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~49_sumout $end
$var wire 1 v. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~13_sumout $end
$var wire 1 w. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal2~0_combout $end
$var wire 1 x. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal2~1_combout $end
$var wire 1 y. Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter[4]~0_combout $end
$var wire 1 z. Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter[4]~1_combout $end
$var wire 1 {. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~14 $end
$var wire 1 |. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~17_sumout $end
$var wire 1 }. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~18 $end
$var wire 1 ~. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~21_sumout $end
$var wire 1 !/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~22 $end
$var wire 1 "/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~9_sumout $end
$var wire 1 #/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~10 $end
$var wire 1 $/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~25_sumout $end
$var wire 1 %/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~26 $end
$var wire 1 &/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~29_sumout $end
$var wire 1 '/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~30 $end
$var wire 1 (/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~33_sumout $end
$var wire 1 )/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~34 $end
$var wire 1 */ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~37_sumout $end
$var wire 1 +/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~38 $end
$var wire 1 ,/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~41_sumout $end
$var wire 1 -/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~42 $end
$var wire 1 ./ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~45_sumout $end
$var wire 1 // Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~46 $end
$var wire 1 0/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~49_sumout $end
$var wire 1 1/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~50 $end
$var wire 1 2/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~5_sumout $end
$var wire 1 3/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~6 $end
$var wire 1 4/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~1_sumout $end
$var wire 1 5/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal2~2_combout $end
$var wire 1 6/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~53_sumout $end
$var wire 1 7/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~2 $end
$var wire 1 8/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~5_sumout $end
$var wire 1 9/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~0_combout $end
$var wire 1 :/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~6 $end
$var wire 1 ;/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~49_sumout $end
$var wire 1 </ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~50 $end
$var wire 1 =/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~41_sumout $end
$var wire 1 >/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~1_combout $end
$var wire 1 ?/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~2_combout $end
$var wire 1 @/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~3_combout $end
$var wire 1 A/ Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter[20]~1_combout $end
$var wire 1 B/ Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter[20]~0_combout $end
$var wire 1 C/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~54 $end
$var wire 1 D/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~57_sumout $end
$var wire 1 E/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~58 $end
$var wire 1 F/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~9_sumout $end
$var wire 1 G/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~10 $end
$var wire 1 H/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~61_sumout $end
$var wire 1 I/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~62 $end
$var wire 1 J/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~65_sumout $end
$var wire 1 K/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~66 $end
$var wire 1 L/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~69_sumout $end
$var wire 1 M/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~70 $end
$var wire 1 N/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~73_sumout $end
$var wire 1 O/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~74 $end
$var wire 1 P/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~77_sumout $end
$var wire 1 Q/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~78 $end
$var wire 1 R/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~13_sumout $end
$var wire 1 S/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~14 $end
$var wire 1 T/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~21_sumout $end
$var wire 1 U/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~22 $end
$var wire 1 V/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~25_sumout $end
$var wire 1 W/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~26 $end
$var wire 1 X/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~29_sumout $end
$var wire 1 Y/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~30 $end
$var wire 1 Z/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~33_sumout $end
$var wire 1 [/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~34 $end
$var wire 1 \/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~37_sumout $end
$var wire 1 ]/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~38 $end
$var wire 1 ^/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~45_sumout $end
$var wire 1 _/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~46 $end
$var wire 1 `/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~17_sumout $end
$var wire 1 a/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~18 $end
$var wire 1 b/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~1_sumout $end
$var wire 1 c/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~4_combout $end
$var wire 1 d/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector2~0_combout $end
$var wire 1 e/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q $end
$var wire 1 f/ Mouse0|mouse1|CONT_1|ps2_clk_negedge~combout $end
$var wire 1 g/ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~3_combout $end
$var wire 1 h/ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit[2]~1_combout $end
$var wire 1 i/ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~2_combout $end
$var wire 1 j/ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~0_combout $end
$var wire 1 k/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add3~0_combout $end
$var wire 1 l/ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~4_combout $end
$var wire 1 m/ Mouse0|mouse1|CONT_1|PS2_Command_Out|always1~0_combout $end
$var wire 1 n/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector3~0_combout $end
$var wire 1 o/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q $end
$var wire 1 p/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector4~0_combout $end
$var wire 1 q/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q $end
$var wire 1 r/ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter[9]~0_combout $end
$var wire 1 s/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~2 $end
$var wire 1 t/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~37_sumout $end
$var wire 1 u/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~38 $end
$var wire 1 v/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~33_sumout $end
$var wire 1 w/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~34 $end
$var wire 1 x/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~29_sumout $end
$var wire 1 y/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~30 $end
$var wire 1 z/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~25_sumout $end
$var wire 1 {/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~26 $end
$var wire 1 |/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~5_sumout $end
$var wire 1 }/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~6 $end
$var wire 1 ~/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~53_sumout $end
$var wire 1 !0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~54 $end
$var wire 1 "0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~57_sumout $end
$var wire 1 #0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~58 $end
$var wire 1 $0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~13_sumout $end
$var wire 1 %0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~14 $end
$var wire 1 &0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~17_sumout $end
$var wire 1 '0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~18 $end
$var wire 1 (0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~21_sumout $end
$var wire 1 )0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~22 $end
$var wire 1 *0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~41_sumout $end
$var wire 1 +0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~42 $end
$var wire 1 ,0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~9_sumout $end
$var wire 1 -0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~0_combout $end
$var wire 1 .0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~1_combout $end
$var wire 1 /0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~2_combout $end
$var wire 1 00 Mouse0|mouse1|CONT_1|PS2_Command_Out|always5~0_combout $end
$var wire 1 10 Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter[9]~1_combout $end
$var wire 1 20 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~50 $end
$var wire 1 30 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~61_sumout $end
$var wire 1 40 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~62 $end
$var wire 1 50 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~65_sumout $end
$var wire 1 60 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~66 $end
$var wire 1 70 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~45_sumout $end
$var wire 1 80 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~46 $end
$var wire 1 90 Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~1_sumout $end
$var wire 1 :0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~3_combout $end
$var wire 1 ;0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector5~0_combout $end
$var wire 1 <0 Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q $end
$var wire 1 =0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector6~0_combout $end
$var wire 1 >0 Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q $end
$var wire 1 ?0 Mouse0|mouse1|CONT_1|PS2_Command_Out|command_was_sent~0_combout $end
$var wire 1 @0 Mouse0|mouse1|CONT_1|PS2_Command_Out|command_was_sent~q $end
$var wire 1 A0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector2~1_combout $end
$var wire 1 B0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector7~0_combout $end
$var wire 1 C0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector7~1_combout $end
$var wire 1 D0 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector7~2_combout $end
$var wire 1 E0 Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q $end
$var wire 1 F0 Mouse0|mouse1|CONT_1|PS2_Command_Out|error_communication_timed_out~0_combout $end
$var wire 1 G0 Mouse0|mouse1|CONT_1|PS2_Command_Out|error_communication_timed_out~q $end
$var wire 1 H0 Mouse0|mouse1|CONT_1|Selector2~0_combout $end
$var wire 1 I0 Mouse0|mouse1|CONT_1|Selector2~1_combout $end
$var wire 1 J0 Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q $end
$var wire 1 K0 Mouse0|mouse1|CONT_1|Selector3~0_combout $end
$var wire 1 L0 Mouse0|mouse1|CONT_1|Selector3~1_combout $end
$var wire 1 M0 Mouse0|mouse1|CONT_1|Selector3~2_combout $end
$var wire 1 N0 Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q $end
$var wire 1 O0 Mouse0|mouse1|CONT_1|PS2_Data_In|Selector0~0_combout $end
$var wire 1 P0 Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver~9_combout $end
$var wire 1 Q0 Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q $end
$var wire 1 R0 Mouse0|mouse1|CONT_1|PS2_Data_In|Selector1~0_combout $end
$var wire 1 S0 Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q $end
$var wire 1 T0 Mouse0|mouse1|CONT_1|PS2_Data_In|Selector2~0_combout $end
$var wire 1 U0 Mouse0|mouse1|CONT_1|PS2_Data_In|Selector2~1_combout $end
$var wire 1 V0 Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q $end
$var wire 1 W0 Mouse0|mouse1|CONT_1|PS2_Data_In|Selector3~0_combout $end
$var wire 1 X0 Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q $end
$var wire 1 Y0 Mouse0|mouse1|CONT_1|PS2_Data_In|Selector4~0_combout $end
$var wire 1 Z0 Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q $end
$var wire 1 [0 Mouse0|mouse1|CONT_1|PS2_Data_In|always5~0_combout $end
$var wire 1 \0 Mouse0|mouse1|CONT_1|PS2_Data_In|received_data_en~q $end
$var wire 1 ]0 Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg[6]~0_combout $end
$var wire 1 ^0 Mouse0|mouse1|CONT_1|PS2_Data_In|received_data[1]~0_combout $end
$var wire 1 _0 Mouse0|mouse1|received_data_history_raw[0][5]~q $end
$var wire 1 `0 Mouse0|mouse1|received_data_history_raw[0][3]~q $end
$var wire 1 a0 Mouse0|mouse1|received_data_history_raw[1][3]~q $end
$var wire 1 b0 Mouse0|mouse1|received_data_history_raw[0][4]~q $end
$var wire 1 c0 Mouse0|mouse1|received_data_history_raw[1][4]~q $end
$var wire 1 d0 Mouse0|mouse1|received_data_history_raw[1][5]~q $end
$var wire 1 e0 Mouse0|mouse1|received_data_history_raw[0][6]~q $end
$var wire 1 f0 Mouse0|mouse1|received_data_history_raw[1][6]~q $end
$var wire 1 g0 Mouse0|mouse1|received_data_history_raw[0][7]~q $end
$var wire 1 h0 Mouse0|mouse1|received_data_history_raw[1][7]~q $end
$var wire 1 i0 Mouse0|mouse1|always1~0_combout $end
$var wire 1 j0 Mouse0|mouse1|received_data_history_raw[0][0]~q $end
$var wire 1 k0 Mouse0|mouse1|received_data_history_raw[0][1]~q $end
$var wire 1 l0 Mouse0|mouse1|received_data_history_raw[0][2]~q $end
$var wire 1 m0 Mouse0|mouse1|always1~1_combout $end
$var wire 1 n0 Mouse0|mouse1|received_data_history_raw[1][0]~q $end
$var wire 1 o0 Mouse0|mouse1|received_data_history_raw[1][1]~q $end
$var wire 1 p0 Mouse0|mouse1|received_data_history_raw[1][2]~q $end
$var wire 1 q0 Mouse0|mouse1|always1~2_combout $end
$var wire 1 r0 Mouse0|mouse1|set_command_auto_trigger~0_combout $end
$var wire 1 s0 Mouse0|mouse1|set_command_auto_trigger~q $end
$var wire 1 t0 Mouse0|mouse1|Add0~105_sumout $end
$var wire 1 u0 Mouse0|mouse1|Add0~106 $end
$var wire 1 v0 Mouse0|mouse1|Add0~109_sumout $end
$var wire 1 w0 Mouse0|mouse1|Add0~110 $end
$var wire 1 x0 Mouse0|mouse1|Add0~113_sumout $end
$var wire 1 y0 Mouse0|mouse1|Add0~114 $end
$var wire 1 z0 Mouse0|mouse1|Add0~117_sumout $end
$var wire 1 {0 Mouse0|mouse1|Add0~118 $end
$var wire 1 |0 Mouse0|mouse1|Add0~121_sumout $end
$var wire 1 }0 Mouse0|mouse1|Add0~122 $end
$var wire 1 ~0 Mouse0|mouse1|Add0~125_sumout $end
$var wire 1 !1 Mouse0|mouse1|Add0~126 $end
$var wire 1 "1 Mouse0|mouse1|Add0~49_sumout $end
$var wire 1 #1 Mouse0|mouse1|Add0~50 $end
$var wire 1 $1 Mouse0|mouse1|Add0~53_sumout $end
$var wire 1 %1 Mouse0|mouse1|Add0~54 $end
$var wire 1 &1 Mouse0|mouse1|Add0~57_sumout $end
$var wire 1 '1 Mouse0|mouse1|Add0~58 $end
$var wire 1 (1 Mouse0|mouse1|Add0~61_sumout $end
$var wire 1 )1 Mouse0|mouse1|Add0~62 $end
$var wire 1 *1 Mouse0|mouse1|Add0~29_sumout $end
$var wire 1 +1 Mouse0|mouse1|Add0~30 $end
$var wire 1 ,1 Mouse0|mouse1|Add0~85_sumout $end
$var wire 1 -1 Mouse0|mouse1|Add0~86 $end
$var wire 1 .1 Mouse0|mouse1|Add0~89_sumout $end
$var wire 1 /1 Mouse0|mouse1|Add0~90 $end
$var wire 1 01 Mouse0|mouse1|Add0~93_sumout $end
$var wire 1 11 Mouse0|mouse1|Add0~94 $end
$var wire 1 21 Mouse0|mouse1|Add0~97_sumout $end
$var wire 1 31 Mouse0|mouse1|Add0~98 $end
$var wire 1 41 Mouse0|mouse1|Add0~33_sumout $end
$var wire 1 51 Mouse0|mouse1|Add0~34 $end
$var wire 1 61 Mouse0|mouse1|Add0~101_sumout $end
$var wire 1 71 Mouse0|mouse1|Add0~102 $end
$var wire 1 81 Mouse0|mouse1|Add0~37_sumout $end
$var wire 1 91 Mouse0|mouse1|Add0~38 $end
$var wire 1 :1 Mouse0|mouse1|Add0~41_sumout $end
$var wire 1 ;1 Mouse0|mouse1|Add0~42 $end
$var wire 1 <1 Mouse0|mouse1|Add0~45_sumout $end
$var wire 1 =1 Mouse0|mouse1|Add0~46 $end
$var wire 1 >1 Mouse0|mouse1|Add0~9_sumout $end
$var wire 1 ?1 Mouse0|mouse1|Add0~10 $end
$var wire 1 @1 Mouse0|mouse1|Add0~65_sumout $end
$var wire 1 A1 Mouse0|mouse1|Add0~66 $end
$var wire 1 B1 Mouse0|mouse1|Add0~69_sumout $end
$var wire 1 C1 Mouse0|mouse1|Add0~70 $end
$var wire 1 D1 Mouse0|mouse1|Add0~73_sumout $end
$var wire 1 E1 Mouse0|mouse1|Add0~74 $end
$var wire 1 F1 Mouse0|mouse1|Add0~77_sumout $end
$var wire 1 G1 Mouse0|mouse1|Add0~78 $end
$var wire 1 H1 Mouse0|mouse1|Add0~13_sumout $end
$var wire 1 I1 Mouse0|mouse1|Add0~14 $end
$var wire 1 J1 Mouse0|mouse1|Add0~81_sumout $end
$var wire 1 K1 Mouse0|mouse1|Add0~82 $end
$var wire 1 L1 Mouse0|mouse1|Add0~17_sumout $end
$var wire 1 M1 Mouse0|mouse1|Add0~18 $end
$var wire 1 N1 Mouse0|mouse1|Add0~21_sumout $end
$var wire 1 O1 Mouse0|mouse1|Add0~22 $end
$var wire 1 P1 Mouse0|mouse1|Add0~25_sumout $end
$var wire 1 Q1 Mouse0|mouse1|Add0~26 $end
$var wire 1 R1 Mouse0|mouse1|Add0~2 $end
$var wire 1 S1 Mouse0|mouse1|Add0~5_sumout $end
$var wire 1 T1 Mouse0|mouse1|Equal3~6_combout $end
$var wire 1 U1 Mouse0|mouse1|Equal3~7_combout $end
$var wire 1 V1 Mouse0|mouse1|Equal3~8_combout $end
$var wire 1 W1 Mouse0|mouse1|Equal3~3_combout $end
$var wire 1 X1 Mouse0|mouse1|Equal3~4_combout $end
$var wire 1 Y1 Mouse0|mouse1|Equal3~5_combout $end
$var wire 1 Z1 Mouse0|mouse1|Equal3~9_combout $end
$var wire 1 [1 Mouse0|mouse1|Add0~1_sumout $end
$var wire 1 \1 Mouse0|mouse1|Equal3~0_combout $end
$var wire 1 ]1 Mouse0|mouse1|Equal3~1_combout $end
$var wire 1 ^1 Mouse0|mouse1|Equal3~2_combout $end
$var wire 1 _1 Mouse0|mouse1|reset_command_auto_trigger~0_combout $end
$var wire 1 `1 Mouse0|mouse1|reset_command_auto_trigger~q $end
$var wire 1 a1 Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter~13_combout $end
$var wire 1 b1 Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q $end
$var wire 1 c1 Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector1~0_combout $end
$var wire 1 d1 Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q $end
$var wire 1 e1 Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command~0_combout $end
$var wire 1 f1 Mouse0|mouse1|CONT_1|PS2_Command_Out|PS2_DAT~1_combout $end
$var wire 1 g1 Mouse0|mouse1|CONT_1|PS2_Command_Out|PS2_DAT~2_combout $end
$var wire 1 h1 Audio0|u5|SEL_Cont[0]~3_combout $end
$var wire 1 i1 Sintetizador0|S1|synth|channelBank|clk64[0]~1_combout $end
$var wire 1 j1 Sintetizador0|S1|synth|channelBank|clk64[1]~0_combout $end
$var wire 1 k1 Sintetizador0|S1|synth|channelBank|channel[0]~3_combout $end
$var wire 1 l1 Sintetizador0|S1|synth|channelBank|channel[1]~2_combout $end
$var wire 1 m1 Sintetizador0|S1|synth|channelBank|channel[2]~1_combout $end
$var wire 1 n1 Sintetizador0|S1|synth|channelBank|channel[3]~0_combout $end
$var wire 1 o1 Sintetizador0|S1|synth|sampleSynthesizer|comb~15_combout $end
$var wire 1 p1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~329 $end
$var wire 1 q1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~330 $end
$var wire 1 r1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~331 $end
$var wire 1 s1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~332 $end
$var wire 1 t1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~333 $end
$var wire 1 u1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~319 $end
$var wire 1 v1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~320 $end
$var wire 1 w1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~321 $end
$var wire 1 x1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~322 $end
$var wire 1 y1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~323 $end
$var wire 1 z1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~324 $end
$var wire 1 {1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~325 $end
$var wire 1 |1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~326 $end
$var wire 1 }1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~327 $end
$var wire 1 ~1 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~328 $end
$var wire 1 !2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~329 $end
$var wire 1 "2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~330 $end
$var wire 1 #2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~331 $end
$var wire 1 $2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~332 $end
$var wire 1 %2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~333 $end
$var wire 1 &2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~129_sumout $end
$var wire 1 '2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~61_combout $end
$var wire 1 (2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~130 $end
$var wire 1 )2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~125_sumout $end
$var wire 1 *2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~60_combout $end
$var wire 1 +2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~126 $end
$var wire 1 ,2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~121_sumout $end
$var wire 1 -2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~59_combout $end
$var wire 1 .2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~122 $end
$var wire 1 /2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~117_sumout $end
$var wire 1 02 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~58_combout $end
$var wire 1 12 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~118 $end
$var wire 1 22 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~113_sumout $end
$var wire 1 32 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~57_combout $end
$var wire 1 42 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~114 $end
$var wire 1 52 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~109_sumout $end
$var wire 1 62 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~56_combout $end
$var wire 1 72 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~110 $end
$var wire 1 82 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~105_sumout $end
$var wire 1 92 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~55_combout $end
$var wire 1 :2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~106 $end
$var wire 1 ;2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~101_sumout $end
$var wire 1 <2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~54_combout $end
$var wire 1 =2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~102 $end
$var wire 1 >2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~97_sumout $end
$var wire 1 ?2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~52_combout $end
$var wire 1 @2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~98 $end
$var wire 1 A2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~93_sumout $end
$var wire 1 B2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~50_combout $end
$var wire 1 C2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~94 $end
$var wire 1 D2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~89_sumout $end
$var wire 1 E2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~48_combout $end
$var wire 1 F2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~90 $end
$var wire 1 G2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~85_sumout $end
$var wire 1 H2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~46_combout $end
$var wire 1 I2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~86 $end
$var wire 1 J2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~81_sumout $end
$var wire 1 K2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~44_combout $end
$var wire 1 L2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~82 $end
$var wire 1 M2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~77_sumout $end
$var wire 1 N2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~42_combout $end
$var wire 1 O2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~78 $end
$var wire 1 P2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~73_sumout $end
$var wire 1 Q2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~40_combout $end
$var wire 1 R2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~74 $end
$var wire 1 S2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~69_sumout $end
$var wire 1 T2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~38_combout $end
$var wire 1 U2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~70 $end
$var wire 1 V2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~9_sumout $end
$var wire 1 W2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~22_combout $end
$var wire 1 X2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~10 $end
$var wire 1 Y2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~13_sumout $end
$var wire 1 Z2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~24_combout $end
$var wire 1 [2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~14 $end
$var wire 1 \2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~65_sumout $end
$var wire 1 ]2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~37_combout $end
$var wire 1 ^2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~66 $end
$var wire 1 _2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~61_sumout $end
$var wire 1 `2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~36_combout $end
$var wire 1 a2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~62 $end
$var wire 1 b2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~53_sumout $end
$var wire 1 c2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~34_combout $end
$var wire 1 d2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~54 $end
$var wire 1 e2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~57_sumout $end
$var wire 1 f2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~35_combout $end
$var wire 1 g2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~58 $end
$var wire 1 h2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~45_sumout $end
$var wire 1 i2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~32_combout $end
$var wire 1 j2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~46 $end
$var wire 1 k2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~49_sumout $end
$var wire 1 l2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~33_combout $end
$var wire 1 m2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~50 $end
$var wire 1 n2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~37_sumout $end
$var wire 1 o2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~30_combout $end
$var wire 1 p2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~38 $end
$var wire 1 q2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~41_sumout $end
$var wire 1 r2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~31_combout $end
$var wire 1 s2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~42 $end
$var wire 1 t2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~29_sumout $end
$var wire 1 u2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~28_combout $end
$var wire 1 v2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~30 $end
$var wire 1 w2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~33_sumout $end
$var wire 1 x2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~29_combout $end
$var wire 1 y2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~34 $end
$var wire 1 z2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~21_sumout $end
$var wire 1 {2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~26_combout $end
$var wire 1 |2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~22 $end
$var wire 1 }2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~26 $end
$var wire 1 ~2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~17_sumout $end
$var wire 1 !3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~25_combout $end
$var wire 1 "3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~18 $end
$var wire 1 #3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~5_sumout $end
$var wire 1 $3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~25_sumout $end
$var wire 1 %3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~27_combout $end
$var wire 1 &3 Sintetizador0|S1|synth|channelData[7].filter.z2[29]~_wirecell_combout $end
$var wire 1 '3 Sintetizador0|S1|synth|noteData[7].pitch[0]~q $end
$var wire 1 (3 Sintetizador0|SSC1|Add6~17_sumout $end
$var wire 1 )3 KEY[3]~input_o $end
$var wire 1 *3 CLOCK0|CLKManual~0_combout $end
$var wire 1 +3 CLOCK0|CLKManual~q $end
$var wire 1 ,3 SW[0]~input_o $end
$var wire 1 -3 SW[1]~input_o $end
$var wire 1 .3 SW[2]~input_o $end
$var wire 1 /3 CLOCK0|Add2~53_sumout $end
$var wire 1 03 CLOCK0|Add2~2 $end
$var wire 1 13 CLOCK0|Add2~5_sumout $end
$var wire 1 23 SW[3]~input_o $end
$var wire 1 33 SW[4]~input_o $end
$var wire 1 43 CLOCK0|Add1~0_combout $end
$var wire 1 53 CLOCK0|Equal1~1_combout $end
$var wire 1 63 CLOCK0|Equal1~2_combout $end
$var wire 1 73 CLOCK0|Equal1~3_combout $end
$var wire 1 83 CLOCK0|Equal1~4_combout $end
$var wire 1 93 CLOCK0|Equal1~5_combout $end
$var wire 1 :3 CLOCK0|Add1~1_combout $end
$var wire 1 ;3 CLOCK0|Add2~6 $end
$var wire 1 <3 CLOCK0|Add2~93_sumout $end
$var wire 1 =3 CLOCK0|Add2~94 $end
$var wire 1 >3 CLOCK0|Add2~97_sumout $end
$var wire 1 ?3 CLOCK0|Add2~98 $end
$var wire 1 @3 CLOCK0|Add2~101_sumout $end
$var wire 1 A3 CLOCK0|Equal1~6_combout $end
$var wire 1 B3 CLOCK0|Equal1~7_combout $end
$var wire 1 C3 CLOCK0|Add2~54 $end
$var wire 1 D3 CLOCK0|Add2~13_sumout $end
$var wire 1 E3 CLOCK0|Add2~14 $end
$var wire 1 F3 CLOCK0|Add2~17_sumout $end
$var wire 1 G3 CLOCK0|Add2~18 $end
$var wire 1 H3 CLOCK0|Add2~25_sumout $end
$var wire 1 I3 CLOCK0|Add2~26 $end
$var wire 1 J3 CLOCK0|Add2~33_sumout $end
$var wire 1 K3 CLOCK0|Add2~34 $end
$var wire 1 L3 CLOCK0|Add2~29_sumout $end
$var wire 1 M3 CLOCK0|Add2~30 $end
$var wire 1 N3 CLOCK0|Add2~69_sumout $end
$var wire 1 O3 CLOCK0|Add2~70 $end
$var wire 1 P3 CLOCK0|Add2~49_sumout $end
$var wire 1 Q3 CLOCK0|Add2~50 $end
$var wire 1 R3 CLOCK0|Add2~65_sumout $end
$var wire 1 S3 CLOCK0|Add2~66 $end
$var wire 1 T3 CLOCK0|Add2~41_sumout $end
$var wire 1 U3 CLOCK0|Add2~42 $end
$var wire 1 V3 CLOCK0|Add2~21_sumout $end
$var wire 1 W3 CLOCK0|Add2~22 $end
$var wire 1 X3 CLOCK0|Add2~45_sumout $end
$var wire 1 Y3 CLOCK0|Add2~46 $end
$var wire 1 Z3 CLOCK0|Add2~61_sumout $end
$var wire 1 [3 CLOCK0|Add2~62 $end
$var wire 1 \3 CLOCK0|Add2~9_sumout $end
$var wire 1 ]3 CLOCK0|Add2~10 $end
$var wire 1 ^3 CLOCK0|Add2~57_sumout $end
$var wire 1 _3 CLOCK0|Add2~58 $end
$var wire 1 `3 CLOCK0|Add2~77_sumout $end
$var wire 1 a3 CLOCK0|Add2~78 $end
$var wire 1 b3 CLOCK0|Add2~37_sumout $end
$var wire 1 c3 CLOCK0|Add2~38 $end
$var wire 1 d3 CLOCK0|Add2~73_sumout $end
$var wire 1 e3 CLOCK0|Add2~74 $end
$var wire 1 f3 CLOCK0|Add2~81_sumout $end
$var wire 1 g3 CLOCK0|Add2~82 $end
$var wire 1 h3 CLOCK0|Add2~85_sumout $end
$var wire 1 i3 CLOCK0|Add2~86 $end
$var wire 1 j3 CLOCK0|Add2~89_sumout $end
$var wire 1 k3 CLOCK0|Add2~90 $end
$var wire 1 l3 CLOCK0|Add2~1_sumout $end
$var wire 1 m3 CLOCK0|Equal1~0_combout $end
$var wire 1 n3 CLOCK0|CLKAutoSlow~0_combout $end
$var wire 1 o3 CLOCK0|CLKAutoSlow~q $end
$var wire 1 p3 CLOCK0|Add3~21_sumout $end
$var wire 1 q3 CLOCK0|Add3~22 $end
$var wire 1 r3 CLOCK0|Add3~25_sumout $end
$var wire 1 s3 CLOCK0|Add3~26 $end
$var wire 1 t3 CLOCK0|Add3~29_sumout $end
$var wire 1 u3 CLOCK0|Add3~30 $end
$var wire 1 v3 CLOCK0|Add3~1_sumout $end
$var wire 1 w3 CLOCK0|Equal2~0_combout $end
$var wire 1 x3 CLOCK0|Add3~2 $end
$var wire 1 y3 CLOCK0|Add3~5_sumout $end
$var wire 1 z3 CLOCK0|Equal2~1_combout $end
$var wire 1 {3 CLOCK0|Add3~6 $end
$var wire 1 |3 CLOCK0|Add3~9_sumout $end
$var wire 1 }3 CLOCK0|Equal2~2_combout $end
$var wire 1 ~3 CLOCK0|Add3~10 $end
$var wire 1 !4 CLOCK0|Add3~13_sumout $end
$var wire 1 "4 CLOCK0|Equal2~3_combout $end
$var wire 1 #4 CLOCK0|Add3~14 $end
$var wire 1 $4 CLOCK0|Add3~17_sumout $end
$var wire 1 %4 CLOCK0|Equal2~4_combout $end
$var wire 1 &4 CLOCK0|Equal2~5_combout $end
$var wire 1 '4 CLOCK0|Equal2~6_combout $end
$var wire 1 (4 CLOCK0|CLKAutoFast~0_combout $end
$var wire 1 )4 CLOCK0|CLKAutoFast~q $end
$var wire 1 *4 KEY[1]~input_o $end
$var wire 1 +4 CLOCK0|CLKSelectFast~0_combout $end
$var wire 1 ,4 CLOCK0|CLKSelectFast~q $end
$var wire 1 -4 CLOCK0|CLK~0_combout $end
$var wire 1 .4 KEY[2]~input_o $end
$var wire 1 /4 CLOCK0|CLKSelectAuto~0_combout $end
$var wire 1 04 SW[5]~input_o $end
$var wire 1 14 CLOCK0|Timer10|Add0~109_sumout $end
$var wire 1 24 CLOCK0|Timer10|Add0~2 $end
$var wire 1 34 CLOCK0|Timer10|Add0~5_sumout $end
$var wire 1 44 CLOCK0|Timer10|stop~1_combout $end
$var wire 1 54 CLOCK0|Timer10|Equal0~0_combout $end
$var wire 1 64 CLOCK0|Timer10|Add0~6 $end
$var wire 1 74 CLOCK0|Timer10|Add0~93_sumout $end
$var wire 1 84 CLOCK0|Timer10|Add0~94 $end
$var wire 1 94 CLOCK0|Timer10|Add0~97_sumout $end
$var wire 1 :4 CLOCK0|Timer10|Add0~98 $end
$var wire 1 ;4 CLOCK0|Timer10|Add0~77_sumout $end
$var wire 1 <4 CLOCK0|Timer10|Add0~78 $end
$var wire 1 =4 CLOCK0|Timer10|Add0~53_sumout $end
$var wire 1 >4 CLOCK0|Timer10|Equal0~1_combout $end
$var wire 1 ?4 CLOCK0|Timer10|Add0~54 $end
$var wire 1 @4 CLOCK0|Timer10|Add0~57_sumout $end
$var wire 1 A4 CLOCK0|Timer10|Equal0~2_combout $end
$var wire 1 B4 CLOCK0|Timer10|Equal0~3_combout $end
$var wire 1 C4 CLOCK0|Timer10|Equal0~4_combout $end
$var wire 1 D4 CLOCK0|Timer10|Equal0~5_combout $end
$var wire 1 E4 CLOCK0|Timer10|contador[4]~0_combout $end
$var wire 1 F4 CLOCK0|Timer10|Add0~110 $end
$var wire 1 G4 CLOCK0|Timer10|Add0~105_sumout $end
$var wire 1 H4 CLOCK0|Timer10|Add0~106 $end
$var wire 1 I4 CLOCK0|Timer10|Add0~101_sumout $end
$var wire 1 J4 CLOCK0|Timer10|Add0~102 $end
$var wire 1 K4 CLOCK0|Timer10|Add0~113_sumout $end
$var wire 1 L4 CLOCK0|Timer10|Add0~114 $end
$var wire 1 M4 CLOCK0|Timer10|Add0~89_sumout $end
$var wire 1 N4 CLOCK0|Timer10|Add0~90 $end
$var wire 1 O4 CLOCK0|Timer10|Add0~121_sumout $end
$var wire 1 P4 CLOCK0|Timer10|Add0~122 $end
$var wire 1 Q4 CLOCK0|Timer10|Add0~61_sumout $end
$var wire 1 R4 CLOCK0|Timer10|Add0~62 $end
$var wire 1 S4 CLOCK0|Timer10|Add0~69_sumout $end
$var wire 1 T4 CLOCK0|Timer10|Add0~70 $end
$var wire 1 U4 CLOCK0|Timer10|Add0~73_sumout $end
$var wire 1 V4 CLOCK0|Timer10|Add0~74 $end
$var wire 1 W4 CLOCK0|Timer10|Add0~81_sumout $end
$var wire 1 X4 CLOCK0|Timer10|Add0~82 $end
$var wire 1 Y4 CLOCK0|Timer10|Add0~85_sumout $end
$var wire 1 Z4 CLOCK0|Timer10|Add0~86 $end
$var wire 1 [4 CLOCK0|Timer10|Add0~65_sumout $end
$var wire 1 \4 CLOCK0|Timer10|Add0~66 $end
$var wire 1 ]4 CLOCK0|Timer10|Add0~33_sumout $end
$var wire 1 ^4 CLOCK0|Timer10|Add0~34 $end
$var wire 1 _4 CLOCK0|Timer10|Add0~125_sumout $end
$var wire 1 `4 CLOCK0|Timer10|Add0~126 $end
$var wire 1 a4 CLOCK0|Timer10|Add0~37_sumout $end
$var wire 1 b4 CLOCK0|Timer10|Add0~38 $end
$var wire 1 c4 CLOCK0|Timer10|Add0~41_sumout $end
$var wire 1 d4 CLOCK0|Timer10|Add0~42 $end
$var wire 1 e4 CLOCK0|Timer10|Add0~45_sumout $end
$var wire 1 f4 CLOCK0|Timer10|Add0~46 $end
$var wire 1 g4 CLOCK0|Timer10|Add0~49_sumout $end
$var wire 1 h4 CLOCK0|Timer10|Add0~50 $end
$var wire 1 i4 CLOCK0|Timer10|Add0~117_sumout $end
$var wire 1 j4 CLOCK0|Timer10|Add0~118 $end
$var wire 1 k4 CLOCK0|Timer10|Add0~9_sumout $end
$var wire 1 l4 CLOCK0|Timer10|Add0~10 $end
$var wire 1 m4 CLOCK0|Timer10|Add0~13_sumout $end
$var wire 1 n4 CLOCK0|Timer10|Add0~14 $end
$var wire 1 o4 CLOCK0|Timer10|Add0~17_sumout $end
$var wire 1 p4 CLOCK0|Timer10|Add0~18 $end
$var wire 1 q4 CLOCK0|Timer10|Add0~21_sumout $end
$var wire 1 r4 CLOCK0|Timer10|Add0~22 $end
$var wire 1 s4 CLOCK0|Timer10|Add0~25_sumout $end
$var wire 1 t4 CLOCK0|Timer10|Add0~26 $end
$var wire 1 u4 CLOCK0|Timer10|Add0~29_sumout $end
$var wire 1 v4 CLOCK0|Timer10|Add0~30 $end
$var wire 1 w4 CLOCK0|Timer10|Add0~1_sumout $end
$var wire 1 x4 CLOCK0|Timer10|Equal0~6_combout $end
$var wire 1 y4 CLOCK0|Timer10|stop~0_combout $end
$var wire 1 z4 CLOCK0|Timer10|stop~q $end
$var wire 1 {4 CPU0|Processor|Add0~73_sumout $end
$var wire 1 |4 CPU0|Processor|Add0~74 $end
$var wire 1 }4 CPU0|Processor|Add0~77_sumout $end
$var wire 1 ~4 CPU0|Processor|Add0~78 $end
$var wire 1 !5 CPU0|Processor|Add0~81_sumout $end
$var wire 1 "5 CPU0|Processor|Add0~82 $end
$var wire 1 #5 CPU0|Processor|Add0~85_sumout $end
$var wire 1 $5 CPU0|Processor|Add0~86 $end
$var wire 1 %5 CPU0|Processor|Add0~89_sumout $end
$var wire 1 &5 CPU0|Processor|Add0~90 $end
$var wire 1 '5 CPU0|Processor|Add0~93_sumout $end
$var wire 1 (5 CPU0|Processor|Add0~94 $end
$var wire 1 )5 CPU0|Processor|Add0~97_sumout $end
$var wire 1 *5 CPU0|Processor|Add0~98 $end
$var wire 1 +5 CPU0|Processor|Add0~101_sumout $end
$var wire 1 ,5 CPU0|Processor|Add0~102 $end
$var wire 1 -5 CPU0|Processor|Add0~105_sumout $end
$var wire 1 .5 CPU0|Processor|Add0~106 $end
$var wire 1 /5 CPU0|Processor|Add0~109_sumout $end
$var wire 1 05 CPU0|Processor|Add0~110 $end
$var wire 1 15 CPU0|Processor|Add0~113_sumout $end
$var wire 1 25 CPU0|Processor|Add0~114 $end
$var wire 1 35 CPU0|Processor|Add0~5_sumout $end
$var wire 1 45 CPU0|Processor|Add0~6 $end
$var wire 1 55 CPU0|Processor|Add0~21_sumout $end
$var wire 1 65 CPU0|Processor|Add0~22 $end
$var wire 1 75 CPU0|Processor|Add0~17_sumout $end
$var wire 1 85 CPU0|Processor|Add0~18 $end
$var wire 1 95 CPU0|Processor|Add0~13_sumout $end
$var wire 1 :5 CPU0|Processor|Add0~14 $end
$var wire 1 ;5 CPU0|Processor|Add0~9_sumout $end
$var wire 1 <5 CPU0|Processor|Add0~10 $end
$var wire 1 =5 CPU0|Processor|Add0~69_sumout $end
$var wire 1 >5 CPU0|Processor|Add0~70 $end
$var wire 1 ?5 CPU0|Processor|Add0~65_sumout $end
$var wire 1 @5 CPU0|Processor|Add0~66 $end
$var wire 1 A5 CPU0|Processor|Add0~61_sumout $end
$var wire 1 B5 CPU0|Processor|Add0~62 $end
$var wire 1 C5 CPU0|Processor|Add0~57_sumout $end
$var wire 1 D5 CPU0|Processor|Add0~58 $end
$var wire 1 E5 CPU0|Processor|Add0~117_sumout $end
$var wire 1 F5 SW[6]~input_o $end
$var wire 1 G5 CPU0|Processor|PC[22]~1_combout $end
$var wire 1 H5 CPU0|Processor|PC[22]~3_combout $end
$var wire 1 I5 CPU0|Processor|PC[22]~_emulated_q $end
$var wire 1 J5 CPU0|Processor|PC[22]~2_combout $end
$var wire 1 K5 altera_reserved_tms~input_o $end
$var wire 1 L5 altera_reserved_tck~input_o $end
$var wire 1 M5 altera_reserved_tdi~input_o $end
$var wire 1 N5 altera_internal_jtag~TDIUTAP $end
$var wire 1 O5 altera_internal_jtag~TMSUTAP $end
$var wire 1 P5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout $end
$var wire 1 Q5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout $end
$var wire 1 R5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout $end
$var wire 1 S5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout $end
$var wire 1 T5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout $end
$var wire 1 U5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout $end
$var wire 1 V5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout $end
$var wire 1 W5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout $end
$var wire 1 X5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout $end
$var wire 1 Y5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout $end
$var wire 1 Z5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout $end
$var wire 1 [5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 \5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout $end
$var wire 1 ]5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout $end
$var wire 1 ^5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout $end
$var wire 1 _5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 `5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 a5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 b5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout $end
$var wire 1 c5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout $end
$var wire 1 d5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout $end
$var wire 1 e5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout $end
$var wire 1 f5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout $end
$var wire 1 g5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q $end
$var wire 1 h5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout $end
$var wire 1 i5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q $end
$var wire 1 j5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout $end
$var wire 1 k5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6_combout $end
$var wire 1 l5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout $end
$var wire 1 m5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q $end
$var wire 1 n5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout $end
$var wire 1 o5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout $end
$var wire 1 p5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0_combout $end
$var wire 1 q5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout $end
$var wire 1 r5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~1_combout $end
$var wire 1 s5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout $end
$var wire 1 t5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout $end
$var wire 1 u5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout $end
$var wire 1 v5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout $end
$var wire 1 w5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout $end
$var wire 1 x5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 y5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 z5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout $end
$var wire 1 {5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout $end
$var wire 1 |5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 }5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout $end
$var wire 1 ~5 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout $end
$var wire 1 !6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout $end
$var wire 1 "6 ~QIC_CREATED_GND~I_combout $end
$var wire 1 #6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout $end
$var wire 1 $6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout $end
$var wire 1 %6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout $end
$var wire 1 &6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout $end
$var wire 1 '6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout $end
$var wire 1 (6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout $end
$var wire 1 )6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q $end
$var wire 1 *6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout $end
$var wire 1 +6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout $end
$var wire 1 ,6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q $end
$var wire 1 -6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~13_combout $end
$var wire 1 .6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 /6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout $end
$var wire 1 06 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout $end
$var wire 1 16 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 26 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q $end
$var wire 1 36 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout $end
$var wire 1 46 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout $end
$var wire 1 56 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout $end
$var wire 1 66 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout $end
$var wire 1 76 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout $end
$var wire 1 86 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout $end
$var wire 1 96 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q $end
$var wire 1 :6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q $end
$var wire 1 ;6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q $end
$var wire 1 <6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout $end
$var wire 1 =6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout $end
$var wire 1 >6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout $end
$var wire 1 ?6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 @6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q $end
$var wire 1 A6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q $end
$var wire 1 B6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 C6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q $end
$var wire 1 D6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q $end
$var wire 1 E6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout $end
$var wire 1 F6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 G6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 H6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout $end
$var wire 1 I6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 J6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 K6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 L6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 M6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 N6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 O6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 P6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout $end
$var wire 1 Q6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 R6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 S6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 T6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 U6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 V6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 W6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 X6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 Y6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 Z6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 [6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 \6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 ]6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 ^6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 _6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 `6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 a6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 b6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 c6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 d6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 e6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q $end
$var wire 1 f6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q $end
$var wire 1 g6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 h6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 i6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 j6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~4_combout $end
$var wire 1 k6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q $end
$var wire 1 l6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6_combout $end
$var wire 1 m6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout $end
$var wire 1 n6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q $end
$var wire 1 o6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout $end
$var wire 1 p6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout $end
$var wire 1 q6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q $end
$var wire 1 r6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q $end
$var wire 1 s6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 t6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q $end
$var wire 1 u6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q $end
$var wire 1 v6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 w6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q $end
$var wire 1 x6 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q $end
$var wire 1 y6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~0_combout $end
$var wire 1 z6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 {6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 |6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout $end
$var wire 1 }6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 ~6 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 !7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 "7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 #7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 $7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 %7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 &7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout $end
$var wire 1 '7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 (7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 )7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 *7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 +7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 ,7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 -7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 .7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 /7 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 07 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 17 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 27 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 37 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q $end
$var wire 1 47 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q $end
$var wire 1 57 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 67 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 77 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 87 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~5_combout $end
$var wire 1 97 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q $end
$var wire 1 :7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout $end
$var wire 1 ;7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~9_combout $end
$var wire 1 <7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q $end
$var wire 1 =7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout $end
$var wire 1 >7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout $end
$var wire 1 ?7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q $end
$var wire 1 @7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q $end
$var wire 1 A7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 B7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q $end
$var wire 1 C7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q $end
$var wire 1 D7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 E7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q $end
$var wire 1 F7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q $end
$var wire 1 G7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~0_combout $end
$var wire 1 H7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 I7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 J7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout $end
$var wire 1 K7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 L7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 M7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 N7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 O7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 P7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 Q7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 R7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout $end
$var wire 1 S7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 T7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 U7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 V7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 W7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 X7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 Y7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 Z7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 [7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 \7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 ]7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 ^7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 _7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 `7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 a7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 b7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 c7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 d7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 e7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 f7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 g7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 $end
$var wire 1 h7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout $end
$var wire 1 i7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q $end
$var wire 1 j7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q $end
$var wire 1 k7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 l7 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 m7 ~GND~combout $end
$var wire 1 n7 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 o7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~6_combout $end
$var wire 1 p7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~q $end
$var wire 1 q7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~10_combout $end
$var wire 1 r7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~11_combout $end
$var wire 1 s7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~q $end
$var wire 1 t7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout $end
$var wire 1 u7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout $end
$var wire 1 v7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]~q $end
$var wire 1 w7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]~q $end
$var wire 1 x7 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 y7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]~q $end
$var wire 1 z7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]~q $end
$var wire 1 {7 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 |7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]~q $end
$var wire 1 }7 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]~q $end
$var wire 1 ~7 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~0_combout $end
$var wire 1 !8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 "8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 #8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout $end
$var wire 1 $8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 %8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 &8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 '8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 (8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 )8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 *8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 +8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout $end
$var wire 1 ,8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 -8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 .8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 /8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 08 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 18 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 28 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 38 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 48 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 58 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 68 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 78 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 88 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 98 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 :8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 ;8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 <8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 =8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 >8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 ?8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 @8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4]~q $end
$var wire 1 A8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]~q $end
$var wire 1 B8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 C8 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 D8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout $end
$var wire 1 E8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout $end
$var wire 1 F8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~26_combout $end
$var wire 1 G8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout $end
$var wire 1 H8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 I8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout $end
$var wire 1 J8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q $end
$var wire 1 K8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout $end
$var wire 1 L8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout $end
$var wire 1 M8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q $end
$var wire 1 N8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q $end
$var wire 1 O8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q $end
$var wire 1 P8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout $end
$var wire 1 Q8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout $end
$var wire 1 R8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 S8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q $end
$var wire 1 T8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q $end
$var wire 1 U8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 V8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q $end
$var wire 1 W8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q $end
$var wire 1 X8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout $end
$var wire 1 Y8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 Z8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 [8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout $end
$var wire 1 \8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 ]8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 ^8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 _8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 `8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 a8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 b8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 c8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout $end
$var wire 1 d8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 e8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 f8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 g8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 h8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 i8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 j8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 k8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 l8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 m8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 n8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 o8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 p8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 q8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 r8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 s8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 t8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 u8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 v8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q $end
$var wire 1 w8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q $end
$var wire 1 x8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 y8 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 z8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout $end
$var wire 1 {8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout $end
$var wire 1 |8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout $end
$var wire 1 }8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout $end
$var wire 1 ~8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout $end
$var wire 1 !9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout $end
$var wire 1 "9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout $end
$var wire 1 #9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout $end
$var wire 1 $9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout $end
$var wire 1 %9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout $end
$var wire 1 &9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout $end
$var wire 1 '9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout $end
$var wire 1 (9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout $end
$var wire 1 )9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout $end
$var wire 1 *9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout $end
$var wire 1 +9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout $end
$var wire 1 ,9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~7_combout $end
$var wire 1 -9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]~q $end
$var wire 1 .9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~12_combout $end
$var wire 1 /9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~13_combout $end
$var wire 1 09 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]~q $end
$var wire 1 19 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]~q $end
$var wire 1 29 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]~q $end
$var wire 1 39 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout $end
$var wire 1 49 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout $end
$var wire 1 59 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg[0]~0_combout $end
$var wire 1 69 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~q $end
$var wire 1 79 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~q $end
$var wire 1 89 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]~q $end
$var wire 1 99 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]~q $end
$var wire 1 :9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|process_1~0_combout $end
$var wire 1 ;9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout $end
$var wire 1 <9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout $end
$var wire 1 =9 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 >9 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 ?9 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 @9 MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 A9 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 B9 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 C9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|is_in_use_reg~0_combout $end
$var wire 1 D9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|is_in_use_reg~q $end
$var wire 1 E9 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 F9 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 G9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout $end
$var wire 1 H9 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 I9 MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 J9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout $end
$var wire 1 K9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout $end
$var wire 1 L9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout $end
$var wire 1 M9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout $end
$var wire 1 N9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout $end
$var wire 1 O9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout $end
$var wire 1 P9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout $end
$var wire 1 Q9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout $end
$var wire 1 R9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout $end
$var wire 1 S9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout $end
$var wire 1 T9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout $end
$var wire 1 U9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout $end
$var wire 1 V9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout $end
$var wire 1 W9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout $end
$var wire 1 X9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout $end
$var wire 1 Y9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout $end
$var wire 1 Z9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout $end
$var wire 1 [9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout $end
$var wire 1 \9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout $end
$var wire 1 ]9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout $end
$var wire 1 ^9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 _9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout $end
$var wire 1 `9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout $end
$var wire 1 a9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout $end
$var wire 1 b9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout $end
$var wire 1 c9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout $end
$var wire 1 d9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout $end
$var wire 1 e9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout $end
$var wire 1 f9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout $end
$var wire 1 g9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 h9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout $end
$var wire 1 i9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 j9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 k9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 l9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 m9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout $end
$var wire 1 n9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 o9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 p9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 q9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 r9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 s9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 t9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|bypass_reg_out~0_combout $end
$var wire 1 u9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|bypass_reg_out~q $end
$var wire 1 v9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|process_0~0_combout $end
$var wire 1 w9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|sdr~0_combout $end
$var wire 1 x9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg[18]~0_combout $end
$var wire 1 y9 break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|adapted_tdo~0_combout $end
$var wire 1 z9 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 {9 MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 |9 CPU0|Processor|Add0~118 $end
$var wire 1 }9 CPU0|Processor|Add0~53_sumout $end
$var wire 1 ~9 CPU0|Processor|Add0~54 $end
$var wire 1 !: CPU0|Processor|Add0~49_sumout $end
$var wire 1 ": CPU0|Processor|Add0~50 $end
$var wire 1 #: CPU0|Processor|Add0~45_sumout $end
$var wire 1 $: CPU0|Processor|Add0~46 $end
$var wire 1 %: CPU0|Processor|Add0~41_sumout $end
$var wire 1 &: CPU0|Processor|Add0~42 $end
$var wire 1 ': CPU0|Processor|Add0~37_sumout $end
$var wire 1 (: CPU0|Processor|Add0~38 $end
$var wire 1 ): CPU0|Processor|Add0~33_sumout $end
$var wire 1 *: CPU0|Processor|Add0~34 $end
$var wire 1 +: CPU0|Processor|Add0~29_sumout $end
$var wire 1 ,: CPU0|Processor|Add0~30 $end
$var wire 1 -: CPU0|Processor|Add0~25_sumout $end
$var wire 1 .: CPU0|Processor|Add0~26 $end
$var wire 1 /: CPU0|Processor|Add0~1_sumout $end
$var wire 1 0: MEMCODE|is_sysmem~0_combout $end
$var wire 1 1: MEMCODE|is_sysmem~1_combout $end
$var wire 1 2: MEMCODE|is_sysmem~2_combout $end
$var wire 1 3: MEMCODE|is_sysmem~4_combout $end
$var wire 1 4: MEMCODE|is_usermem~0_combout $end
$var wire 1 5: MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 6: MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 7: MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout $end
$var wire 1 8: MEMCODE|wReadData[14]~22_combout $end
$var wire 1 9: MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 :: MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout $end
$var wire 1 ;: MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 <: MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~1_combout $end
$var wire 1 =: MEMCODE|wReadData[11]~19_combout $end
$var wire 1 >: MEMCODE|wReadData[24]~38_combout $end
$var wire 1 ?: MEMCODE|wReadData[1]~33_combout $end
$var wire 1 @: MEMCODE|wReadData[3]~35_combout $end
$var wire 1 A: MEMCODE|wReadData[4]~36_combout $end
$var wire 1 B: MEMCODE|wReadData[2]~34_combout $end
$var wire 1 C: MEMCODE|wReadData[5]~37_combout $end
$var wire 1 D: CPU0|Processor|Selector29~0_combout $end
$var wire 1 E: MEMCODE|wReadData[6]~39_combout $end
$var wire 1 F: CPU0|Processor|Selector29~3_combout $end
$var wire 1 G: MEMCODE|wReadData[20]~28_combout $end
$var wire 1 H: MEMCODE|wReadData[21]~29_combout $end
$var wire 1 I: MEMCODE|wReadData[22]~30_combout $end
$var wire 1 J: MEMCODE|wReadData[23]~31_combout $end
$var wire 1 K: CPU0|Processor|RegsUNI|Mux35~0_combout $end
$var wire 1 L: CPU0|Processor|Selector27~0_combout $end
$var wire 1 M: MEMCODE|wReadData[9]~17_combout $end
$var wire 1 N: CPU0|Processor|Selector29~2_combout $end
$var wire 1 O: MEMCODE|wReadData[10]~18_combout $end
$var wire 1 P: CPU0|Processor|Selector28~0_combout $end
$var wire 1 Q: CPU0|Processor|CtrUNI|WideOr1~0_combout $end
$var wire 1 R: CPU0|Processor|CtrUNI|WideOr1~1_combout $end
$var wire 1 S: CPU0|Processor|ImmGen|Selector4~1_combout $end
$var wire 1 T: MEMCODE|wReadData[8]~16_combout $end
$var wire 1 U: CPU0|Processor|ImmGen|Selector4~0_combout $end
$var wire 1 V: CPU0|Processor|ImmGen|Selector4~2_combout $end
$var wire 1 W: CPU0|Processor|Selector30~0_combout $end
$var wire 1 X: CPU0|Processor|CtrUNI|Decoder0~1_combout $end
$var wire 1 Y: CPU0|Processor|Selector29~1_combout $end
$var wire 1 Z: MEMCODE|wReadData[7]~40_combout $end
$var wire 1 [: CPU0|Processor|ImmGen|Selector5~0_combout $end
$var wire 1 \: CPU0|Processor|ImmGen|Selector5~1_combout $end
$var wire 1 ]: CPU0|Processor|ALUunit|LessThan0~0_combout $end
$var wire 1 ^: MEMCODE|wReadData[15]~23_combout $end
$var wire 1 _: MEMCODE|wReadData[16]~24_combout $end
$var wire 1 `: MEMCODE|wReadData[17]~25_combout $end
$var wire 1 a: MEMCODE|wReadData[18]~26_combout $end
$var wire 1 b: MEMCODE|wReadData[19]~27_combout $end
$var wire 1 c: CPU0|Processor|RegsUNI|Mux3~0_combout $end
$var wire 1 d: CPU0|Processor|ALUunit|ShiftRight0~0_combout $end
$var wire 1 e: CPU0|Processor|ALUunit|Mux31~0_combout $end
$var wire 1 f: CPU0|Processor|CtrUNI|WideOr7~0_combout $end
$var wire 1 g: MEMCODE|wReadData[30]~41_combout $end
$var wire 1 h: MEMCODE|wReadData[28]~42_combout $end
$var wire 1 i: MEMCODE|wReadData[31]~43_combout $end
$var wire 1 j: MEMCODE|wReadData[29]~44_combout $end
$var wire 1 k: MEMCODE|wReadData[27]~45_combout $end
$var wire 1 l: MEMCODE|wReadData[26]~46_combout $end
$var wire 1 m: MEMCODE|wReadData[25]~47_combout $end
$var wire 1 n: CPU0|Processor|ALUControlunit|Equal0~0_combout $end
$var wire 1 o: CPU0|Processor|ALUControlunit|Mux6~0_combout $end
$var wire 1 p: CPU0|Processor|CtrUNI|Decoder0~2_combout $end
$var wire 1 q: CPU0|Processor|ALUControlunit|Mux6~1_combout $end
$var wire 1 r: CPU0|Processor|ALUControlunit|Mux6~2_combout $end
$var wire 1 s: CPU0|Processor|ALUunit|Mux31~1_combout $end
$var wire 1 t: CPU0|Processor|ALUControlunit|Mux7~0_combout $end
$var wire 1 u: CPU0|Processor|ALUControlunit|Mux7~1_combout $end
$var wire 1 v: CPU0|Processor|Selector31~0_combout $end
$var wire 1 w: CPU0|Processor|ALUunit|Mux31~2_combout $end
$var wire 1 x: CPU0|Processor|ImmGen|WideOr0~0_combout $end
$var wire 1 y: CPU0|Processor|Selector24~0_combout $end
$var wire 1 z: CPU0|Processor|Selector26~0_combout $end
$var wire 1 {: CPU0|Processor|Selector26~1_combout $end
$var wire 1 |: CPU0|Processor|Selector25~0_combout $end
$var wire 1 }: CPU0|Processor|Selector25~1_combout $end
$var wire 1 ~: CPU0|Processor|Selector24~1_combout $end
$var wire 1 !; CPU0|Processor|Selector24~2_combout $end
$var wire 1 "; CPU0|Processor|Selector23~0_combout $end
$var wire 1 #; CPU0|Processor|Selector23~1_combout $end
$var wire 1 $; CPU0|Processor|Selector22~0_combout $end
$var wire 1 %; CPU0|Processor|Selector22~1_combout $end
$var wire 1 &; CPU0|Processor|Selector21~0_combout $end
$var wire 1 '; CPU0|Processor|Selector21~1_combout $end
$var wire 1 (; CPU0|Processor|ImmGen|Selector0~0_combout $end
$var wire 1 ); CPU0|Processor|ImmGen|Selector0~1_combout $end
$var wire 1 *; CPU0|Processor|Selector20~0_combout $end
$var wire 1 +; CPU0|Processor|ImmGen|WideOr1~0_combout $end
$var wire 1 ,; CPU0|Processor|Selector19~0_combout $end
$var wire 1 -; CPU0|Processor|Selector19~1_combout $end
$var wire 1 .; CPU0|Processor|Selector18~0_combout $end
$var wire 1 /; CPU0|Processor|Selector18~1_combout $end
$var wire 1 0; CPU0|Processor|Selector17~0_combout $end
$var wire 1 1; CPU0|Processor|Selector17~1_combout $end
$var wire 1 2; CPU0|Processor|Selector16~0_combout $end
$var wire 1 3; CPU0|Processor|Selector16~1_combout $end
$var wire 1 4; CPU0|Processor|Selector15~0_combout $end
$var wire 1 5; CPU0|Processor|Selector15~1_combout $end
$var wire 1 6; CPU0|Processor|Selector14~0_combout $end
$var wire 1 7; CPU0|Processor|Selector14~1_combout $end
$var wire 1 8; CPU0|Processor|Selector13~0_combout $end
$var wire 1 9; CPU0|Processor|Selector13~1_combout $end
$var wire 1 :; CPU0|Processor|Selector12~0_combout $end
$var wire 1 ;; CPU0|Processor|Selector12~1_combout $end
$var wire 1 <; CPU0|Processor|Selector11~0_combout $end
$var wire 1 =; CPU0|Processor|Selector11~1_combout $end
$var wire 1 >; CPU0|Processor|Selector10~0_combout $end
$var wire 1 ?; CPU0|Processor|Selector10~1_combout $end
$var wire 1 @; CPU0|Processor|Selector9~0_combout $end
$var wire 1 A; CPU0|Processor|Selector9~1_combout $end
$var wire 1 B; CPU0|Processor|Selector8~0_combout $end
$var wire 1 C; CPU0|Processor|Selector8~1_combout $end
$var wire 1 D; CPU0|Processor|Selector7~0_combout $end
$var wire 1 E; CPU0|Processor|Selector7~1_combout $end
$var wire 1 F; CPU0|Processor|Selector6~0_combout $end
$var wire 1 G; CPU0|Processor|Selector6~1_combout $end
$var wire 1 H; CPU0|Processor|Selector5~0_combout $end
$var wire 1 I; CPU0|Processor|Selector5~1_combout $end
$var wire 1 J; CPU0|Processor|Selector4~0_combout $end
$var wire 1 K; CPU0|Processor|Selector4~1_combout $end
$var wire 1 L; CPU0|Processor|ImmGen|oImm[28]~0_combout $end
$var wire 1 M; CPU0|Processor|Selector3~0_combout $end
$var wire 1 N; CPU0|Processor|Selector2~0_combout $end
$var wire 1 O; CPU0|Processor|Selector2~1_combout $end
$var wire 1 P; CPU0|Processor|ImmGen|WideOr0~1_combout $end
$var wire 1 Q; CPU0|Processor|Selector1~1_combout $end
$var wire 1 R; CPU0|Processor|Selector0~0_combout $end
$var wire 1 S; CPU0|Processor|ALUunit|Mult1~150 $end
$var wire 1 T; CPU0|Processor|ALUunit|Mult1~509 $end
$var wire 1 U; CPU0|Processor|ALUunit|Mult1~149 $end
$var wire 1 V; CPU0|Processor|ALUunit|Mult1~508 $end
$var wire 1 W; CPU0|Processor|ALUunit|Mult1~148 $end
$var wire 1 X; CPU0|Processor|ALUunit|Mult1~507 $end
$var wire 1 Y; CPU0|Processor|ALUunit|Mult1~147 $end
$var wire 1 Z; CPU0|Processor|ALUunit|Mult1~506 $end
$var wire 1 [; CPU0|Processor|ALUunit|Mult1~146 $end
$var wire 1 \; CPU0|Processor|ALUunit|Mult1~505 $end
$var wire 1 ]; CPU0|Processor|ALUunit|Mult1~145 $end
$var wire 1 ^; CPU0|Processor|ALUunit|Mult1~504 $end
$var wire 1 _; CPU0|Processor|ALUunit|Mult1~144 $end
$var wire 1 `; CPU0|Processor|ALUunit|Mult1~503 $end
$var wire 1 a; CPU0|Processor|ALUunit|Mult1~143 $end
$var wire 1 b; CPU0|Processor|ALUunit|Mult1~502 $end
$var wire 1 c; CPU0|Processor|ALUunit|Mult1~142 $end
$var wire 1 d; CPU0|Processor|ALUunit|Mult1~501 $end
$var wire 1 e; CPU0|Processor|ALUunit|Mult1~141 $end
$var wire 1 f; CPU0|Processor|ALUunit|Mult1~500 $end
$var wire 1 g; CPU0|Processor|ALUunit|Mult1~140 $end
$var wire 1 h; CPU0|Processor|ALUunit|Mult1~499 $end
$var wire 1 i; CPU0|Processor|ALUunit|Mult1~139 $end
$var wire 1 j; CPU0|Processor|ALUunit|Mult1~498 $end
$var wire 1 k; CPU0|Processor|ALUunit|Mult1~138 $end
$var wire 1 l; CPU0|Processor|ALUunit|Mult1~497 $end
$var wire 1 m; CPU0|Processor|ALUunit|Mult1~137 $end
$var wire 1 n; CPU0|Processor|ALUunit|Mult1~496 $end
$var wire 1 o; CPU0|Processor|ALUunit|Mult1~136_resulta $end
$var wire 1 p; CPU0|Processor|ALUunit|Mult1~495 $end
$var wire 1 q; CPU0|Processor|ALUunit|Mult1~1205_cout $end
$var wire 1 r; CPU0|Processor|ALUunit|Mult1~1201_cout $end
$var wire 1 s; CPU0|Processor|ALUunit|Mult1~1197_cout $end
$var wire 1 t; CPU0|Processor|ALUunit|Mult1~1193_cout $end
$var wire 1 u; CPU0|Processor|ALUunit|Mult1~1189_cout $end
$var wire 1 v; CPU0|Processor|ALUunit|Mult1~1185_cout $end
$var wire 1 w; CPU0|Processor|ALUunit|Mult1~1181_cout $end
$var wire 1 x; CPU0|Processor|ALUunit|Mult1~1177_cout $end
$var wire 1 y; CPU0|Processor|ALUunit|Mult1~1173_cout $end
$var wire 1 z; CPU0|Processor|ALUunit|Mult1~1169_cout $end
$var wire 1 {; CPU0|Processor|ALUunit|Mult1~1165_cout $end
$var wire 1 |; CPU0|Processor|ALUunit|Mult1~1161_cout $end
$var wire 1 }; CPU0|Processor|ALUunit|Mult1~1157_cout $end
$var wire 1 ~; CPU0|Processor|ALUunit|Mult1~812_cout $end
$var wire 1 !< CPU0|Processor|ALUunit|Mult1~1_sumout $end
$var wire 1 "< CPU0|Processor|ALUunit|Mult0~547 $end
$var wire 1 #< CPU0|Processor|ALUunit|Mult0~44 $end
$var wire 1 $< CPU0|Processor|ALUunit|Mult0~546 $end
$var wire 1 %< CPU0|Processor|ALUunit|Mult0~43 $end
$var wire 1 &< CPU0|Processor|ALUunit|Mult0~545 $end
$var wire 1 '< CPU0|Processor|ALUunit|Mult0~42 $end
$var wire 1 (< CPU0|Processor|ALUunit|Mult0~544 $end
$var wire 1 )< CPU0|Processor|ALUunit|Mult0~41 $end
$var wire 1 *< CPU0|Processor|ALUunit|Mult0~543 $end
$var wire 1 +< CPU0|Processor|ALUunit|Mult0~40 $end
$var wire 1 ,< CPU0|Processor|ALUunit|Mult0~542 $end
$var wire 1 -< CPU0|Processor|ALUunit|Mult0~39 $end
$var wire 1 .< CPU0|Processor|ALUunit|Mult0~541 $end
$var wire 1 /< CPU0|Processor|ALUunit|Mult0~38 $end
$var wire 1 0< CPU0|Processor|ALUunit|Mult0~540 $end
$var wire 1 1< CPU0|Processor|ALUunit|Mult0~37 $end
$var wire 1 2< CPU0|Processor|ALUunit|Mult0~539 $end
$var wire 1 3< CPU0|Processor|ALUunit|Mult0~36 $end
$var wire 1 4< CPU0|Processor|ALUunit|Mult0~538 $end
$var wire 1 5< CPU0|Processor|ALUunit|Mult0~35 $end
$var wire 1 6< CPU0|Processor|ALUunit|Mult0~537 $end
$var wire 1 7< CPU0|Processor|ALUunit|Mult0~34 $end
$var wire 1 8< CPU0|Processor|ALUunit|Mult0~536 $end
$var wire 1 9< CPU0|Processor|ALUunit|Mult0~33 $end
$var wire 1 :< CPU0|Processor|ALUunit|Mult0~535 $end
$var wire 1 ;< CPU0|Processor|ALUunit|Mult0~32 $end
$var wire 1 << CPU0|Processor|ALUunit|Mult0~534 $end
$var wire 1 =< CPU0|Processor|ALUunit|Mult0~31 $end
$var wire 1 >< CPU0|Processor|ALUunit|Mult0~533_resulta $end
$var wire 1 ?< CPU0|Processor|ALUunit|Mult0~30 $end
$var wire 1 @< CPU0|Processor|ALUunit|Mult0~379 $end
$var wire 1 A< CPU0|Processor|ALUunit|Mult0~371 $end
$var wire 1 B< CPU0|Processor|ALUunit|Mult0~363 $end
$var wire 1 C< CPU0|Processor|ALUunit|Mult0~395 $end
$var wire 1 D< CPU0|Processor|ALUunit|Mult0~387 $end
$var wire 1 E< CPU0|Processor|ALUunit|Mult0~355 $end
$var wire 1 F< CPU0|Processor|ALUunit|Mult0~499 $end
$var wire 1 G< CPU0|Processor|ALUunit|Mult0~491 $end
$var wire 1 H< CPU0|Processor|ALUunit|Mult0~483 $end
$var wire 1 I< CPU0|Processor|ALUunit|Mult0~475 $end
$var wire 1 J< CPU0|Processor|ALUunit|Mult0~503 $end
$var wire 1 K< CPU0|Processor|ALUunit|Mult0~463 $end
$var wire 1 L< CPU0|Processor|ALUunit|Mult0~511 $end
$var wire 1 M< CPU0|Processor|ALUunit|Mult0~519 $end
$var wire 1 N< CPU0|Processor|ALUunit|Mult0~1_sumout $end
$var wire 1 O< CPU0|Processor|ALUunit|Mult0~12_resulta $end
$var wire 1 P< CPU0|Processor|ALUunit|Mux31~3_combout $end
$var wire 1 Q< CPU0|Processor|ALUunit|LessThan0~1_combout $end
$var wire 1 R< CPU0|Processor|ALUunit|LessThan0~2_combout $end
$var wire 1 S< CPU0|Processor|ALUunit|LessThan0~3_combout $end
$var wire 1 T< CPU0|Processor|ALUunit|LessThan0~4_combout $end
$var wire 1 U< CPU0|Processor|ImmGen|WideOr1~1_combout $end
$var wire 1 V< CPU0|Processor|RegsUNI|Mux35~1_combout $end
$var wire 1 W< CPU0|Processor|ALUunit|LessThan0~5_combout $end
$var wire 1 X< CPU0|Processor|ALUunit|LessThan0~6_combout $end
$var wire 1 Y< CPU0|Processor|ALUunit|LessThan0~14_combout $end
$var wire 1 Z< CPU0|Processor|ALUunit|LessThan0~7_combout $end
$var wire 1 [< CPU0|Processor|ALUunit|LessThan0~8_combout $end
$var wire 1 \< CPU0|Processor|ALUunit|LessThan0~9_combout $end
$var wire 1 ]< CPU0|Processor|ALUunit|LessThan0~10_combout $end
$var wire 1 ^< CPU0|Processor|ALUunit|LessThan0~11_combout $end
$var wire 1 _< CPU0|Processor|ALUunit|LessThan0~12_combout $end
$var wire 1 `< CPU0|Processor|ALUunit|Mux31~4_combout $end
$var wire 1 a< CPU0|Processor|ALUunit|Add1~1_sumout $end
$var wire 1 b< CPU0|Processor|ALUunit|Mux31~5_combout $end
$var wire 1 c< CPU0|Processor|ALUunit|Mux31~6_combout $end
$var wire 1 d< CPU0|Processor|ALUControlunit|Mux4~0_combout $end
$var wire 1 e< CPU0|Processor|ALUControlunit|Mux5~0_combout $end
$var wire 1 f< CPU0|Processor|ALUControlunit|Mux5~1_combout $end
$var wire 1 g< CPU0|Processor|ALUunit|Mux31~7_combout $end
$var wire 1 h< CPU0|Processor|ALUunit|LessThan0~13_combout $end
$var wire 1 i< CPU0|Processor|ALUunit|Mux30~4_combout $end
$var wire 1 j< CPU0|Processor|ALUunit|Mult1~151 $end
$var wire 1 k< CPU0|Processor|ALUunit|Mult1~510 $end
$var wire 1 l< CPU0|Processor|ALUunit|Mult1~2 $end
$var wire 1 m< CPU0|Processor|ALUunit|Mult1~5_sumout $end
$var wire 1 n< CPU0|Processor|ALUunit|Mult0~548 $end
$var wire 1 o< CPU0|Processor|ALUunit|Mult0~45 $end
$var wire 1 p< CPU0|Processor|ALUunit|Mult0~2 $end
$var wire 1 q< CPU0|Processor|ALUunit|Mult0~346_sumout $end
$var wire 1 r< CPU0|Processor|ALUunit|Mult0~13 $end
$var wire 1 s< CPU0|Processor|ALUunit|Mux30~0_combout $end
$var wire 1 t< CPU0|Processor|ALUunit|Mux30~1_combout $end
$var wire 1 u< CPU0|Processor|ALUunit|Add1~2 $end
$var wire 1 v< CPU0|Processor|ALUunit|Add1~5_sumout $end
$var wire 1 w< CPU0|Processor|ALUunit|Mux30~2_combout $end
$var wire 1 x< CPU0|Processor|ALUunit|Mux30~3_combout $end
$var wire 1 y< CPU0|Processor|DwByteEnable[3]~5_combout $end
$var wire 1 z< MEMCODE|wReadData[13]~21_combout $end
$var wire 1 {< CPU0|Processor|DwByteEnable[2]~3_combout $end
$var wire 1 |< MEMCODE|wReadData[12]~20_combout $end
$var wire 1 }< CPU0|Processor|DwByteEnable[0]~0_combout $end
$var wire 1 ~< CPU0|Processor|DwByteEnable[1]~2_combout $end
$var wire 1 != MEMCODE|wReadData[0]~32_combout $end
$var wire 1 "= CPU0|Processor|CtrUNI|Decoder0~0_combout $end
$var wire 1 #= CPU0|Processor|DwByteEnable[0]~1_combout $end
$var wire 1 $= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 %= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout $end
$var wire 1 &= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 '= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 (= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 )= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 *= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 += MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 ,= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 -= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 .= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout $end
$var wire 1 /= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 0= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 1= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 2= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 3= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 4= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 5= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q $end
$var wire 1 6= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q $end
$var wire 1 7= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 8= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 9= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 := MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 ;= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout $end
$var wire 1 <= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 == MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 >= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 ?= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 @= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 A= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 B= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 C= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 D= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 E= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 F= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout $end
$var wire 1 G= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 H= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 I= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 J= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 K= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5]~q $end
$var wire 1 L= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]~q $end
$var wire 1 M= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 N= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 O= MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 P= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout $end
$var wire 1 Q= CPU0|Processor|ALUunit|Mux16~0_combout $end
$var wire 1 R= CPU0|Processor|ALUunit|ShiftLeft0~1_combout $end
$var wire 1 S= CPU0|Processor|ALUunit|Mux2~0_combout $end
$var wire 1 T= CPU0|Processor|ALUunit|Mux0~0_combout $end
$var wire 1 U= CPU0|Processor|ALUunit|Mux0~1_combout $end
$var wire 1 V= CPU0|Processor|ALUunit|Mult0~462_sumout $end
$var wire 1 W= CPU0|Processor|ALUunit|Mux2~1_combout $end
$var wire 1 X= CPU0|Processor|CtrUNI|WideOr1~2_combout $end
$var wire 1 Y= CPU0|Processor|ALUunit|Add1~6 $end
$var wire 1 Z= CPU0|Processor|ALUunit|Add1~70 $end
$var wire 1 [= CPU0|Processor|ALUunit|Add1~46 $end
$var wire 1 \= CPU0|Processor|ALUunit|Add1~66 $end
$var wire 1 ]= CPU0|Processor|ALUunit|Add1~54 $end
$var wire 1 ^= CPU0|Processor|ALUunit|Add1~42 $end
$var wire 1 _= CPU0|Processor|ALUunit|Add1~62 $end
$var wire 1 `= CPU0|Processor|ALUunit|Add1~50 $end
$var wire 1 a= CPU0|Processor|ALUunit|Add1~58 $end
$var wire 1 b= CPU0|Processor|ALUunit|Add1~82 $end
$var wire 1 c= CPU0|Processor|ALUunit|Add1~78 $end
$var wire 1 d= CPU0|Processor|ALUunit|Add1~94 $end
$var wire 1 e= CPU0|Processor|ALUunit|Add1~74 $end
$var wire 1 f= CPU0|Processor|ALUunit|Add1~86 $end
$var wire 1 g= CPU0|Processor|ALUunit|Add1~90 $end
$var wire 1 h= CPU0|Processor|ALUunit|Add1~38 $end
$var wire 1 i= CPU0|Processor|ALUunit|Add1~26 $end
$var wire 1 j= CPU0|Processor|ALUunit|Add1~22 $end
$var wire 1 k= CPU0|Processor|ALUunit|Add1~18 $end
$var wire 1 l= CPU0|Processor|ALUunit|Add1~14 $end
$var wire 1 m= CPU0|Processor|ALUunit|Add1~34 $end
$var wire 1 n= CPU0|Processor|ALUunit|Add1~30 $end
$var wire 1 o= CPU0|Processor|ALUunit|Add1~10 $end
$var wire 1 p= CPU0|Processor|ALUunit|Add1~114 $end
$var wire 1 q= CPU0|Processor|ALUunit|Add1~110 $end
$var wire 1 r= CPU0|Processor|ALUunit|Add1~106 $end
$var wire 1 s= CPU0|Processor|ALUunit|Add1~102 $end
$var wire 1 t= CPU0|Processor|ALUunit|Add1~118 $end
$var wire 1 u= CPU0|Processor|ALUunit|Add1~97_sumout $end
$var wire 1 v= CPU0|Processor|ALUunit|Add0~126_cout $end
$var wire 1 w= CPU0|Processor|ALUunit|Add0~122_cout $end
$var wire 1 x= CPU0|Processor|ALUunit|Add0~62 $end
$var wire 1 y= CPU0|Processor|ALUunit|Add0~38 $end
$var wire 1 z= CPU0|Processor|ALUunit|Add0~58 $end
$var wire 1 {= CPU0|Processor|ALUunit|Add0~46 $end
$var wire 1 |= CPU0|Processor|ALUunit|Add0~34 $end
$var wire 1 }= CPU0|Processor|ALUunit|Add0~54 $end
$var wire 1 ~= CPU0|Processor|ALUunit|Add0~42 $end
$var wire 1 !> CPU0|Processor|ALUunit|Add0~50 $end
$var wire 1 "> CPU0|Processor|ALUunit|Add0~74 $end
$var wire 1 #> CPU0|Processor|ALUunit|Add0~70 $end
$var wire 1 $> CPU0|Processor|ALUunit|Add0~86 $end
$var wire 1 %> CPU0|Processor|ALUunit|Add0~66 $end
$var wire 1 &> CPU0|Processor|ALUunit|Add0~78 $end
$var wire 1 '> CPU0|Processor|ALUunit|Add0~82 $end
$var wire 1 (> CPU0|Processor|ALUunit|Add0~30 $end
$var wire 1 )> CPU0|Processor|ALUunit|Add0~18 $end
$var wire 1 *> CPU0|Processor|ALUunit|Add0~14 $end
$var wire 1 +> CPU0|Processor|ALUunit|Add0~10 $end
$var wire 1 ,> CPU0|Processor|ALUunit|Add0~6 $end
$var wire 1 -> CPU0|Processor|ALUunit|Add0~26 $end
$var wire 1 .> CPU0|Processor|ALUunit|Add0~22 $end
$var wire 1 /> CPU0|Processor|ALUunit|Add0~2 $end
$var wire 1 0> CPU0|Processor|ALUunit|Add0~106 $end
$var wire 1 1> CPU0|Processor|ALUunit|Add0~102 $end
$var wire 1 2> CPU0|Processor|ALUunit|Add0~98 $end
$var wire 1 3> CPU0|Processor|ALUunit|Add0~94 $end
$var wire 1 4> CPU0|Processor|ALUunit|Add0~110 $end
$var wire 1 5> CPU0|Processor|ALUunit|Add0~89_sumout $end
$var wire 1 6> CPU0|Processor|ALUunit|Mux0~2_combout $end
$var wire 1 7> CPU0|Processor|ALUunit|Mux0~3_combout $end
$var wire 1 8> CPU0|Processor|ALUunit|Mult0~565 $end
$var wire 1 9> CPU0|Processor|ALUunit|Mult0~899 $end
$var wire 1 :> CPU0|Processor|ALUunit|Mult0~898 $end
$var wire 1 ;> CPU0|Processor|ALUunit|Mult0~897 $end
$var wire 1 <> CPU0|Processor|ALUunit|Mult0~896 $end
$var wire 1 => CPU0|Processor|ALUunit|Mult0~895 $end
$var wire 1 >> CPU0|Processor|ALUunit|Mult0~894 $end
$var wire 1 ?> CPU0|Processor|ALUunit|Mult0~893 $end
$var wire 1 @> CPU0|Processor|ALUunit|Mult0~892 $end
$var wire 1 A> CPU0|Processor|ALUunit|Mult0~891 $end
$var wire 1 B> CPU0|Processor|ALUunit|Mult0~890 $end
$var wire 1 C> CPU0|Processor|ALUunit|Mult0~889 $end
$var wire 1 D> CPU0|Processor|ALUunit|Mult0~888 $end
$var wire 1 E> CPU0|Processor|ALUunit|Mult0~564 $end
$var wire 1 F> CPU0|Processor|ALUunit|Mult0~887 $end
$var wire 1 G> CPU0|Processor|ALUunit|Mult0~563 $end
$var wire 1 H> CPU0|Processor|ALUunit|Mult0~886 $end
$var wire 1 I> CPU0|Processor|ALUunit|Mult0~562 $end
$var wire 1 J> CPU0|Processor|ALUunit|Mult0~885 $end
$var wire 1 K> CPU0|Processor|ALUunit|Mult0~561 $end
$var wire 1 L> CPU0|Processor|ALUunit|Mult0~884 $end
$var wire 1 M> CPU0|Processor|ALUunit|Mult0~560 $end
$var wire 1 N> CPU0|Processor|ALUunit|Mult0~883 $end
$var wire 1 O> CPU0|Processor|ALUunit|Mult0~559 $end
$var wire 1 P> CPU0|Processor|ALUunit|Mult0~882 $end
$var wire 1 Q> CPU0|Processor|ALUunit|Mult0~558 $end
$var wire 1 R> CPU0|Processor|ALUunit|Mult0~881 $end
$var wire 1 S> CPU0|Processor|ALUunit|Mult0~557 $end
$var wire 1 T> CPU0|Processor|ALUunit|Mult0~880 $end
$var wire 1 U> CPU0|Processor|ALUunit|Mult0~556 $end
$var wire 1 V> CPU0|Processor|ALUunit|Mult0~879 $end
$var wire 1 W> CPU0|Processor|ALUunit|Mult0~555 $end
$var wire 1 X> CPU0|Processor|ALUunit|Mult0~878 $end
$var wire 1 Y> CPU0|Processor|ALUunit|Mult0~554 $end
$var wire 1 Z> CPU0|Processor|ALUunit|Mult0~877 $end
$var wire 1 [> CPU0|Processor|ALUunit|Mult0~553 $end
$var wire 1 \> CPU0|Processor|ALUunit|Mult0~876 $end
$var wire 1 ]> CPU0|Processor|ALUunit|Mult0~552 $end
$var wire 1 ^> CPU0|Processor|ALUunit|Mult0~875 $end
$var wire 1 _> CPU0|Processor|ALUunit|Mult0~551 $end
$var wire 1 `> CPU0|Processor|ALUunit|Mult0~874_resulta $end
$var wire 1 a> CPU0|Processor|ALUunit|Mult0~550 $end
$var wire 1 b> CPU0|Processor|ALUunit|Mult0~47 $end
$var wire 1 c> CPU0|Processor|ALUunit|Mult0~549 $end
$var wire 1 d> CPU0|Processor|ALUunit|Mult0~46 $end
$var wire 1 e> CPU0|Processor|ALUunit|Mult0~347 $end
$var wire 1 f> CPU0|Processor|ALUunit|Mult0~435 $end
$var wire 1 g> CPU0|Processor|ALUunit|Mult0~411 $end
$var wire 1 h> CPU0|Processor|ALUunit|Mult0~431 $end
$var wire 1 i> CPU0|Processor|ALUunit|Mult0~419 $end
$var wire 1 j> CPU0|Processor|ALUunit|Mult0~407 $end
$var wire 1 k> CPU0|Processor|ALUunit|Mult0~427 $end
$var wire 1 l> CPU0|Processor|ALUunit|Mult0~415 $end
$var wire 1 m> CPU0|Processor|ALUunit|Mult0~423 $end
$var wire 1 n> CPU0|Processor|ALUunit|Mult0~447 $end
$var wire 1 o> CPU0|Processor|ALUunit|Mult0~443 $end
$var wire 1 p> CPU0|Processor|ALUunit|Mult0~459 $end
$var wire 1 q> CPU0|Processor|ALUunit|Mult0~439 $end
$var wire 1 r> CPU0|Processor|ALUunit|Mult0~451 $end
$var wire 1 s> CPU0|Processor|ALUunit|Mult0~455 $end
$var wire 1 t> CPU0|Processor|ALUunit|Mult0~403 $end
$var wire 1 u> CPU0|Processor|ALUunit|Mult0~383 $end
$var wire 1 v> CPU0|Processor|ALUunit|Mult0~375 $end
$var wire 1 w> CPU0|Processor|ALUunit|Mult0~367 $end
$var wire 1 x> CPU0|Processor|ALUunit|Mult0~359 $end
$var wire 1 y> CPU0|Processor|ALUunit|Mult0~399 $end
$var wire 1 z> CPU0|Processor|ALUunit|Mult0~391 $end
$var wire 1 {> CPU0|Processor|ALUunit|Mult0~351 $end
$var wire 1 |> CPU0|Processor|ALUunit|Mult0~495 $end
$var wire 1 }> CPU0|Processor|ALUunit|Mult0~487 $end
$var wire 1 ~> CPU0|Processor|ALUunit|Mult0~479 $end
$var wire 1 !? CPU0|Processor|ALUunit|Mult0~471 $end
$var wire 1 "? CPU0|Processor|ALUunit|Mult0~507 $end
$var wire 1 #? CPU0|Processor|ALUunit|Mult0~466_sumout $end
$var wire 1 $? CPU0|Processor|ALUunit|Mult1~847 $end
$var wire 1 %? CPU0|Processor|ALUunit|Mult1~846 $end
$var wire 1 &? CPU0|Processor|ALUunit|Mult1~845 $end
$var wire 1 '? CPU0|Processor|ALUunit|Mult1~844 $end
$var wire 1 (? CPU0|Processor|ALUunit|Mult1~843 $end
$var wire 1 )? CPU0|Processor|ALUunit|Mult1~842 $end
$var wire 1 *? CPU0|Processor|ALUunit|Mult1~841 $end
$var wire 1 +? CPU0|Processor|ALUunit|Mult1~840 $end
$var wire 1 ,? CPU0|Processor|ALUunit|Mult1~839 $end
$var wire 1 -? CPU0|Processor|ALUunit|Mult1~838 $end
$var wire 1 .? CPU0|Processor|ALUunit|Mult1~837 $end
$var wire 1 /? CPU0|Processor|ALUunit|Mult1~168 $end
$var wire 1 0? CPU0|Processor|ALUunit|Mult1~836 $end
$var wire 1 1? CPU0|Processor|ALUunit|Mult1~167 $end
$var wire 1 2? CPU0|Processor|ALUunit|Mult1~835 $end
$var wire 1 3? CPU0|Processor|ALUunit|Mult1~166 $end
$var wire 1 4? CPU0|Processor|ALUunit|Mult1~834 $end
$var wire 1 5? CPU0|Processor|ALUunit|Mult1~165 $end
$var wire 1 6? CPU0|Processor|ALUunit|Mult1~833 $end
$var wire 1 7? CPU0|Processor|ALUunit|Mult1~164 $end
$var wire 1 8? CPU0|Processor|ALUunit|Mult1~832 $end
$var wire 1 9? CPU0|Processor|ALUunit|Mult1~163 $end
$var wire 1 :? CPU0|Processor|ALUunit|Mult1~831 $end
$var wire 1 ;? CPU0|Processor|ALUunit|Mult1~162 $end
$var wire 1 <? CPU0|Processor|ALUunit|Mult1~830 $end
$var wire 1 =? CPU0|Processor|ALUunit|Mult1~161 $end
$var wire 1 >? CPU0|Processor|ALUunit|Mult1~829 $end
$var wire 1 ?? CPU0|Processor|ALUunit|Mult1~160 $end
$var wire 1 @? CPU0|Processor|ALUunit|Mult1~828 $end
$var wire 1 A? CPU0|Processor|ALUunit|Mult1~159 $end
$var wire 1 B? CPU0|Processor|ALUunit|Mult1~827 $end
$var wire 1 C? CPU0|Processor|ALUunit|Mult1~158 $end
$var wire 1 D? CPU0|Processor|ALUunit|Mult1~826 $end
$var wire 1 E? CPU0|Processor|ALUunit|Mult1~157 $end
$var wire 1 F? CPU0|Processor|ALUunit|Mult1~825 $end
$var wire 1 G? CPU0|Processor|ALUunit|Mult1~156 $end
$var wire 1 H? CPU0|Processor|ALUunit|Mult1~824 $end
$var wire 1 I? CPU0|Processor|ALUunit|Mult1~155 $end
$var wire 1 J? CPU0|Processor|ALUunit|Mult1~823 $end
$var wire 1 K? CPU0|Processor|ALUunit|Mult1~154 $end
$var wire 1 L? CPU0|Processor|ALUunit|Mult1~822_resulta $end
$var wire 1 M? CPU0|Processor|ALUunit|Mult1~153 $end
$var wire 1 N? CPU0|Processor|ALUunit|Mult1~512 $end
$var wire 1 O? CPU0|Processor|ALUunit|Mult1~152 $end
$var wire 1 P? CPU0|Processor|ALUunit|Mult1~511 $end
$var wire 1 Q? CPU0|Processor|ALUunit|Mult1~6 $end
$var wire 1 R? CPU0|Processor|ALUunit|Mult1~70 $end
$var wire 1 S? CPU0|Processor|ALUunit|Mult1~46 $end
$var wire 1 T? CPU0|Processor|ALUunit|Mult1~66 $end
$var wire 1 U? CPU0|Processor|ALUunit|Mult1~54 $end
$var wire 1 V? CPU0|Processor|ALUunit|Mult1~42 $end
$var wire 1 W? CPU0|Processor|ALUunit|Mult1~62 $end
$var wire 1 X? CPU0|Processor|ALUunit|Mult1~50 $end
$var wire 1 Y? CPU0|Processor|ALUunit|Mult1~58 $end
$var wire 1 Z? CPU0|Processor|ALUunit|Mult1~82 $end
$var wire 1 [? CPU0|Processor|ALUunit|Mult1~78 $end
$var wire 1 \? CPU0|Processor|ALUunit|Mult1~94 $end
$var wire 1 ]? CPU0|Processor|ALUunit|Mult1~74 $end
$var wire 1 ^? CPU0|Processor|ALUunit|Mult1~86 $end
$var wire 1 _? CPU0|Processor|ALUunit|Mult1~90 $end
$var wire 1 `? CPU0|Processor|ALUunit|Mult1~38 $end
$var wire 1 a? CPU0|Processor|ALUunit|Mult1~26 $end
$var wire 1 b? CPU0|Processor|ALUunit|Mult1~22 $end
$var wire 1 c? CPU0|Processor|ALUunit|Mult1~18 $end
$var wire 1 d? CPU0|Processor|ALUunit|Mult1~14 $end
$var wire 1 e? CPU0|Processor|ALUunit|Mult1~34 $end
$var wire 1 f? CPU0|Processor|ALUunit|Mult1~30 $end
$var wire 1 g? CPU0|Processor|ALUunit|Mult1~10 $end
$var wire 1 h? CPU0|Processor|ALUunit|Mult1~114 $end
$var wire 1 i? CPU0|Processor|ALUunit|Mult1~110 $end
$var wire 1 j? CPU0|Processor|ALUunit|Mult1~106 $end
$var wire 1 k? CPU0|Processor|ALUunit|Mult1~102 $end
$var wire 1 l? CPU0|Processor|ALUunit|Mult1~118 $end
$var wire 1 m? CPU0|Processor|ALUunit|Mult1~97_sumout $end
$var wire 1 n? CPU0|Processor|ALUunit|Mux2~2_combout $end
$var wire 1 o? CPU0|Processor|ALUunit|Mux0~4_combout $end
$var wire 1 p? CPU0|Processor|ALUunit|Mux0~5_combout $end
$var wire 1 q? CPU0|Processor|ALUunit|Mux2~3_combout $end
$var wire 1 r? CPU0|Processor|ALUunit|ShiftRight0~2_combout $end
$var wire 1 s? CPU0|Processor|ALUunit|Mux17~0_combout $end
$var wire 1 t? CPU0|Processor|ALUunit|Mult0~510_sumout $end
$var wire 1 u? CPU0|Processor|ALUunit|Mux1~0_combout $end
$var wire 1 v? CPU0|Processor|Selector1~0_combout $end
$var wire 1 w? CPU0|Processor|ALUunit|Add1~98 $end
$var wire 1 x? CPU0|Processor|ALUunit|Add1~121_sumout $end
$var wire 1 y? CPU0|Processor|ALUunit|Add0~90 $end
$var wire 1 z? CPU0|Processor|ALUunit|Add0~113_sumout $end
$var wire 1 {? CPU0|Processor|ALUunit|Mult0~900 $end
$var wire 1 |? CPU0|Processor|ALUunit|Mult0~467 $end
$var wire 1 }? CPU0|Processor|ALUunit|Mult0~514_sumout $end
$var wire 1 ~? CPU0|Processor|ALUunit|Mult1~848 $end
$var wire 1 !@ CPU0|Processor|ALUunit|Mult1~98 $end
$var wire 1 "@ CPU0|Processor|ALUunit|Mult1~121_sumout $end
$var wire 1 #@ CPU0|Processor|ALUunit|Mux1~1_combout $end
$var wire 1 $@ CPU0|Processor|ALUunit|Mux1~2_combout $end
$var wire 1 %@ CPU0|Processor|ALUunit|ShiftLeft0~8_combout $end
$var wire 1 &@ CPU0|Processor|ALUunit|Mult0~518_sumout $end
$var wire 1 '@ CPU0|Processor|ALUunit|Mux0~6_combout $end
$var wire 1 (@ CPU0|Processor|ALUunit|Add1~122 $end
$var wire 1 )@ CPU0|Processor|ALUunit|Add1~125_sumout $end
$var wire 1 *@ CPU0|Processor|ALUunit|Add0~114 $end
$var wire 1 +@ CPU0|Processor|ALUunit|Add0~117_sumout $end
$var wire 1 ,@ CPU0|Processor|ALUunit|Mult0~901 $end
$var wire 1 -@ CPU0|Processor|ALUunit|Mult0~515 $end
$var wire 1 .@ CPU0|Processor|ALUunit|Mult0~522_sumout $end
$var wire 1 /@ CPU0|Processor|ALUunit|Mult1~849 $end
$var wire 1 0@ CPU0|Processor|ALUunit|Mult1~122 $end
$var wire 1 1@ CPU0|Processor|ALUunit|Mult1~125_sumout $end
$var wire 1 2@ CPU0|Processor|ALUunit|Mux0~7_combout $end
$var wire 1 3@ CPU0|Processor|ALUunit|Mux0~8_combout $end
$var wire 1 4@ CPU0|Processor|ALUunit|ShiftLeft0~0_combout $end
$var wire 1 5@ CPU0|Processor|ALUunit|Mux8~0_combout $end
$var wire 1 6@ CPU0|Processor|ALUunit|Mux8~1_combout $end
$var wire 1 7@ CPU0|Processor|ALUunit|Mult1~9_sumout $end
$var wire 1 8@ CPU0|Processor|ALUunit|Mult0~350_sumout $end
$var wire 1 9@ CPU0|Processor|ALUunit|Mult0~354_sumout $end
$var wire 1 :@ CPU0|Processor|ALUunit|Mux8~2_combout $end
$var wire 1 ;@ CPU0|Processor|ALUunit|Add0~1_sumout $end
$var wire 1 <@ CPU0|Processor|ALUunit|Mux8~3_combout $end
$var wire 1 =@ CPU0|Processor|ALUunit|Add1~9_sumout $end
$var wire 1 >@ CPU0|Processor|ALUunit|Mux8~4_combout $end
$var wire 1 ?@ CPU0|Processor|ALUunit|Mux8~5_combout $end
$var wire 1 @@ CPU0|Processor|ALUunit|Mux13~0_combout $end
$var wire 1 A@ CPU0|Processor|ALUunit|ShiftRight0~1_combout $end
$var wire 1 B@ CPU0|Processor|ALUunit|Mux11~0_combout $end
$var wire 1 C@ CPU0|Processor|ALUunit|Mux11~1_combout $end
$var wire 1 D@ CPU0|Processor|ALUunit|Mult1~13_sumout $end
$var wire 1 E@ CPU0|Processor|ALUunit|Mult0~358_sumout $end
$var wire 1 F@ CPU0|Processor|ALUunit|Mult0~362_sumout $end
$var wire 1 G@ CPU0|Processor|ALUunit|Mux11~2_combout $end
$var wire 1 H@ CPU0|Processor|ALUunit|Add0~5_sumout $end
$var wire 1 I@ CPU0|Processor|ALUunit|Mux11~3_combout $end
$var wire 1 J@ CPU0|Processor|ALUunit|Add1~13_sumout $end
$var wire 1 K@ CPU0|Processor|ALUunit|Mux11~4_combout $end
$var wire 1 L@ CPU0|Processor|ALUunit|Mux11~5_combout $end
$var wire 1 M@ CPU0|Processor|ALUunit|Mux12~0_combout $end
$var wire 1 N@ CPU0|Processor|ALUunit|Mux12~1_combout $end
$var wire 1 O@ CPU0|Processor|ALUunit|Mult1~17_sumout $end
$var wire 1 P@ CPU0|Processor|ALUunit|Mult0~366_sumout $end
$var wire 1 Q@ CPU0|Processor|ALUunit|Mult0~370_sumout $end
$var wire 1 R@ CPU0|Processor|ALUunit|Mux12~2_combout $end
$var wire 1 S@ CPU0|Processor|ALUunit|Add0~9_sumout $end
$var wire 1 T@ CPU0|Processor|ALUunit|Mux12~3_combout $end
$var wire 1 U@ CPU0|Processor|ALUunit|Add1~17_sumout $end
$var wire 1 V@ CPU0|Processor|ALUunit|Mux12~4_combout $end
$var wire 1 W@ CPU0|Processor|ALUunit|Mux12~5_combout $end
$var wire 1 X@ CPU0|Processor|ALUunit|Mux13~1_combout $end
$var wire 1 Y@ CPU0|Processor|ALUunit|Mux13~2_combout $end
$var wire 1 Z@ CPU0|Processor|ALUunit|Mux13~3_combout $end
$var wire 1 [@ CPU0|Processor|ALUunit|Mux13~4_combout $end
$var wire 1 \@ CPU0|Processor|ALUunit|Mult1~21_sumout $end
$var wire 1 ]@ CPU0|Processor|ALUunit|Mult0~374_sumout $end
$var wire 1 ^@ CPU0|Processor|ALUunit|Mult0~378_sumout $end
$var wire 1 _@ CPU0|Processor|ALUunit|Mux13~5_combout $end
$var wire 1 `@ CPU0|Processor|ALUunit|Add0~13_sumout $end
$var wire 1 a@ CPU0|Processor|ALUunit|Mux13~6_combout $end
$var wire 1 b@ CPU0|Processor|ALUunit|Add1~21_sumout $end
$var wire 1 c@ CPU0|Processor|ALUunit|Mux13~7_combout $end
$var wire 1 d@ CPU0|Processor|ALUunit|Mux13~8_combout $end
$var wire 1 e@ CPU0|Processor|ALUunit|Mux18~0_combout $end
$var wire 1 f@ CPU0|Processor|ALUunit|Mux14~0_combout $end
$var wire 1 g@ CPU0|Processor|ALUunit|Mux14~1_combout $end
$var wire 1 h@ CPU0|Processor|ALUunit|Mux14~2_combout $end
$var wire 1 i@ CPU0|Processor|ALUunit|Mult1~25_sumout $end
$var wire 1 j@ CPU0|Processor|ALUunit|Mult0~382_sumout $end
$var wire 1 k@ CPU0|Processor|ALUunit|Mult0~29 $end
$var wire 1 l@ CPU0|Processor|ALUunit|Mux14~3_combout $end
$var wire 1 m@ CPU0|Processor|ALUunit|Add0~17_sumout $end
$var wire 1 n@ CPU0|Processor|ALUunit|Mux14~4_combout $end
$var wire 1 o@ CPU0|Processor|ALUunit|Add1~25_sumout $end
$var wire 1 p@ CPU0|Processor|ALUunit|Mux14~5_combout $end
$var wire 1 q@ CPU0|Processor|ALUunit|Mux14~6_combout $end
$var wire 1 r@ CPU0|Processor|ALUunit|Mux9~0_combout $end
$var wire 1 s@ CPU0|Processor|ALUunit|Add1~29_sumout $end
$var wire 1 t@ CPU0|Processor|ALUunit|Add0~21_sumout $end
$var wire 1 u@ CPU0|Processor|ALUunit|Mux9~1_combout $end
$var wire 1 v@ CPU0|Processor|ALUunit|Mux9~2_combout $end
$var wire 1 w@ CPU0|Processor|ALUunit|ShiftLeft0~2_combout $end
$var wire 1 x@ CPU0|Processor|ALUunit|Mux25~0_combout $end
$var wire 1 y@ CPU0|Processor|ALUunit|Mux9~3_combout $end
$var wire 1 z@ CPU0|Processor|ALUunit|Mux9~4_combout $end
$var wire 1 {@ CPU0|Processor|ALUunit|Mult1~29_sumout $end
$var wire 1 |@ CPU0|Processor|ALUunit|Mult0~386_sumout $end
$var wire 1 }@ CPU0|Processor|ALUunit|Mult0~390_sumout $end
$var wire 1 ~@ CPU0|Processor|ALUunit|Mux9~5_combout $end
$var wire 1 !A CPU0|Processor|ALUunit|Mux9~6_combout $end
$var wire 1 "A VGA0|VGA0|LessThan1~8_combout $end
$var wire 1 #A CPU0|Processor|ALUunit|Add0~77_sumout $end
$var wire 1 $A CPU0|Processor|ALUunit|Mux18~1_combout $end
$var wire 1 %A CPU0|Processor|ALUunit|Mux18~2_combout $end
$var wire 1 &A CPU0|Processor|ALUunit|Mux17~1_combout $end
$var wire 1 'A CPU0|Processor|ALUunit|Mult0~26 $end
$var wire 1 (A CPU0|Processor|ALUunit|Mult1~85_sumout $end
$var wire 1 )A CPU0|Processor|ALUunit|Mult0~450_sumout $end
$var wire 1 *A CPU0|Processor|ALUunit|Mux17~2_combout $end
$var wire 1 +A CPU0|Processor|ALUunit|Add1~85_sumout $end
$var wire 1 ,A CPU0|Processor|ALUunit|Mux18~5_combout $end
$var wire 1 -A CPU0|Processor|ALUunit|Mux18~6_combout $end
$var wire 1 .A CPU0|Processor|ALUunit|Mux17~3_combout $end
$var wire 1 /A CPU0|Processor|ALUunit|Add0~65_sumout $end
$var wire 1 0A CPU0|Processor|ALUunit|Mux18~3_combout $end
$var wire 1 1A CPU0|Processor|ALUunit|Mult0~25 $end
$var wire 1 2A CPU0|Processor|ALUunit|Mult1~73_sumout $end
$var wire 1 3A CPU0|Processor|ALUunit|Mult0~438_sumout $end
$var wire 1 4A CPU0|Processor|ALUunit|Mux18~4_combout $end
$var wire 1 5A CPU0|Processor|ALUunit|Add1~73_sumout $end
$var wire 1 6A CPU0|Processor|ALUunit|Mux18~7_combout $end
$var wire 1 7A Sintetizador0|SSC1|always0~0_combout $end
$var wire 1 8A Sintetizador0|SSC1|always0~1_combout $end
$var wire 1 9A CPU0|Processor|ALUunit|Mux4~0_combout $end
$var wire 1 :A CPU0|Processor|ALUunit|Mux4~1_combout $end
$var wire 1 ;A CPU0|Processor|ALUunit|Mult1~101_sumout $end
$var wire 1 <A CPU0|Processor|ALUunit|Mult0~470_sumout $end
$var wire 1 =A CPU0|Processor|ALUunit|Mult0~474_sumout $end
$var wire 1 >A CPU0|Processor|ALUunit|Mux4~2_combout $end
$var wire 1 ?A CPU0|Processor|ALUunit|Add0~93_sumout $end
$var wire 1 @A CPU0|Processor|ALUunit|Mux4~3_combout $end
$var wire 1 AA CPU0|Processor|ALUunit|Add1~101_sumout $end
$var wire 1 BA CPU0|Processor|ALUunit|Mux4~4_combout $end
$var wire 1 CA CPU0|Processor|ALUunit|Mux4~5_combout $end
$var wire 1 DA CPU0|Processor|ALUunit|Mux6~0_combout $end
$var wire 1 EA CPU0|Processor|ALUunit|Mux5~0_combout $end
$var wire 1 FA CPU0|Processor|ALUunit|Mux5~1_combout $end
$var wire 1 GA CPU0|Processor|ALUunit|Mux5~2_combout $end
$var wire 1 HA CPU0|Processor|ALUunit|Mult1~105_sumout $end
$var wire 1 IA CPU0|Processor|ALUunit|Mult0~478_sumout $end
$var wire 1 JA CPU0|Processor|ALUunit|Mult0~482_sumout $end
$var wire 1 KA CPU0|Processor|ALUunit|Mux5~3_combout $end
$var wire 1 LA CPU0|Processor|ALUunit|Add0~97_sumout $end
$var wire 1 MA CPU0|Processor|ALUunit|Mux5~4_combout $end
$var wire 1 NA CPU0|Processor|ALUunit|Add1~105_sumout $end
$var wire 1 OA CPU0|Processor|ALUunit|Mux5~5_combout $end
$var wire 1 PA CPU0|Processor|ALUunit|Mux5~6_combout $end
$var wire 1 QA CPU0|Processor|ALUunit|Mux6~1_combout $end
$var wire 1 RA CPU0|Processor|ALUunit|Mux6~2_combout $end
$var wire 1 SA CPU0|Processor|ALUunit|Mult1~109_sumout $end
$var wire 1 TA CPU0|Processor|ALUunit|Mult0~486_sumout $end
$var wire 1 UA CPU0|Processor|ALUunit|Mult0~490_sumout $end
$var wire 1 VA CPU0|Processor|ALUunit|Mux6~3_combout $end
$var wire 1 WA CPU0|Processor|ALUunit|Add0~101_sumout $end
$var wire 1 XA CPU0|Processor|ALUunit|Mux6~4_combout $end
$var wire 1 YA CPU0|Processor|ALUunit|Add1~109_sumout $end
$var wire 1 ZA CPU0|Processor|ALUunit|Mux6~5_combout $end
$var wire 1 [A CPU0|Processor|ALUunit|Mux6~6_combout $end
$var wire 1 \A CPU0|Processor|ALUunit|Mux7~0_combout $end
$var wire 1 ]A CPU0|Processor|ALUunit|Mux7~1_combout $end
$var wire 1 ^A CPU0|Processor|ALUunit|Mux7~2_combout $end
$var wire 1 _A CPU0|Processor|ALUunit|Mult1~113_sumout $end
$var wire 1 `A CPU0|Processor|ALUunit|Mult0~494_sumout $end
$var wire 1 aA CPU0|Processor|ALUunit|Mult0~498_sumout $end
$var wire 1 bA CPU0|Processor|ALUunit|Mux7~3_combout $end
$var wire 1 cA CPU0|Processor|ALUunit|Add0~105_sumout $end
$var wire 1 dA CPU0|Processor|ALUunit|Mux7~4_combout $end
$var wire 1 eA CPU0|Processor|ALUunit|Add1~113_sumout $end
$var wire 1 fA CPU0|Processor|ALUunit|Mux7~5_combout $end
$var wire 1 gA CPU0|Processor|ALUunit|Mux7~6_combout $end
$var wire 1 hA CPU0|Processor|ALUunit|Add1~117_sumout $end
$var wire 1 iA CPU0|Processor|ALUunit|Mult0~502_sumout $end
$var wire 1 jA CPU0|Processor|ALUunit|Mult1~117_sumout $end
$var wire 1 kA CPU0|Processor|ALUunit|Mux3~10_combout $end
$var wire 1 lA CPU0|Processor|ALUunit|Mux3~6_combout $end
$var wire 1 mA CPU0|Processor|ALUunit|Mux3~5_combout $end
$var wire 1 nA CPU0|Processor|ALUunit|Mux3~7_combout $end
$var wire 1 oA CPU0|Processor|ALUunit|Mux3~11_combout $end
$var wire 1 pA CPU0|Processor|ALUunit|Mux3~8_combout $end
$var wire 1 qA CPU0|Processor|ALUunit|Mult0~506_sumout $end
$var wire 1 rA CPU0|Processor|ALUunit|Mux3~12_combout $end
$var wire 1 sA CPU0|Processor|ALUunit|Mux3~9_combout $end
$var wire 1 tA CPU0|Processor|ALUunit|Add0~109_sumout $end
$var wire 1 uA CPU0|Processor|ALUunit|Mux3~13_combout $end
$var wire 1 vA CPU0|Processor|ALUunit|Add1~33_sumout $end
$var wire 1 wA CPU0|Processor|ALUunit|Add0~25_sumout $end
$var wire 1 xA CPU0|Processor|ALUunit|Mux10~0_combout $end
$var wire 1 yA CPU0|Processor|ALUunit|Mux10~1_combout $end
$var wire 1 zA CPU0|Processor|ALUunit|Mux10~2_combout $end
$var wire 1 {A CPU0|Processor|ALUunit|Mux10~3_combout $end
$var wire 1 |A CPU0|Processor|ALUunit|Mult1~33_sumout $end
$var wire 1 }A CPU0|Processor|ALUunit|Mult0~394_sumout $end
$var wire 1 ~A CPU0|Processor|ALUunit|Mult0~398_sumout $end
$var wire 1 !B CPU0|Processor|ALUunit|Mux10~4_combout $end
$var wire 1 "B CPU0|Processor|ALUunit|Mux10~5_combout $end
$var wire 1 #B CPU0|Processor|ALUunit|Add0~81_sumout $end
$var wire 1 $B CPU0|Processor|ALUunit|Mux16~1_combout $end
$var wire 1 %B CPU0|Processor|ALUunit|Mult0~27 $end
$var wire 1 &B CPU0|Processor|ALUunit|Mult1~89_sumout $end
$var wire 1 'B CPU0|Processor|ALUunit|Mult0~454_sumout $end
$var wire 1 (B CPU0|Processor|ALUunit|Mux16~2_combout $end
$var wire 1 )B CPU0|Processor|ALUunit|Add1~89_sumout $end
$var wire 1 *B CPU0|Processor|ALUunit|Mux16~3_combout $end
$var wire 1 +B MEMDATA|wMemWriteMB0~0_combout $end
$var wire 1 ,B MEMDATA|wMemWriteMB0~1_combout $end
$var wire 1 -B CPU0|Processor|ALUunit|ShiftLeft0~3_combout $end
$var wire 1 .B CPU0|Processor|ALUunit|Mux15~0_combout $end
$var wire 1 /B CPU0|Processor|ALUunit|Mult1~37_sumout $end
$var wire 1 0B CPU0|Processor|ALUunit|Mult0~402_sumout $end
$var wire 1 1B CPU0|Processor|ALUunit|Mult0~28 $end
$var wire 1 2B CPU0|Processor|ALUunit|Mux15~1_combout $end
$var wire 1 3B CPU0|Processor|ALUunit|Add0~29_sumout $end
$var wire 1 4B CPU0|Processor|ALUunit|Mux15~2_combout $end
$var wire 1 5B CPU0|Processor|ALUunit|Add1~37_sumout $end
$var wire 1 6B CPU0|Processor|ALUunit|Mux15~3_combout $end
$var wire 1 7B CPU0|Processor|ALUunit|Mux15~4_combout $end
$var wire 1 8B CPU0|Processor|ALUunit|ShiftLeft0~4_combout $end
$var wire 1 9B CPU0|Processor|ALUunit|Mux19~4_combout $end
$var wire 1 :B CPU0|Processor|ALUunit|Mult1~93_sumout $end
$var wire 1 ;B CPU0|Processor|ALUunit|Mult0~458_sumout $end
$var wire 1 <B CPU0|Processor|ALUunit|Mult0~24 $end
$var wire 1 =B CPU0|Processor|ALUunit|Mux19~0_combout $end
$var wire 1 >B CPU0|Processor|ALUunit|Add0~85_sumout $end
$var wire 1 ?B CPU0|Processor|ALUunit|Mux19~1_combout $end
$var wire 1 @B CPU0|Processor|ALUunit|Add1~93_sumout $end
$var wire 1 AB CPU0|Processor|ALUunit|Mux19~2_combout $end
$var wire 1 BB CPU0|Processor|ALUunit|Mux19~3_combout $end
$var wire 1 CB MEMDATA|wMemWriteMB1~0_combout $end
$var wire 1 DB MEMDATA|wMemWriteMB1~1_combout $end
$var wire 1 EB MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 FB CPU0|Processor|ALUunit|Mux3~0_combout $end
$var wire 1 GB CPU0|Processor|ALUunit|Mult0~434_sumout $end
$var wire 1 HB CPU0|Processor|ALUunit|Mux3~1_combout $end
$var wire 1 IB CPU0|Processor|ALUunit|Mult0~14 $end
$var wire 1 JB CPU0|Processor|ALUunit|Mult1~69_sumout $end
$var wire 1 KB CPU0|Processor|ALUunit|Mux3~2_combout $end
$var wire 1 LB CPU0|Processor|ALUunit|ShiftLeft0~7_combout $end
$var wire 1 MB CPU0|Processor|ALUunit|Mux3~3_combout $end
$var wire 1 NB CPU0|Processor|ALUunit|Mux3~4_combout $end
$var wire 1 OB CPU0|Processor|ALUunit|Mux29~0_combout $end
$var wire 1 PB CPU0|Processor|ALUunit|Add1~69_sumout $end
$var wire 1 QB CPU0|Processor|ALUunit|Add0~61_sumout $end
$var wire 1 RB CPU0|Processor|ALUunit|Mux29~2_combout $end
$var wire 1 SB CPU0|Processor|ALUunit|Mux29~1_combout $end
$var wire 1 TB CPU0|Processor|ALUunit|Mux28~0_combout $end
$var wire 1 UB CPU0|Processor|ALUunit|Mux28~1_combout $end
$var wire 1 VB CPU0|Processor|ALUunit|Mux28~2_combout $end
$var wire 1 WB CPU0|Processor|ALUunit|Mult1~45_sumout $end
$var wire 1 XB CPU0|Processor|ALUunit|Mult0~410_sumout $end
$var wire 1 YB CPU0|Processor|ALUunit|Mult0~15 $end
$var wire 1 ZB CPU0|Processor|ALUunit|Mux28~3_combout $end
$var wire 1 [B CPU0|Processor|ALUunit|Add0~37_sumout $end
$var wire 1 \B CPU0|Processor|ALUunit|Mux28~4_combout $end
$var wire 1 ]B CPU0|Processor|ALUunit|Add1~45_sumout $end
$var wire 1 ^B CPU0|Processor|ALUunit|Mux28~5_combout $end
$var wire 1 _B CPU0|Processor|ALUunit|Mux28~6_combout $end
$var wire 1 `B CPU0|Processor|ALUunit|Mux27~0_combout $end
$var wire 1 aB CPU0|Processor|ALUunit|ShiftLeft0~6_combout $end
$var wire 1 bB CPU0|Processor|ALUunit|Mux27~5_combout $end
$var wire 1 cB CPU0|Processor|ALUunit|Mult1~65_sumout $end
$var wire 1 dB CPU0|Processor|ALUunit|Mult0~430_sumout $end
$var wire 1 eB CPU0|Processor|ALUunit|Mult0~16 $end
$var wire 1 fB CPU0|Processor|ALUunit|Mux27~1_combout $end
$var wire 1 gB CPU0|Processor|ALUunit|Add0~57_sumout $end
$var wire 1 hB CPU0|Processor|ALUunit|Mux27~2_combout $end
$var wire 1 iB CPU0|Processor|ALUunit|Add1~65_sumout $end
$var wire 1 jB CPU0|Processor|ALUunit|Mux27~3_combout $end
$var wire 1 kB CPU0|Processor|ALUunit|Mux27~4_combout $end
$var wire 1 lB CPU0|Processor|ALUunit|Add0~45_sumout $end
$var wire 1 mB CPU0|Processor|ALUunit|Mux26~0_combout $end
$var wire 1 nB CPU0|Processor|ALUunit|Mux26~1_combout $end
$var wire 1 oB CPU0|Processor|ALUunit|Mux23~1_combout $end
$var wire 1 pB CPU0|Processor|ALUunit|Mux23~2_combout $end
$var wire 1 qB CPU0|Processor|ALUunit|Mux23~3_combout $end
$var wire 1 rB CPU0|Processor|ALUunit|Mux26~2_combout $end
$var wire 1 sB CPU0|Processor|ALUunit|Mux26~3_combout $end
$var wire 1 tB CPU0|Processor|ALUunit|Mux26~4_combout $end
$var wire 1 uB CPU0|Processor|ALUunit|Mux23~6_combout $end
$var wire 1 vB CPU0|Processor|ALUunit|Add1~53_sumout $end
$var wire 1 wB CPU0|Processor|ALUunit|Mult1~53_sumout $end
$var wire 1 xB CPU0|Processor|ALUunit|Mult0~418_sumout $end
$var wire 1 yB CPU0|Processor|ALUunit|Mult0~17 $end
$var wire 1 zB CPU0|Processor|ALUunit|Mux26~5_combout $end
$var wire 1 {B CPU0|Processor|ALUunit|Mux26~6_combout $end
$var wire 1 |B CPU0|Processor|ALUunit|Mux26~7_combout $end
$var wire 1 }B CPU0|Processor|ALUunit|Mux25~1_combout $end
$var wire 1 ~B CPU0|Processor|ALUunit|Mux25~2_combout $end
$var wire 1 !C CPU0|Processor|ALUunit|Mult1~41_sumout $end
$var wire 1 "C CPU0|Processor|ALUunit|Mult0~406_sumout $end
$var wire 1 #C CPU0|Processor|ALUunit|Mult0~18 $end
$var wire 1 $C CPU0|Processor|ALUunit|Mux25~3_combout $end
$var wire 1 %C CPU0|Processor|ALUunit|Add0~33_sumout $end
$var wire 1 &C CPU0|Processor|ALUunit|Mux25~4_combout $end
$var wire 1 'C CPU0|Processor|ALUunit|Add1~41_sumout $end
$var wire 1 (C CPU0|Processor|ALUunit|Mux25~5_combout $end
$var wire 1 )C CPU0|Processor|ALUunit|Mux25~6_combout $end
$var wire 1 *C CPU0|Processor|ALUunit|Mux24~0_combout $end
$var wire 1 +C CPU0|Processor|ALUunit|Mux24~5_combout $end
$var wire 1 ,C CPU0|Processor|ALUunit|Mult1~61_sumout $end
$var wire 1 -C CPU0|Processor|ALUunit|Mult0~426_sumout $end
$var wire 1 .C CPU0|Processor|ALUunit|Mult0~19 $end
$var wire 1 /C CPU0|Processor|ALUunit|Mux24~1_combout $end
$var wire 1 0C CPU0|Processor|ALUunit|Add0~53_sumout $end
$var wire 1 1C CPU0|Processor|ALUunit|Mux24~2_combout $end
$var wire 1 2C CPU0|Processor|ALUunit|Add1~61_sumout $end
$var wire 1 3C CPU0|Processor|ALUunit|Mux24~3_combout $end
$var wire 1 4C CPU0|Processor|ALUunit|Mux24~4_combout $end
$var wire 1 5C CPU0|Processor|ALUunit|ShiftLeft0~5_combout $end
$var wire 1 6C CPU0|Processor|ALUunit|Mux23~4_combout $end
$var wire 1 7C CPU0|Processor|ALUunit|Mux23~5_combout $end
$var wire 1 8C CPU0|Processor|ALUunit|Add0~41_sumout $end
$var wire 1 9C CPU0|Processor|ALUunit|Mux23~0_combout $end
$var wire 1 :C CPU0|Processor|ALUunit|Mult1~49_sumout $end
$var wire 1 ;C CPU0|Processor|ALUunit|Mult0~414_sumout $end
$var wire 1 <C CPU0|Processor|ALUunit|Mult0~20 $end
$var wire 1 =C CPU0|Processor|ALUunit|Mux23~7_combout $end
$var wire 1 >C CPU0|Processor|ALUunit|Add1~49_sumout $end
$var wire 1 ?C CPU0|Processor|ALUunit|Mux23~8_combout $end
$var wire 1 @C CPU0|Processor|ALUunit|Mux22~0_combout $end
$var wire 1 AC CPU0|Processor|ALUunit|Mult1~57_sumout $end
$var wire 1 BC CPU0|Processor|ALUunit|Mult0~422_sumout $end
$var wire 1 CC CPU0|Processor|ALUunit|Mult0~21 $end
$var wire 1 DC CPU0|Processor|ALUunit|Mux22~1_combout $end
$var wire 1 EC CPU0|Processor|ALUunit|Add0~49_sumout $end
$var wire 1 FC CPU0|Processor|ALUunit|Mux22~2_combout $end
$var wire 1 GC CPU0|Processor|ALUunit|Add1~57_sumout $end
$var wire 1 HC CPU0|Processor|ALUunit|Mux22~3_combout $end
$var wire 1 IC CPU0|Processor|ALUunit|Mux22~4_combout $end
$var wire 1 JC CPU0|Processor|ALUunit|Mux21~0_combout $end
$var wire 1 KC CPU0|Processor|ALUunit|Mux21~5_combout $end
$var wire 1 LC CPU0|Processor|ALUunit|Mult1~81_sumout $end
$var wire 1 MC CPU0|Processor|ALUunit|Mult0~446_sumout $end
$var wire 1 NC CPU0|Processor|ALUunit|Mult0~22 $end
$var wire 1 OC CPU0|Processor|ALUunit|Mux21~1_combout $end
$var wire 1 PC CPU0|Processor|ALUunit|Add0~73_sumout $end
$var wire 1 QC CPU0|Processor|ALUunit|Mux21~2_combout $end
$var wire 1 RC CPU0|Processor|ALUunit|Add1~81_sumout $end
$var wire 1 SC CPU0|Processor|ALUunit|Mux21~3_combout $end
$var wire 1 TC CPU0|Processor|ALUunit|Mux21~4_combout $end
$var wire 1 UC CPU0|Processor|ALUunit|Mux20~0_combout $end
$var wire 1 VC CPU0|Processor|ALUunit|Mux20~1_combout $end
$var wire 1 WC CPU0|Processor|ALUunit|Mux20~2_combout $end
$var wire 1 XC CPU0|Processor|ALUunit|Mult1~77_sumout $end
$var wire 1 YC CPU0|Processor|ALUunit|Mult0~442_sumout $end
$var wire 1 ZC CPU0|Processor|ALUunit|Mult0~23 $end
$var wire 1 [C CPU0|Processor|ALUunit|Mux20~3_combout $end
$var wire 1 \C CPU0|Processor|ALUunit|Add0~69_sumout $end
$var wire 1 ]C CPU0|Processor|ALUunit|Mux20~4_combout $end
$var wire 1 ^C CPU0|Processor|ALUunit|Add1~77_sumout $end
$var wire 1 _C CPU0|Processor|ALUunit|Mux20~5_combout $end
$var wire 1 `C CPU0|Processor|ALUunit|Mux20~6_combout $end
$var wire 1 aC CPU0|Processor|Mux41~0_combout $end
$var wire 1 bC CPU0|Processor|Mux62~0_combout $end
$var wire 1 cC CPU0|Processor|Mux48~0_combout $end
$var wire 1 dC CPU0|Processor|Mux58~0_combout $end
$var wire 1 eC CPU0|Processor|Mux56~0_combout $end
$var wire 1 fC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 gC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout $end
$var wire 1 hC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 iC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout $end
$var wire 1 jC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 kC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 lC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 mC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 nC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 oC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 pC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 qC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 rC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout $end
$var wire 1 sC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 tC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 uC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 vC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 wC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 xC MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 yC auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q $end
$var wire 1 zC auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q $end
$var wire 1 {C MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 |C MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 }C MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 ~C MEMDATA|wMemWriteMB0~2_combout $end
$var wire 1 !D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 "D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 #D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout $end
$var wire 1 $D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 %D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout $end
$var wire 1 &D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 'D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 (D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 )D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 *D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 +D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 ,D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 -D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 .D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 /D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 0D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 1D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 2D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 3D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 4D auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q $end
$var wire 1 5D auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q $end
$var wire 1 6D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 7D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 8D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 9D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 :D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout $end
$var wire 1 ;D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 <D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 =D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 >D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 ?D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 @D MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 AD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 BD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 CD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout $end
$var wire 1 DD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 ED MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 FD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 GD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 HD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 ID MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 JD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q $end
$var wire 1 KD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q $end
$var wire 1 LD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 MD MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 ND MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 OD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout $end
$var wire 1 PD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout $end
$var wire 1 QD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout $end
$var wire 1 RD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout $end
$var wire 1 SD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout $end
$var wire 1 TD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q $end
$var wire 1 UD altera_internal_jtag~TCKUTAP $end
$var wire 1 VD break0|Equal1~0_combout $end
$var wire 1 WD break0|Equal1~1_combout $end
$var wire 1 XD break0|Equal1~2_combout $end
$var wire 1 YD break0|Equal1~3_combout $end
$var wire 1 ZD break0|Equal1~4_combout $end
$var wire 1 [D break0|Equal1~5_combout $end
$var wire 1 \D break0|Equal1~6_combout $end
$var wire 1 ]D break0|Equal1~7_combout $end
$var wire 1 ^D break0|Equal1~8_combout $end
$var wire 1 _D break0|Equal1~9_combout $end
$var wire 1 `D break0|Equal1~10_combout $end
$var wire 1 aD break0|Equal1~11_combout $end
$var wire 1 bD break0|Equal1~12_combout $end
$var wire 1 cD break0|always1~0_combout $end
$var wire 1 dD break0|oBreak~q $end
$var wire 1 eD CLOCK0|always3~0_combout $end
$var wire 1 fD CLOCK0|CLKSelectAuto~q $end
$var wire 1 gD CLOCK0|CLK~combout $end
$var wire 1 hD VGA0|VGA0|LessThan1~7_combout $end
$var wire 1 iD VGA0|VGA0|LessThan1~9_combout $end
$var wire 1 jD Sintetizador0|SSC1|always0~2_combout $end
$var wire 1 kD VGA0|VGA0|LessThan1~10_combout $end
$var wire 1 lD Sintetizador0|SSC1|always0~3_combout $end
$var wire 1 mD Sintetizador0|SSC1|always0~4_combout $end
$var wire 1 nD Sintetizador0|SSC1|always0~5_combout $end
$var wire 1 oD Sintetizador0|SSC1|always0~6_combout $end
$var wire 1 pD Sintetizador0|SSC1|always0~7_combout $end
$var wire 1 qD Sintetizador0|SSC1|Mult0~8_resulta $end
$var wire 1 rD Sintetizador0|SSC1|regRead~0_combout $end
$var wire 1 sD Sintetizador0|SSC1|regRead~q $end
$var wire 1 tD Sintetizador0|SSC1|Add0~1_sumout $end
$var wire 1 uD Sintetizador0|SSC1|counter[0][29]~3_combout $end
$var wire 1 vD Sintetizador0|SSC1|counter[0][0]~q $end
$var wire 1 wD Sintetizador0|SSC1|Add0~2 $end
$var wire 1 xD Sintetizador0|SSC1|Add0~25_sumout $end
$var wire 1 yD Sintetizador0|SSC1|Mult0~9 $end
$var wire 1 zD Sintetizador0|SSC1|counter[0][1]~q $end
$var wire 1 {D Sintetizador0|SSC1|Add0~26 $end
$var wire 1 |D Sintetizador0|SSC1|Add0~21_sumout $end
$var wire 1 }D Sintetizador0|SSC1|Mult0~10 $end
$var wire 1 ~D Sintetizador0|SSC1|counter[0][2]~q $end
$var wire 1 !E Sintetizador0|SSC1|Add0~22 $end
$var wire 1 "E Sintetizador0|SSC1|Add0~13_sumout $end
$var wire 1 #E Sintetizador0|SSC1|Mult0~11 $end
$var wire 1 $E Sintetizador0|SSC1|counter[0][3]~q $end
$var wire 1 %E Sintetizador0|SSC1|Add0~14 $end
$var wire 1 &E Sintetizador0|SSC1|Add0~17_sumout $end
$var wire 1 'E Sintetizador0|SSC1|Mult0~12 $end
$var wire 1 (E Sintetizador0|SSC1|counter[0][4]~q $end
$var wire 1 )E Sintetizador0|SSC1|Add0~18 $end
$var wire 1 *E Sintetizador0|SSC1|Add0~125_sumout $end
$var wire 1 +E Sintetizador0|SSC1|Mult0~13 $end
$var wire 1 ,E Sintetizador0|SSC1|counter[0][5]~q $end
$var wire 1 -E Sintetizador0|SSC1|Add0~126 $end
$var wire 1 .E Sintetizador0|SSC1|Add0~121_sumout $end
$var wire 1 /E Sintetizador0|SSC1|Mult0~14 $end
$var wire 1 0E Sintetizador0|SSC1|counter[0][6]~q $end
$var wire 1 1E Sintetizador0|SSC1|Add0~122 $end
$var wire 1 2E Sintetizador0|SSC1|Add0~57_sumout $end
$var wire 1 3E Sintetizador0|SSC1|Mult0~15 $end
$var wire 1 4E Sintetizador0|SSC1|counter[0][7]~q $end
$var wire 1 5E Sintetizador0|SSC1|Add0~58 $end
$var wire 1 6E Sintetizador0|SSC1|Add0~61_sumout $end
$var wire 1 7E Sintetizador0|SSC1|Mult0~16 $end
$var wire 1 8E Sintetizador0|SSC1|counter[0][8]~q $end
$var wire 1 9E Sintetizador0|SSC1|Add0~62 $end
$var wire 1 :E Sintetizador0|SSC1|Add0~65_sumout $end
$var wire 1 ;E Sintetizador0|SSC1|Mult0~17 $end
$var wire 1 <E Sintetizador0|SSC1|counter[0][9]~q $end
$var wire 1 =E Sintetizador0|SSC1|Add0~66 $end
$var wire 1 >E Sintetizador0|SSC1|Add0~69_sumout $end
$var wire 1 ?E Sintetizador0|SSC1|Mult0~18 $end
$var wire 1 @E Sintetizador0|SSC1|counter[0][10]~q $end
$var wire 1 AE Sintetizador0|SSC1|Add0~70 $end
$var wire 1 BE Sintetizador0|SSC1|Add0~73_sumout $end
$var wire 1 CE Sintetizador0|SSC1|Mult0~19 $end
$var wire 1 DE Sintetizador0|SSC1|counter[0][11]~q $end
$var wire 1 EE Sintetizador0|SSC1|Add0~74 $end
$var wire 1 FE Sintetizador0|SSC1|Add0~29_sumout $end
$var wire 1 GE Sintetizador0|SSC1|Mult0~20 $end
$var wire 1 HE Sintetizador0|SSC1|counter[0][12]~q $end
$var wire 1 IE Sintetizador0|SSC1|Add0~30 $end
$var wire 1 JE Sintetizador0|SSC1|Add0~33_sumout $end
$var wire 1 KE Sintetizador0|SSC1|Mult0~21 $end
$var wire 1 LE Sintetizador0|SSC1|counter[0][13]~q $end
$var wire 1 ME Sintetizador0|SSC1|Add0~34 $end
$var wire 1 NE Sintetizador0|SSC1|Add0~37_sumout $end
$var wire 1 OE Sintetizador0|SSC1|Mult0~22 $end
$var wire 1 PE Sintetizador0|SSC1|counter[0][14]~q $end
$var wire 1 QE Sintetizador0|SSC1|Add0~38 $end
$var wire 1 RE Sintetizador0|SSC1|Add0~41_sumout $end
$var wire 1 SE Sintetizador0|SSC1|Mult0~23 $end
$var wire 1 TE Sintetizador0|SSC1|counter[0][15]~q $end
$var wire 1 UE Sintetizador0|SSC1|Add0~42 $end
$var wire 1 VE Sintetizador0|SSC1|Add0~45_sumout $end
$var wire 1 WE Sintetizador0|SSC1|Mult0~24 $end
$var wire 1 XE Sintetizador0|SSC1|counter[0][16]~q $end
$var wire 1 YE Sintetizador0|SSC1|Add0~46 $end
$var wire 1 ZE Sintetizador0|SSC1|Add0~9_sumout $end
$var wire 1 [E Sintetizador0|SSC1|Mult0~25 $end
$var wire 1 \E Sintetizador0|SSC1|counter[0][17]~q $end
$var wire 1 ]E Sintetizador0|SSC1|Add0~10 $end
$var wire 1 ^E Sintetizador0|SSC1|Add0~49_sumout $end
$var wire 1 _E Sintetizador0|SSC1|Mult0~26 $end
$var wire 1 `E Sintetizador0|SSC1|counter[0][18]~q $end
$var wire 1 aE Sintetizador0|SSC1|Add0~50 $end
$var wire 1 bE Sintetizador0|SSC1|Add0~5_sumout $end
$var wire 1 cE Sintetizador0|SSC1|Mult0~27 $end
$var wire 1 dE Sintetizador0|SSC1|counter[0][19]~q $end
$var wire 1 eE Sintetizador0|SSC1|occupied~18_combout $end
$var wire 1 fE Sintetizador0|SSC1|occupied~19_combout $end
$var wire 1 gE Sintetizador0|SSC1|Add0~6 $end
$var wire 1 hE Sintetizador0|SSC1|Add0~93_sumout $end
$var wire 1 iE Sintetizador0|SSC1|counter[0][20]~q $end
$var wire 1 jE Sintetizador0|SSC1|Add0~94 $end
$var wire 1 kE Sintetizador0|SSC1|Add0~97_sumout $end
$var wire 1 lE Sintetizador0|SSC1|counter[0][21]~q $end
$var wire 1 mE Sintetizador0|SSC1|Add0~98 $end
$var wire 1 nE Sintetizador0|SSC1|Add0~101_sumout $end
$var wire 1 oE Sintetizador0|SSC1|counter[0][22]~q $end
$var wire 1 pE Sintetizador0|SSC1|Add0~102 $end
$var wire 1 qE Sintetizador0|SSC1|Add0~105_sumout $end
$var wire 1 rE Sintetizador0|SSC1|counter[0][23]~q $end
$var wire 1 sE Sintetizador0|SSC1|Add0~106 $end
$var wire 1 tE Sintetizador0|SSC1|Add0~109_sumout $end
$var wire 1 uE Sintetizador0|SSC1|counter[0][24]~q $end
$var wire 1 vE Sintetizador0|SSC1|Add0~110 $end
$var wire 1 wE Sintetizador0|SSC1|Add0~113_sumout $end
$var wire 1 xE Sintetizador0|SSC1|counter[0][25]~q $end
$var wire 1 yE Sintetizador0|SSC1|Add0~114 $end
$var wire 1 zE Sintetizador0|SSC1|Add0~117_sumout $end
$var wire 1 {E Sintetizador0|SSC1|counter[0][26]~q $end
$var wire 1 |E Sintetizador0|SSC1|Add0~118 $end
$var wire 1 }E Sintetizador0|SSC1|Add0~53_sumout $end
$var wire 1 ~E Sintetizador0|SSC1|counter[0][27]~q $end
$var wire 1 !F Sintetizador0|SSC1|occupied~20_combout $end
$var wire 1 "F Sintetizador0|SSC1|Add0~54 $end
$var wire 1 #F Sintetizador0|SSC1|Add0~81_sumout $end
$var wire 1 $F Sintetizador0|SSC1|counter[0][28]~q $end
$var wire 1 %F Sintetizador0|SSC1|Add0~82 $end
$var wire 1 &F Sintetizador0|SSC1|Add0~77_sumout $end
$var wire 1 'F Sintetizador0|SSC1|counter[0][29]~q $end
$var wire 1 (F Sintetizador0|SSC1|Add0~78 $end
$var wire 1 )F Sintetizador0|SSC1|Add0~85_sumout $end
$var wire 1 *F Sintetizador0|SSC1|counter[0][30]~q $end
$var wire 1 +F Sintetizador0|SSC1|Add0~86 $end
$var wire 1 ,F Sintetizador0|SSC1|Add0~89_sumout $end
$var wire 1 -F Sintetizador0|SSC1|counter[0][31]~q $end
$var wire 1 .F Sintetizador0|SSC1|occupied~21_combout $end
$var wire 1 /F Sintetizador0|SSC1|occupied~22_combout $end
$var wire 1 0F Sintetizador0|SSC1|occupied~23_combout $end
$var wire 1 1F Sintetizador0|SSC1|occupied~50_combout $end
$var wire 1 2F Sintetizador0|SSC1|occupied~51_combout $end
$var wire 1 3F Sintetizador0|SSC1|Add1~57_sumout $end
$var wire 1 4F Sintetizador0|SSC1|counter[1][26]~5_combout $end
$var wire 1 5F Sintetizador0|SSC1|counter[1][0]~q $end
$var wire 1 6F Sintetizador0|SSC1|Add1~58 $end
$var wire 1 7F Sintetizador0|SSC1|Add1~61_sumout $end
$var wire 1 8F Sintetizador0|SSC1|counter[1][1]~q $end
$var wire 1 9F Sintetizador0|SSC1|Add1~62 $end
$var wire 1 :F Sintetizador0|SSC1|Add1~65_sumout $end
$var wire 1 ;F Sintetizador0|SSC1|counter[1][2]~q $end
$var wire 1 <F Sintetizador0|SSC1|Add1~66 $end
$var wire 1 =F Sintetizador0|SSC1|Add1~9_sumout $end
$var wire 1 >F Sintetizador0|SSC1|counter[1][3]~q $end
$var wire 1 ?F Sintetizador0|SSC1|Add1~10 $end
$var wire 1 @F Sintetizador0|SSC1|Add1~69_sumout $end
$var wire 1 AF Sintetizador0|SSC1|counter[1][4]~q $end
$var wire 1 BF Sintetizador0|SSC1|Add1~70 $end
$var wire 1 CF Sintetizador0|SSC1|Add1~121_sumout $end
$var wire 1 DF Sintetizador0|SSC1|counter[1][5]~q $end
$var wire 1 EF Sintetizador0|SSC1|Add1~122 $end
$var wire 1 FF Sintetizador0|SSC1|Add1~125_sumout $end
$var wire 1 GF Sintetizador0|SSC1|counter[1][6]~q $end
$var wire 1 HF Sintetizador0|SSC1|Add1~126 $end
$var wire 1 IF Sintetizador0|SSC1|Add1~29_sumout $end
$var wire 1 JF Sintetizador0|SSC1|counter[1][7]~q $end
$var wire 1 KF Sintetizador0|SSC1|Add1~30 $end
$var wire 1 LF Sintetizador0|SSC1|Add1~33_sumout $end
$var wire 1 MF Sintetizador0|SSC1|counter[1][8]~q $end
$var wire 1 NF Sintetizador0|SSC1|Add1~34 $end
$var wire 1 OF Sintetizador0|SSC1|Add1~37_sumout $end
$var wire 1 PF Sintetizador0|SSC1|counter[1][9]~q $end
$var wire 1 QF Sintetizador0|SSC1|Add1~38 $end
$var wire 1 RF Sintetizador0|SSC1|Add1~41_sumout $end
$var wire 1 SF Sintetizador0|SSC1|counter[1][10]~q $end
$var wire 1 TF Sintetizador0|SSC1|Add1~42 $end
$var wire 1 UF Sintetizador0|SSC1|Add1~45_sumout $end
$var wire 1 VF Sintetizador0|SSC1|counter[1][11]~q $end
$var wire 1 WF Sintetizador0|SSC1|Add1~46 $end
$var wire 1 XF Sintetizador0|SSC1|Add1~49_sumout $end
$var wire 1 YF Sintetizador0|SSC1|counter[1][12]~q $end
$var wire 1 ZF Sintetizador0|SSC1|Add1~50 $end
$var wire 1 [F Sintetizador0|SSC1|Add1~5_sumout $end
$var wire 1 \F Sintetizador0|SSC1|counter[1][13]~q $end
$var wire 1 ]F Sintetizador0|SSC1|Add1~6 $end
$var wire 1 ^F Sintetizador0|SSC1|Add1~73_sumout $end
$var wire 1 _F Sintetizador0|SSC1|counter[1][14]~q $end
$var wire 1 `F Sintetizador0|SSC1|Add1~74 $end
$var wire 1 aF Sintetizador0|SSC1|Add1~1_sumout $end
$var wire 1 bF Sintetizador0|SSC1|counter[1][15]~q $end
$var wire 1 cF Sintetizador0|SSC1|Add1~2 $end
$var wire 1 dF Sintetizador0|SSC1|Add1~13_sumout $end
$var wire 1 eF Sintetizador0|SSC1|counter[1][16]~q $end
$var wire 1 fF Sintetizador0|SSC1|Add1~14 $end
$var wire 1 gF Sintetizador0|SSC1|Add1~25_sumout $end
$var wire 1 hF Sintetizador0|SSC1|counter[1][17]~q $end
$var wire 1 iF Sintetizador0|SSC1|Add1~26 $end
$var wire 1 jF Sintetizador0|SSC1|Add1~17_sumout $end
$var wire 1 kF Sintetizador0|SSC1|counter[1][18]~q $end
$var wire 1 lF Sintetizador0|SSC1|Add1~18 $end
$var wire 1 mF Sintetizador0|SSC1|Add1~21_sumout $end
$var wire 1 nF Sintetizador0|SSC1|counter[1][19]~q $end
$var wire 1 oF Sintetizador0|SSC1|occupied~30_combout $end
$var wire 1 pF Sintetizador0|SSC1|occupied~31_combout $end
$var wire 1 qF Sintetizador0|SSC1|Add1~22 $end
$var wire 1 rF Sintetizador0|SSC1|Add1~101_sumout $end
$var wire 1 sF Sintetizador0|SSC1|counter[1][20]~q $end
$var wire 1 tF Sintetizador0|SSC1|Add1~102 $end
$var wire 1 uF Sintetizador0|SSC1|Add1~105_sumout $end
$var wire 1 vF Sintetizador0|SSC1|counter[1][21]~q $end
$var wire 1 wF Sintetizador0|SSC1|Add1~106 $end
$var wire 1 xF Sintetizador0|SSC1|Add1~109_sumout $end
$var wire 1 yF Sintetizador0|SSC1|counter[1][22]~q $end
$var wire 1 zF Sintetizador0|SSC1|Add1~110 $end
$var wire 1 {F Sintetizador0|SSC1|Add1~113_sumout $end
$var wire 1 |F Sintetizador0|SSC1|counter[1][23]~q $end
$var wire 1 }F Sintetizador0|SSC1|Add1~114 $end
$var wire 1 ~F Sintetizador0|SSC1|Add1~117_sumout $end
$var wire 1 !G Sintetizador0|SSC1|counter[1][24]~q $end
$var wire 1 "G Sintetizador0|SSC1|Add1~118 $end
$var wire 1 #G Sintetizador0|SSC1|Add1~53_sumout $end
$var wire 1 $G Sintetizador0|SSC1|counter[1][25]~q $end
$var wire 1 %G Sintetizador0|SSC1|occupied~32_combout $end
$var wire 1 &G Sintetizador0|SSC1|Add1~54 $end
$var wire 1 'G Sintetizador0|SSC1|Add1~77_sumout $end
$var wire 1 (G Sintetizador0|SSC1|counter[1][26]~q $end
$var wire 1 )G Sintetizador0|SSC1|Add1~78 $end
$var wire 1 *G Sintetizador0|SSC1|Add1~89_sumout $end
$var wire 1 +G Sintetizador0|SSC1|counter[1][27]~q $end
$var wire 1 ,G Sintetizador0|SSC1|Add1~90 $end
$var wire 1 -G Sintetizador0|SSC1|Add1~97_sumout $end
$var wire 1 .G Sintetizador0|SSC1|counter[1][28]~q $end
$var wire 1 /G Sintetizador0|SSC1|Add1~98 $end
$var wire 1 0G Sintetizador0|SSC1|Add1~81_sumout $end
$var wire 1 1G Sintetizador0|SSC1|counter[1][29]~q $end
$var wire 1 2G Sintetizador0|SSC1|Add1~82 $end
$var wire 1 3G Sintetizador0|SSC1|Add1~85_sumout $end
$var wire 1 4G Sintetizador0|SSC1|counter[1][30]~q $end
$var wire 1 5G Sintetizador0|SSC1|Add1~86 $end
$var wire 1 6G Sintetizador0|SSC1|Add1~93_sumout $end
$var wire 1 7G Sintetizador0|SSC1|counter[1][31]~q $end
$var wire 1 8G Sintetizador0|SSC1|occupied~33_combout $end
$var wire 1 9G Sintetizador0|SSC1|occupied~34_combout $end
$var wire 1 :G Sintetizador0|SSC1|occupied~35_combout $end
$var wire 1 ;G Sintetizador0|SSC1|occupied~52_combout $end
$var wire 1 <G Sintetizador0|SSC1|occupied~53_combout $end
$var wire 1 =G Sintetizador0|SSC1|Add2~57_sumout $end
$var wire 1 >G Sintetizador0|SSC1|counter[2][25]~6_combout $end
$var wire 1 ?G Sintetizador0|SSC1|counter[2][0]~q $end
$var wire 1 @G Sintetizador0|SSC1|Add2~58 $end
$var wire 1 AG Sintetizador0|SSC1|Add2~61_sumout $end
$var wire 1 BG Sintetizador0|SSC1|counter[2][1]~q $end
$var wire 1 CG Sintetizador0|SSC1|Add2~62 $end
$var wire 1 DG Sintetizador0|SSC1|Add2~65_sumout $end
$var wire 1 EG Sintetizador0|SSC1|counter[2][2]~q $end
$var wire 1 FG Sintetizador0|SSC1|Add2~66 $end
$var wire 1 GG Sintetizador0|SSC1|Add2~69_sumout $end
$var wire 1 HG Sintetizador0|SSC1|counter[2][3]~q $end
$var wire 1 IG Sintetizador0|SSC1|Add2~70 $end
$var wire 1 JG Sintetizador0|SSC1|Add2~73_sumout $end
$var wire 1 KG Sintetizador0|SSC1|counter[2][4]~q $end
$var wire 1 LG Sintetizador0|SSC1|Add2~74 $end
$var wire 1 MG Sintetizador0|SSC1|Add2~125_sumout $end
$var wire 1 NG Sintetizador0|SSC1|counter[2][5]~q $end
$var wire 1 OG Sintetizador0|SSC1|Add2~126 $end
$var wire 1 PG Sintetizador0|SSC1|Add2~121_sumout $end
$var wire 1 QG Sintetizador0|SSC1|counter[2][6]~q $end
$var wire 1 RG Sintetizador0|SSC1|Add2~122 $end
$var wire 1 SG Sintetizador0|SSC1|Add2~9_sumout $end
$var wire 1 TG Sintetizador0|SSC1|counter[2][7]~q $end
$var wire 1 UG Sintetizador0|SSC1|Add2~10 $end
$var wire 1 VG Sintetizador0|SSC1|Add2~33_sumout $end
$var wire 1 WG Sintetizador0|SSC1|counter[2][8]~q $end
$var wire 1 XG Sintetizador0|SSC1|Add2~34 $end
$var wire 1 YG Sintetizador0|SSC1|Add2~1_sumout $end
$var wire 1 ZG Sintetizador0|SSC1|counter[2][9]~q $end
$var wire 1 [G Sintetizador0|SSC1|Add2~2 $end
$var wire 1 \G Sintetizador0|SSC1|Add2~37_sumout $end
$var wire 1 ]G Sintetizador0|SSC1|counter[2][10]~q $end
$var wire 1 ^G Sintetizador0|SSC1|Add2~38 $end
$var wire 1 _G Sintetizador0|SSC1|Add2~41_sumout $end
$var wire 1 `G Sintetizador0|SSC1|counter[2][11]~q $end
$var wire 1 aG Sintetizador0|SSC1|Add2~42 $end
$var wire 1 bG Sintetizador0|SSC1|Add2~45_sumout $end
$var wire 1 cG Sintetizador0|SSC1|counter[2][12]~q $end
$var wire 1 dG Sintetizador0|SSC1|Add2~46 $end
$var wire 1 eG Sintetizador0|SSC1|Add2~49_sumout $end
$var wire 1 fG Sintetizador0|SSC1|counter[2][13]~q $end
$var wire 1 gG Sintetizador0|SSC1|Add2~50 $end
$var wire 1 hG Sintetizador0|SSC1|Add2~5_sumout $end
$var wire 1 iG Sintetizador0|SSC1|counter[2][14]~q $end
$var wire 1 jG Sintetizador0|SSC1|Add2~6 $end
$var wire 1 kG Sintetizador0|SSC1|Add2~13_sumout $end
$var wire 1 lG Sintetizador0|SSC1|counter[2][15]~q $end
$var wire 1 mG Sintetizador0|SSC1|Add2~14 $end
$var wire 1 nG Sintetizador0|SSC1|Add2~17_sumout $end
$var wire 1 oG Sintetizador0|SSC1|counter[2][16]~q $end
$var wire 1 pG Sintetizador0|SSC1|Add2~18 $end
$var wire 1 qG Sintetizador0|SSC1|Add2~21_sumout $end
$var wire 1 rG Sintetizador0|SSC1|counter[2][17]~q $end
$var wire 1 sG Sintetizador0|SSC1|Add2~22 $end
$var wire 1 tG Sintetizador0|SSC1|Add2~25_sumout $end
$var wire 1 uG Sintetizador0|SSC1|counter[2][18]~q $end
$var wire 1 vG Sintetizador0|SSC1|occupied~36_combout $end
$var wire 1 wG Sintetizador0|SSC1|Add2~26 $end
$var wire 1 xG Sintetizador0|SSC1|Add2~29_sumout $end
$var wire 1 yG Sintetizador0|SSC1|counter[2][19]~q $end
$var wire 1 zG Sintetizador0|SSC1|occupied~37_combout $end
$var wire 1 {G Sintetizador0|SSC1|Add2~30 $end
$var wire 1 |G Sintetizador0|SSC1|Add2~105_sumout $end
$var wire 1 }G Sintetizador0|SSC1|counter[2][20]~q $end
$var wire 1 ~G Sintetizador0|SSC1|Add2~106 $end
$var wire 1 !H Sintetizador0|SSC1|Add2~109_sumout $end
$var wire 1 "H Sintetizador0|SSC1|counter[2][21]~q $end
$var wire 1 #H Sintetizador0|SSC1|Add2~110 $end
$var wire 1 $H Sintetizador0|SSC1|Add2~113_sumout $end
$var wire 1 %H Sintetizador0|SSC1|counter[2][22]~q $end
$var wire 1 &H Sintetizador0|SSC1|Add2~114 $end
$var wire 1 'H Sintetizador0|SSC1|Add2~117_sumout $end
$var wire 1 (H Sintetizador0|SSC1|counter[2][23]~q $end
$var wire 1 )H Sintetizador0|SSC1|Add2~118 $end
$var wire 1 *H Sintetizador0|SSC1|Add2~53_sumout $end
$var wire 1 +H Sintetizador0|SSC1|counter[2][24]~q $end
$var wire 1 ,H Sintetizador0|SSC1|occupied~38_combout $end
$var wire 1 -H Sintetizador0|SSC1|Add2~54 $end
$var wire 1 .H Sintetizador0|SSC1|Add2~77_sumout $end
$var wire 1 /H Sintetizador0|SSC1|counter[2][25]~q $end
$var wire 1 0H Sintetizador0|SSC1|Add2~78 $end
$var wire 1 1H Sintetizador0|SSC1|Add2~81_sumout $end
$var wire 1 2H Sintetizador0|SSC1|counter[2][26]~q $end
$var wire 1 3H Sintetizador0|SSC1|Add2~82 $end
$var wire 1 4H Sintetizador0|SSC1|Add2~101_sumout $end
$var wire 1 5H Sintetizador0|SSC1|counter[2][27]~q $end
$var wire 1 6H Sintetizador0|SSC1|Add2~102 $end
$var wire 1 7H Sintetizador0|SSC1|Add2~85_sumout $end
$var wire 1 8H Sintetizador0|SSC1|counter[2][28]~q $end
$var wire 1 9H Sintetizador0|SSC1|Add2~86 $end
$var wire 1 :H Sintetizador0|SSC1|Add2~89_sumout $end
$var wire 1 ;H Sintetizador0|SSC1|counter[2][29]~q $end
$var wire 1 <H Sintetizador0|SSC1|Add2~90 $end
$var wire 1 =H Sintetizador0|SSC1|Add2~93_sumout $end
$var wire 1 >H Sintetizador0|SSC1|counter[2][30]~q $end
$var wire 1 ?H Sintetizador0|SSC1|occupied~39_combout $end
$var wire 1 @H Sintetizador0|SSC1|Add2~94 $end
$var wire 1 AH Sintetizador0|SSC1|Add2~97_sumout $end
$var wire 1 BH Sintetizador0|SSC1|counter[2][31]~q $end
$var wire 1 CH Sintetizador0|SSC1|occupied~40_combout $end
$var wire 1 DH Sintetizador0|SSC1|occupied~41_combout $end
$var wire 1 EH Sintetizador0|SSC1|occupied~54_combout $end
$var wire 1 FH Sintetizador0|SSC1|occupied~55_combout $end
$var wire 1 GH Sintetizador0|SSC1|Add3~69_sumout $end
$var wire 1 HH Sintetizador0|SSC1|occupied~66_combout $end
$var wire 1 IH Sintetizador0|SSC1|counter[3][26]~4_combout $end
$var wire 1 JH Sintetizador0|SSC1|counter[3][0]~q $end
$var wire 1 KH Sintetizador0|SSC1|Add3~70 $end
$var wire 1 LH Sintetizador0|SSC1|Add3~73_sumout $end
$var wire 1 MH Sintetizador0|SSC1|counter[3][1]~q $end
$var wire 1 NH Sintetizador0|SSC1|Add3~74 $end
$var wire 1 OH Sintetizador0|SSC1|Add3~29_sumout $end
$var wire 1 PH Sintetizador0|SSC1|counter[3][2]~q $end
$var wire 1 QH Sintetizador0|SSC1|Add3~30 $end
$var wire 1 RH Sintetizador0|SSC1|Add3~33_sumout $end
$var wire 1 SH Sintetizador0|SSC1|counter[3][3]~q $end
$var wire 1 TH Sintetizador0|SSC1|Add3~34 $end
$var wire 1 UH Sintetizador0|SSC1|Add3~37_sumout $end
$var wire 1 VH Sintetizador0|SSC1|counter[3][4]~q $end
$var wire 1 WH Sintetizador0|SSC1|Add3~38 $end
$var wire 1 XH Sintetizador0|SSC1|Add3~121_sumout $end
$var wire 1 YH Sintetizador0|SSC1|counter[3][5]~q $end
$var wire 1 ZH Sintetizador0|SSC1|Add3~122 $end
$var wire 1 [H Sintetizador0|SSC1|Add3~125_sumout $end
$var wire 1 \H Sintetizador0|SSC1|counter[3][6]~q $end
$var wire 1 ]H Sintetizador0|SSC1|Add3~126 $end
$var wire 1 ^H Sintetizador0|SSC1|Add3~41_sumout $end
$var wire 1 _H Sintetizador0|SSC1|counter[3][7]~q $end
$var wire 1 `H Sintetizador0|SSC1|Add3~42 $end
$var wire 1 aH Sintetizador0|SSC1|Add3~45_sumout $end
$var wire 1 bH Sintetizador0|SSC1|counter[3][8]~q $end
$var wire 1 cH Sintetizador0|SSC1|Add3~46 $end
$var wire 1 dH Sintetizador0|SSC1|Add3~49_sumout $end
$var wire 1 eH Sintetizador0|SSC1|counter[3][9]~q $end
$var wire 1 fH Sintetizador0|SSC1|Add3~50 $end
$var wire 1 gH Sintetizador0|SSC1|Add3~5_sumout $end
$var wire 1 hH Sintetizador0|SSC1|counter[3][10]~q $end
$var wire 1 iH Sintetizador0|SSC1|Add3~6 $end
$var wire 1 jH Sintetizador0|SSC1|Add3~9_sumout $end
$var wire 1 kH Sintetizador0|SSC1|counter[3][11]~q $end
$var wire 1 lH Sintetizador0|SSC1|Add3~10 $end
$var wire 1 mH Sintetizador0|SSC1|Add3~13_sumout $end
$var wire 1 nH Sintetizador0|SSC1|counter[3][12]~q $end
$var wire 1 oH Sintetizador0|SSC1|Add3~14 $end
$var wire 1 pH Sintetizador0|SSC1|Add3~57_sumout $end
$var wire 1 qH Sintetizador0|SSC1|counter[3][13]~q $end
$var wire 1 rH Sintetizador0|SSC1|Add3~58 $end
$var wire 1 sH Sintetizador0|SSC1|Add3~17_sumout $end
$var wire 1 tH Sintetizador0|SSC1|counter[3][14]~q $end
$var wire 1 uH Sintetizador0|SSC1|Add3~18 $end
$var wire 1 vH Sintetizador0|SSC1|Add3~65_sumout $end
$var wire 1 wH Sintetizador0|SSC1|counter[3][15]~q $end
$var wire 1 xH Sintetizador0|SSC1|Add3~66 $end
$var wire 1 yH Sintetizador0|SSC1|Add3~21_sumout $end
$var wire 1 zH Sintetizador0|SSC1|counter[3][16]~q $end
$var wire 1 {H Sintetizador0|SSC1|Add3~22 $end
$var wire 1 |H Sintetizador0|SSC1|Add3~25_sumout $end
$var wire 1 }H Sintetizador0|SSC1|counter[3][17]~q $end
$var wire 1 ~H Sintetizador0|SSC1|Add3~26 $end
$var wire 1 !I Sintetizador0|SSC1|Add3~1_sumout $end
$var wire 1 "I Sintetizador0|SSC1|counter[3][18]~q $end
$var wire 1 #I Sintetizador0|SSC1|occupied~24_combout $end
$var wire 1 $I Sintetizador0|SSC1|occupied~25_combout $end
$var wire 1 %I Sintetizador0|SSC1|Add3~2 $end
$var wire 1 &I Sintetizador0|SSC1|Add3~61_sumout $end
$var wire 1 'I Sintetizador0|SSC1|counter[3][19]~q $end
$var wire 1 (I Sintetizador0|SSC1|Add3~62 $end
$var wire 1 )I Sintetizador0|SSC1|Add3~101_sumout $end
$var wire 1 *I Sintetizador0|SSC1|counter[3][20]~q $end
$var wire 1 +I Sintetizador0|SSC1|Add3~102 $end
$var wire 1 ,I Sintetizador0|SSC1|Add3~105_sumout $end
$var wire 1 -I Sintetizador0|SSC1|counter[3][21]~q $end
$var wire 1 .I Sintetizador0|SSC1|Add3~106 $end
$var wire 1 /I Sintetizador0|SSC1|Add3~109_sumout $end
$var wire 1 0I Sintetizador0|SSC1|counter[3][22]~q $end
$var wire 1 1I Sintetizador0|SSC1|Add3~110 $end
$var wire 1 2I Sintetizador0|SSC1|Add3~113_sumout $end
$var wire 1 3I Sintetizador0|SSC1|counter[3][23]~q $end
$var wire 1 4I Sintetizador0|SSC1|Add3~114 $end
$var wire 1 5I Sintetizador0|SSC1|Add3~117_sumout $end
$var wire 1 6I Sintetizador0|SSC1|counter[3][24]~q $end
$var wire 1 7I Sintetizador0|SSC1|Add3~118 $end
$var wire 1 8I Sintetizador0|SSC1|Add3~53_sumout $end
$var wire 1 9I Sintetizador0|SSC1|counter[3][25]~q $end
$var wire 1 :I Sintetizador0|SSC1|occupied~26_combout $end
$var wire 1 ;I Sintetizador0|SSC1|Add3~54 $end
$var wire 1 <I Sintetizador0|SSC1|Add3~77_sumout $end
$var wire 1 =I Sintetizador0|SSC1|counter[3][26]~q $end
$var wire 1 >I Sintetizador0|SSC1|Add3~78 $end
$var wire 1 ?I Sintetizador0|SSC1|Add3~81_sumout $end
$var wire 1 @I Sintetizador0|SSC1|counter[3][27]~q $end
$var wire 1 AI Sintetizador0|SSC1|Add3~82 $end
$var wire 1 BI Sintetizador0|SSC1|Add3~97_sumout $end
$var wire 1 CI Sintetizador0|SSC1|counter[3][28]~q $end
$var wire 1 DI Sintetizador0|SSC1|Add3~98 $end
$var wire 1 EI Sintetizador0|SSC1|Add3~85_sumout $end
$var wire 1 FI Sintetizador0|SSC1|counter[3][29]~q $end
$var wire 1 GI Sintetizador0|SSC1|Add3~86 $end
$var wire 1 HI Sintetizador0|SSC1|Add3~89_sumout $end
$var wire 1 II Sintetizador0|SSC1|counter[3][30]~q $end
$var wire 1 JI Sintetizador0|SSC1|Add3~90 $end
$var wire 1 KI Sintetizador0|SSC1|Add3~93_sumout $end
$var wire 1 LI Sintetizador0|SSC1|counter[3][31]~q $end
$var wire 1 MI Sintetizador0|SSC1|occupied~27_combout $end
$var wire 1 NI Sintetizador0|SSC1|occupied~28_combout $end
$var wire 1 OI Sintetizador0|SSC1|occupied~29_combout $end
$var wire 1 PI Sintetizador0|SSC1|always1~1_combout $end
$var wire 1 QI Sintetizador0|SSC1|always1~2_combout $end
$var wire 1 RI Sintetizador0|SSC1|always1~3_combout $end
$var wire 1 SI Sintetizador0|SSC1|always1~4_combout $end
$var wire 1 TI Sintetizador0|SSC1|occupied~56_combout $end
$var wire 1 UI Sintetizador0|SSC1|occupied~57_combout $end
$var wire 1 VI Sintetizador0|SSC1|Add4~65_sumout $end
$var wire 1 WI Sintetizador0|SSC1|occupied~58_combout $end
$var wire 1 XI Sintetizador0|SSC1|counter[4][31]~0_combout $end
$var wire 1 YI Sintetizador0|SSC1|counter[4][0]~q $end
$var wire 1 ZI Sintetizador0|SSC1|Add4~66 $end
$var wire 1 [I Sintetizador0|SSC1|Add4~69_sumout $end
$var wire 1 \I Sintetizador0|SSC1|counter[4][1]~q $end
$var wire 1 ]I Sintetizador0|SSC1|Add4~70 $end
$var wire 1 ^I Sintetizador0|SSC1|Add4~73_sumout $end
$var wire 1 _I Sintetizador0|SSC1|counter[4][2]~q $end
$var wire 1 `I Sintetizador0|SSC1|Add4~74 $end
$var wire 1 aI Sintetizador0|SSC1|Add4~29_sumout $end
$var wire 1 bI Sintetizador0|SSC1|counter[4][3]~q $end
$var wire 1 cI Sintetizador0|SSC1|Add4~30 $end
$var wire 1 dI Sintetizador0|SSC1|Add4~33_sumout $end
$var wire 1 eI Sintetizador0|SSC1|counter[4][4]~q $end
$var wire 1 fI Sintetizador0|SSC1|Add4~34 $end
$var wire 1 gI Sintetizador0|SSC1|Add4~121_sumout $end
$var wire 1 hI Sintetizador0|SSC1|counter[4][5]~q $end
$var wire 1 iI Sintetizador0|SSC1|Add4~122 $end
$var wire 1 jI Sintetizador0|SSC1|Add4~125_sumout $end
$var wire 1 kI Sintetizador0|SSC1|counter[4][6]~q $end
$var wire 1 lI Sintetizador0|SSC1|Add4~126 $end
$var wire 1 mI Sintetizador0|SSC1|Add4~61_sumout $end
$var wire 1 nI Sintetizador0|SSC1|counter[4][7]~q $end
$var wire 1 oI Sintetizador0|SSC1|Add4~62 $end
$var wire 1 pI Sintetizador0|SSC1|Add4~37_sumout $end
$var wire 1 qI Sintetizador0|SSC1|counter[4][8]~q $end
$var wire 1 rI Sintetizador0|SSC1|Add4~38 $end
$var wire 1 sI Sintetizador0|SSC1|Add4~41_sumout $end
$var wire 1 tI Sintetizador0|SSC1|counter[4][9]~q $end
$var wire 1 uI Sintetizador0|SSC1|Add4~42 $end
$var wire 1 vI Sintetizador0|SSC1|Add4~1_sumout $end
$var wire 1 wI Sintetizador0|SSC1|counter[4][10]~q $end
$var wire 1 xI Sintetizador0|SSC1|Add4~2 $end
$var wire 1 yI Sintetizador0|SSC1|Add4~25_sumout $end
$var wire 1 zI Sintetizador0|SSC1|counter[4][11]~q $end
$var wire 1 {I Sintetizador0|SSC1|Add4~26 $end
$var wire 1 |I Sintetizador0|SSC1|Add4~21_sumout $end
$var wire 1 }I Sintetizador0|SSC1|counter[4][12]~q $end
$var wire 1 ~I Sintetizador0|SSC1|Add4~22 $end
$var wire 1 !J Sintetizador0|SSC1|Add4~17_sumout $end
$var wire 1 "J Sintetizador0|SSC1|counter[4][13]~q $end
$var wire 1 #J Sintetizador0|SSC1|Add4~18 $end
$var wire 1 $J Sintetizador0|SSC1|Add4~57_sumout $end
$var wire 1 %J Sintetizador0|SSC1|counter[4][14]~q $end
$var wire 1 &J Sintetizador0|SSC1|Add4~58 $end
$var wire 1 'J Sintetizador0|SSC1|Add4~5_sumout $end
$var wire 1 (J Sintetizador0|SSC1|counter[4][15]~q $end
$var wire 1 )J Sintetizador0|SSC1|Add4~6 $end
$var wire 1 *J Sintetizador0|SSC1|Add4~13_sumout $end
$var wire 1 +J Sintetizador0|SSC1|counter[4][16]~q $end
$var wire 1 ,J Sintetizador0|SSC1|Add4~14 $end
$var wire 1 -J Sintetizador0|SSC1|Add4~45_sumout $end
$var wire 1 .J Sintetizador0|SSC1|counter[4][17]~q $end
$var wire 1 /J Sintetizador0|SSC1|Add4~46 $end
$var wire 1 0J Sintetizador0|SSC1|Add4~49_sumout $end
$var wire 1 1J Sintetizador0|SSC1|counter[4][18]~q $end
$var wire 1 2J Sintetizador0|SSC1|Add4~50 $end
$var wire 1 3J Sintetizador0|SSC1|Add4~9_sumout $end
$var wire 1 4J Sintetizador0|SSC1|counter[4][19]~q $end
$var wire 1 5J Sintetizador0|SSC1|occupied~0_combout $end
$var wire 1 6J Sintetizador0|SSC1|occupied~1_combout $end
$var wire 1 7J Sintetizador0|SSC1|Add4~10 $end
$var wire 1 8J Sintetizador0|SSC1|Add4~81_sumout $end
$var wire 1 9J Sintetizador0|SSC1|counter[4][20]~q $end
$var wire 1 :J Sintetizador0|SSC1|Add4~82 $end
$var wire 1 ;J Sintetizador0|SSC1|Add4~85_sumout $end
$var wire 1 <J Sintetizador0|SSC1|counter[4][21]~q $end
$var wire 1 =J Sintetizador0|SSC1|Add4~86 $end
$var wire 1 >J Sintetizador0|SSC1|Add4~89_sumout $end
$var wire 1 ?J Sintetizador0|SSC1|counter[4][22]~q $end
$var wire 1 @J Sintetizador0|SSC1|Add4~90 $end
$var wire 1 AJ Sintetizador0|SSC1|Add4~113_sumout $end
$var wire 1 BJ Sintetizador0|SSC1|counter[4][23]~q $end
$var wire 1 CJ Sintetizador0|SSC1|Add4~114 $end
$var wire 1 DJ Sintetizador0|SSC1|Add4~93_sumout $end
$var wire 1 EJ Sintetizador0|SSC1|counter[4][24]~q $end
$var wire 1 FJ Sintetizador0|SSC1|Add4~94 $end
$var wire 1 GJ Sintetizador0|SSC1|Add4~97_sumout $end
$var wire 1 HJ Sintetizador0|SSC1|counter[4][25]~q $end
$var wire 1 IJ Sintetizador0|SSC1|Add4~98 $end
$var wire 1 JJ Sintetizador0|SSC1|Add4~101_sumout $end
$var wire 1 KJ Sintetizador0|SSC1|counter[4][26]~q $end
$var wire 1 LJ Sintetizador0|SSC1|Add4~102 $end
$var wire 1 MJ Sintetizador0|SSC1|Add4~105_sumout $end
$var wire 1 NJ Sintetizador0|SSC1|counter[4][27]~q $end
$var wire 1 OJ Sintetizador0|SSC1|Add4~106 $end
$var wire 1 PJ Sintetizador0|SSC1|Add4~109_sumout $end
$var wire 1 QJ Sintetizador0|SSC1|counter[4][28]~q $end
$var wire 1 RJ Sintetizador0|SSC1|Add4~110 $end
$var wire 1 SJ Sintetizador0|SSC1|Add4~117_sumout $end
$var wire 1 TJ Sintetizador0|SSC1|counter[4][29]~q $end
$var wire 1 UJ Sintetizador0|SSC1|Add4~118 $end
$var wire 1 VJ Sintetizador0|SSC1|Add4~53_sumout $end
$var wire 1 WJ Sintetizador0|SSC1|counter[4][30]~q $end
$var wire 1 XJ Sintetizador0|SSC1|occupied~2_combout $end
$var wire 1 YJ Sintetizador0|SSC1|Add4~54 $end
$var wire 1 ZJ Sintetizador0|SSC1|Add4~77_sumout $end
$var wire 1 [J Sintetizador0|SSC1|counter[4][31]~q $end
$var wire 1 \J Sintetizador0|SSC1|occupied~3_combout $end
$var wire 1 ]J Sintetizador0|SSC1|occupied~4_combout $end
$var wire 1 ^J Sintetizador0|SSC1|occupied~5_combout $end
$var wire 1 _J Sintetizador0|SSC1|occupied~59_combout $end
$var wire 1 `J Sintetizador0|SSC1|occupied~60_combout $end
$var wire 1 aJ Sintetizador0|SSC1|oSynth~0_combout $end
$var wire 1 bJ Sintetizador0|SSC1|Add5~73_sumout $end
$var wire 1 cJ Sintetizador0|SSC1|counter[5][25]~1_combout $end
$var wire 1 dJ Sintetizador0|SSC1|counter[5][0]~q $end
$var wire 1 eJ Sintetizador0|SSC1|Add5~74 $end
$var wire 1 fJ Sintetizador0|SSC1|Add5~29_sumout $end
$var wire 1 gJ Sintetizador0|SSC1|counter[5][1]~q $end
$var wire 1 hJ Sintetizador0|SSC1|Add5~30 $end
$var wire 1 iJ Sintetizador0|SSC1|Add5~33_sumout $end
$var wire 1 jJ Sintetizador0|SSC1|counter[5][2]~q $end
$var wire 1 kJ Sintetizador0|SSC1|Add5~34 $end
$var wire 1 lJ Sintetizador0|SSC1|Add5~37_sumout $end
$var wire 1 mJ Sintetizador0|SSC1|counter[5][3]~q $end
$var wire 1 nJ Sintetizador0|SSC1|Add5~38 $end
$var wire 1 oJ Sintetizador0|SSC1|Add5~41_sumout $end
$var wire 1 pJ Sintetizador0|SSC1|counter[5][4]~q $end
$var wire 1 qJ Sintetizador0|SSC1|Add5~42 $end
$var wire 1 rJ Sintetizador0|SSC1|Add5~121_sumout $end
$var wire 1 sJ Sintetizador0|SSC1|counter[5][5]~q $end
$var wire 1 tJ Sintetizador0|SSC1|Add5~122 $end
$var wire 1 uJ Sintetizador0|SSC1|Add5~125_sumout $end
$var wire 1 vJ Sintetizador0|SSC1|counter[5][6]~q $end
$var wire 1 wJ Sintetizador0|SSC1|Add5~126 $end
$var wire 1 xJ Sintetizador0|SSC1|Add5~45_sumout $end
$var wire 1 yJ Sintetizador0|SSC1|counter[5][7]~q $end
$var wire 1 zJ Sintetizador0|SSC1|Add5~46 $end
$var wire 1 {J Sintetizador0|SSC1|Add5~49_sumout $end
$var wire 1 |J Sintetizador0|SSC1|counter[5][8]~q $end
$var wire 1 }J Sintetizador0|SSC1|Add5~50 $end
$var wire 1 ~J Sintetizador0|SSC1|Add5~5_sumout $end
$var wire 1 !K Sintetizador0|SSC1|counter[5][9]~q $end
$var wire 1 "K Sintetizador0|SSC1|Add5~6 $end
$var wire 1 #K Sintetizador0|SSC1|Add5~9_sumout $end
$var wire 1 $K Sintetizador0|SSC1|counter[5][10]~q $end
$var wire 1 %K Sintetizador0|SSC1|Add5~10 $end
$var wire 1 &K Sintetizador0|SSC1|Add5~13_sumout $end
$var wire 1 'K Sintetizador0|SSC1|counter[5][11]~q $end
$var wire 1 (K Sintetizador0|SSC1|Add5~14 $end
$var wire 1 )K Sintetizador0|SSC1|Add5~17_sumout $end
$var wire 1 *K Sintetizador0|SSC1|counter[5][12]~q $end
$var wire 1 +K Sintetizador0|SSC1|Add5~18 $end
$var wire 1 ,K Sintetizador0|SSC1|Add5~21_sumout $end
$var wire 1 -K Sintetizador0|SSC1|counter[5][13]~q $end
$var wire 1 .K Sintetizador0|SSC1|Add5~22 $end
$var wire 1 /K Sintetizador0|SSC1|Add5~25_sumout $end
$var wire 1 0K Sintetizador0|SSC1|counter[5][14]~q $end
$var wire 1 1K Sintetizador0|SSC1|Add5~26 $end
$var wire 1 2K Sintetizador0|SSC1|Add5~1_sumout $end
$var wire 1 3K Sintetizador0|SSC1|counter[5][15]~q $end
$var wire 1 4K Sintetizador0|SSC1|occupied~6_combout $end
$var wire 1 5K Sintetizador0|SSC1|occupied~7_combout $end
$var wire 1 6K Sintetizador0|SSC1|Add5~2 $end
$var wire 1 7K Sintetizador0|SSC1|Add5~57_sumout $end
$var wire 1 8K Sintetizador0|SSC1|counter[5][16]~q $end
$var wire 1 9K Sintetizador0|SSC1|Add5~58 $end
$var wire 1 :K Sintetizador0|SSC1|Add5~61_sumout $end
$var wire 1 ;K Sintetizador0|SSC1|counter[5][17]~q $end
$var wire 1 <K Sintetizador0|SSC1|Add5~62 $end
$var wire 1 =K Sintetizador0|SSC1|Add5~65_sumout $end
$var wire 1 >K Sintetizador0|SSC1|counter[5][18]~q $end
$var wire 1 ?K Sintetizador0|SSC1|Add5~66 $end
$var wire 1 @K Sintetizador0|SSC1|Add5~69_sumout $end
$var wire 1 AK Sintetizador0|SSC1|counter[5][19]~q $end
$var wire 1 BK Sintetizador0|SSC1|Add5~70 $end
$var wire 1 CK Sintetizador0|SSC1|Add5~105_sumout $end
$var wire 1 DK Sintetizador0|SSC1|counter[5][20]~q $end
$var wire 1 EK Sintetizador0|SSC1|Add5~106 $end
$var wire 1 FK Sintetizador0|SSC1|Add5~89_sumout $end
$var wire 1 GK Sintetizador0|SSC1|counter[5][21]~q $end
$var wire 1 HK Sintetizador0|SSC1|Add5~90 $end
$var wire 1 IK Sintetizador0|SSC1|Add5~109_sumout $end
$var wire 1 JK Sintetizador0|SSC1|counter[5][22]~q $end
$var wire 1 KK Sintetizador0|SSC1|Add5~110 $end
$var wire 1 LK Sintetizador0|SSC1|Add5~113_sumout $end
$var wire 1 MK Sintetizador0|SSC1|counter[5][23]~q $end
$var wire 1 NK Sintetizador0|SSC1|Add5~114 $end
$var wire 1 OK Sintetizador0|SSC1|Add5~117_sumout $end
$var wire 1 PK Sintetizador0|SSC1|counter[5][24]~q $end
$var wire 1 QK Sintetizador0|SSC1|Add5~118 $end
$var wire 1 RK Sintetizador0|SSC1|Add5~77_sumout $end
$var wire 1 SK Sintetizador0|SSC1|counter[5][25]~q $end
$var wire 1 TK Sintetizador0|SSC1|Add5~78 $end
$var wire 1 UK Sintetizador0|SSC1|Add5~81_sumout $end
$var wire 1 VK Sintetizador0|SSC1|counter[5][26]~q $end
$var wire 1 WK Sintetizador0|SSC1|Add5~82 $end
$var wire 1 XK Sintetizador0|SSC1|Add5~85_sumout $end
$var wire 1 YK Sintetizador0|SSC1|counter[5][27]~q $end
$var wire 1 ZK Sintetizador0|SSC1|Add5~86 $end
$var wire 1 [K Sintetizador0|SSC1|Add5~53_sumout $end
$var wire 1 \K Sintetizador0|SSC1|counter[5][28]~q $end
$var wire 1 ]K Sintetizador0|SSC1|occupied~8_combout $end
$var wire 1 ^K Sintetizador0|SSC1|Add5~54 $end
$var wire 1 _K Sintetizador0|SSC1|Add5~93_sumout $end
$var wire 1 `K Sintetizador0|SSC1|counter[5][29]~q $end
$var wire 1 aK Sintetizador0|SSC1|occupied~9_combout $end
$var wire 1 bK Sintetizador0|SSC1|Add5~94 $end
$var wire 1 cK Sintetizador0|SSC1|Add5~97_sumout $end
$var wire 1 dK Sintetizador0|SSC1|counter[5][30]~q $end
$var wire 1 eK Sintetizador0|SSC1|Add5~98 $end
$var wire 1 fK Sintetizador0|SSC1|Add5~101_sumout $end
$var wire 1 gK Sintetizador0|SSC1|counter[5][31]~q $end
$var wire 1 hK Sintetizador0|SSC1|occupied~10_combout $end
$var wire 1 iK Sintetizador0|SSC1|occupied~11_combout $end
$var wire 1 jK Sintetizador0|SSC1|occupied~61_combout $end
$var wire 1 kK Sintetizador0|SSC1|occupied~62_combout $end
$var wire 1 lK Sintetizador0|SSC1|Allocated~0_combout $end
$var wire 1 mK Sintetizador0|SSC1|Allocated~1_combout $end
$var wire 1 nK Sintetizador0|SSC1|Allocated~2_combout $end
$var wire 1 oK Sintetizador0|SSC1|Allocated~q $end
$var wire 1 pK Sintetizador0|SSC1|oSynth~1_combout $end
$var wire 1 qK Sintetizador0|SSC1|oSynth~26_combout $end
$var wire 1 rK Sintetizador0|SSC1|Add7~65_sumout $end
$var wire 1 sK Sintetizador0|SSC1|counter[7][25]~7_combout $end
$var wire 1 tK Sintetizador0|SSC1|counter[7][0]~q $end
$var wire 1 uK Sintetizador0|SSC1|Add7~66 $end
$var wire 1 vK Sintetizador0|SSC1|Add7~69_sumout $end
$var wire 1 wK Sintetizador0|SSC1|counter[7][1]~q $end
$var wire 1 xK Sintetizador0|SSC1|Add7~70 $end
$var wire 1 yK Sintetizador0|SSC1|Add7~73_sumout $end
$var wire 1 zK Sintetizador0|SSC1|counter[7][2]~q $end
$var wire 1 {K Sintetizador0|SSC1|Add7~74 $end
$var wire 1 |K Sintetizador0|SSC1|Add7~29_sumout $end
$var wire 1 }K Sintetizador0|SSC1|counter[7][3]~q $end
$var wire 1 ~K Sintetizador0|SSC1|Add7~30 $end
$var wire 1 !L Sintetizador0|SSC1|Add7~33_sumout $end
$var wire 1 "L Sintetizador0|SSC1|counter[7][4]~q $end
$var wire 1 #L Sintetizador0|SSC1|Add7~34 $end
$var wire 1 $L Sintetizador0|SSC1|Add7~121_sumout $end
$var wire 1 %L Sintetizador0|SSC1|counter[7][5]~q $end
$var wire 1 &L Sintetizador0|SSC1|Add7~122 $end
$var wire 1 'L Sintetizador0|SSC1|Add7~125_sumout $end
$var wire 1 (L Sintetizador0|SSC1|counter[7][6]~q $end
$var wire 1 )L Sintetizador0|SSC1|Add7~126 $end
$var wire 1 *L Sintetizador0|SSC1|Add7~37_sumout $end
$var wire 1 +L Sintetizador0|SSC1|counter[7][7]~q $end
$var wire 1 ,L Sintetizador0|SSC1|Add7~38 $end
$var wire 1 -L Sintetizador0|SSC1|Add7~41_sumout $end
$var wire 1 .L Sintetizador0|SSC1|counter[7][8]~q $end
$var wire 1 /L Sintetizador0|SSC1|Add7~42 $end
$var wire 1 0L Sintetizador0|SSC1|Add7~45_sumout $end
$var wire 1 1L Sintetizador0|SSC1|counter[7][9]~q $end
$var wire 1 2L Sintetizador0|SSC1|Add7~46 $end
$var wire 1 3L Sintetizador0|SSC1|Add7~49_sumout $end
$var wire 1 4L Sintetizador0|SSC1|counter[7][10]~q $end
$var wire 1 5L Sintetizador0|SSC1|Add7~50 $end
$var wire 1 6L Sintetizador0|SSC1|Add7~5_sumout $end
$var wire 1 7L Sintetizador0|SSC1|counter[7][11]~q $end
$var wire 1 8L Sintetizador0|SSC1|Add7~6 $end
$var wire 1 9L Sintetizador0|SSC1|Add7~9_sumout $end
$var wire 1 :L Sintetizador0|SSC1|counter[7][12]~q $end
$var wire 1 ;L Sintetizador0|SSC1|Add7~10 $end
$var wire 1 <L Sintetizador0|SSC1|Add7~13_sumout $end
$var wire 1 =L Sintetizador0|SSC1|counter[7][13]~q $end
$var wire 1 >L Sintetizador0|SSC1|Add7~14 $end
$var wire 1 ?L Sintetizador0|SSC1|Add7~17_sumout $end
$var wire 1 @L Sintetizador0|SSC1|counter[7][14]~q $end
$var wire 1 AL Sintetizador0|SSC1|Add7~18 $end
$var wire 1 BL Sintetizador0|SSC1|Add7~21_sumout $end
$var wire 1 CL Sintetizador0|SSC1|counter[7][15]~q $end
$var wire 1 DL Sintetizador0|SSC1|Add7~22 $end
$var wire 1 EL Sintetizador0|SSC1|Add7~25_sumout $end
$var wire 1 FL Sintetizador0|SSC1|counter[7][16]~q $end
$var wire 1 GL Sintetizador0|SSC1|Add7~26 $end
$var wire 1 HL Sintetizador0|SSC1|Add7~1_sumout $end
$var wire 1 IL Sintetizador0|SSC1|counter[7][17]~q $end
$var wire 1 JL Sintetizador0|SSC1|occupied~42_combout $end
$var wire 1 KL Sintetizador0|SSC1|occupied~43_combout $end
$var wire 1 LL Sintetizador0|SSC1|Add7~2 $end
$var wire 1 ML Sintetizador0|SSC1|Add7~57_sumout $end
$var wire 1 NL Sintetizador0|SSC1|counter[7][18]~q $end
$var wire 1 OL Sintetizador0|SSC1|Add7~58 $end
$var wire 1 PL Sintetizador0|SSC1|Add7~61_sumout $end
$var wire 1 QL Sintetizador0|SSC1|counter[7][19]~q $end
$var wire 1 RL Sintetizador0|SSC1|Add7~62 $end
$var wire 1 SL Sintetizador0|SSC1|Add7~85_sumout $end
$var wire 1 TL Sintetizador0|SSC1|counter[7][20]~q $end
$var wire 1 UL Sintetizador0|SSC1|Add7~86 $end
$var wire 1 VL Sintetizador0|SSC1|Add7~53_sumout $end
$var wire 1 WL Sintetizador0|SSC1|counter[7][21]~q $end
$var wire 1 XL Sintetizador0|SSC1|occupied~44_combout $end
$var wire 1 YL Sintetizador0|SSC1|Add7~54 $end
$var wire 1 ZL Sintetizador0|SSC1|Add7~109_sumout $end
$var wire 1 [L Sintetizador0|SSC1|counter[7][22]~q $end
$var wire 1 \L Sintetizador0|SSC1|Add7~110 $end
$var wire 1 ]L Sintetizador0|SSC1|Add7~113_sumout $end
$var wire 1 ^L Sintetizador0|SSC1|counter[7][23]~q $end
$var wire 1 _L Sintetizador0|SSC1|Add7~114 $end
$var wire 1 `L Sintetizador0|SSC1|Add7~117_sumout $end
$var wire 1 aL Sintetizador0|SSC1|counter[7][24]~q $end
$var wire 1 bL Sintetizador0|SSC1|Add7~118 $end
$var wire 1 cL Sintetizador0|SSC1|Add7~77_sumout $end
$var wire 1 dL Sintetizador0|SSC1|counter[7][25]~q $end
$var wire 1 eL Sintetizador0|SSC1|Add7~78 $end
$var wire 1 fL Sintetizador0|SSC1|Add7~81_sumout $end
$var wire 1 gL Sintetizador0|SSC1|counter[7][26]~q $end
$var wire 1 hL Sintetizador0|SSC1|Add7~82 $end
$var wire 1 iL Sintetizador0|SSC1|Add7~105_sumout $end
$var wire 1 jL Sintetizador0|SSC1|counter[7][27]~q $end
$var wire 1 kL Sintetizador0|SSC1|Add7~106 $end
$var wire 1 lL Sintetizador0|SSC1|Add7~89_sumout $end
$var wire 1 mL Sintetizador0|SSC1|counter[7][28]~q $end
$var wire 1 nL Sintetizador0|SSC1|Add7~90 $end
$var wire 1 oL Sintetizador0|SSC1|Add7~93_sumout $end
$var wire 1 pL Sintetizador0|SSC1|counter[7][29]~q $end
$var wire 1 qL Sintetizador0|SSC1|occupied~45_combout $end
$var wire 1 rL Sintetizador0|SSC1|Add7~94 $end
$var wire 1 sL Sintetizador0|SSC1|Add7~97_sumout $end
$var wire 1 tL Sintetizador0|SSC1|counter[7][30]~q $end
$var wire 1 uL Sintetizador0|SSC1|Add7~98 $end
$var wire 1 vL Sintetizador0|SSC1|Add7~101_sumout $end
$var wire 1 wL Sintetizador0|SSC1|counter[7][31]~q $end
$var wire 1 xL Sintetizador0|SSC1|occupied~46_combout $end
$var wire 1 yL Sintetizador0|SSC1|occupied~47_combout $end
$var wire 1 zL Sintetizador0|SSC1|occupied~48_combout $end
$var wire 1 {L Sintetizador0|SSC1|occupied~49_combout $end
$var wire 1 |L Sintetizador0|SSC1|always1~0_combout $end
$var wire 1 }L Sintetizador0|SSC1|oSynth~22_combout $end
$var wire 1 ~L Sintetizador0|SSC1|regPlay~0_combout $end
$var wire 1 !M Sintetizador0|SSC1|regPlay~q $end
$var wire 1 "M Sintetizador0|SSC1|occupied~63_combout $end
$var wire 1 #M Sintetizador0|SSC1|Add6~2 $end
$var wire 1 $M Sintetizador0|SSC1|Add6~5_sumout $end
$var wire 1 %M Sintetizador0|SSC1|counter[6][21]~2_combout $end
$var wire 1 &M Sintetizador0|SSC1|counter[6][4]~q $end
$var wire 1 'M Sintetizador0|SSC1|Add6~6 $end
$var wire 1 (M Sintetizador0|SSC1|Add6~121_sumout $end
$var wire 1 )M Sintetizador0|SSC1|counter[6][5]~q $end
$var wire 1 *M Sintetizador0|SSC1|Add6~122 $end
$var wire 1 +M Sintetizador0|SSC1|Add6~125_sumout $end
$var wire 1 ,M Sintetizador0|SSC1|counter[6][6]~q $end
$var wire 1 -M Sintetizador0|SSC1|occupied~64_combout $end
$var wire 1 .M Sintetizador0|SSC1|occupied~65_combout $end
$var wire 1 /M Sintetizador0|SSC1|counter[6][0]~q $end
$var wire 1 0M Sintetizador0|SSC1|Add6~18 $end
$var wire 1 1M Sintetizador0|SSC1|Add6~21_sumout $end
$var wire 1 2M Sintetizador0|SSC1|counter[6][1]~q $end
$var wire 1 3M Sintetizador0|SSC1|Add6~22 $end
$var wire 1 4M Sintetizador0|SSC1|Add6~25_sumout $end
$var wire 1 5M Sintetizador0|SSC1|counter[6][2]~q $end
$var wire 1 6M Sintetizador0|SSC1|Add6~26 $end
$var wire 1 7M Sintetizador0|SSC1|Add6~1_sumout $end
$var wire 1 8M Sintetizador0|SSC1|counter[6][3]~q $end
$var wire 1 9M Sintetizador0|SSC1|Add6~126 $end
$var wire 1 :M Sintetizador0|SSC1|Add6~13_sumout $end
$var wire 1 ;M Sintetizador0|SSC1|counter[6][7]~q $end
$var wire 1 <M Sintetizador0|SSC1|Add6~14 $end
$var wire 1 =M Sintetizador0|SSC1|Add6~57_sumout $end
$var wire 1 >M Sintetizador0|SSC1|counter[6][8]~q $end
$var wire 1 ?M Sintetizador0|SSC1|Add6~58 $end
$var wire 1 @M Sintetizador0|SSC1|Add6~49_sumout $end
$var wire 1 AM Sintetizador0|SSC1|counter[6][9]~q $end
$var wire 1 BM Sintetizador0|SSC1|Add6~50 $end
$var wire 1 CM Sintetizador0|SSC1|Add6~61_sumout $end
$var wire 1 DM Sintetizador0|SSC1|counter[6][10]~q $end
$var wire 1 EM Sintetizador0|SSC1|Add6~62 $end
$var wire 1 FM Sintetizador0|SSC1|Add6~65_sumout $end
$var wire 1 GM Sintetizador0|SSC1|counter[6][11]~q $end
$var wire 1 HM Sintetizador0|SSC1|Add6~66 $end
$var wire 1 IM Sintetizador0|SSC1|Add6~69_sumout $end
$var wire 1 JM Sintetizador0|SSC1|counter[6][12]~q $end
$var wire 1 KM Sintetizador0|SSC1|Add6~70 $end
$var wire 1 LM Sintetizador0|SSC1|Add6~73_sumout $end
$var wire 1 MM Sintetizador0|SSC1|counter[6][13]~q $end
$var wire 1 NM Sintetizador0|SSC1|Add6~74 $end
$var wire 1 OM Sintetizador0|SSC1|Add6~29_sumout $end
$var wire 1 PM Sintetizador0|SSC1|counter[6][14]~q $end
$var wire 1 QM Sintetizador0|SSC1|Add6~30 $end
$var wire 1 RM Sintetizador0|SSC1|Add6~33_sumout $end
$var wire 1 SM Sintetizador0|SSC1|counter[6][15]~q $end
$var wire 1 TM Sintetizador0|SSC1|Add6~34 $end
$var wire 1 UM Sintetizador0|SSC1|Add6~37_sumout $end
$var wire 1 VM Sintetizador0|SSC1|counter[6][16]~q $end
$var wire 1 WM Sintetizador0|SSC1|Add6~38 $end
$var wire 1 XM Sintetizador0|SSC1|Add6~41_sumout $end
$var wire 1 YM Sintetizador0|SSC1|counter[6][17]~q $end
$var wire 1 ZM Sintetizador0|SSC1|Add6~42 $end
$var wire 1 [M Sintetizador0|SSC1|Add6~45_sumout $end
$var wire 1 \M Sintetizador0|SSC1|counter[6][18]~q $end
$var wire 1 ]M Sintetizador0|SSC1|Add6~46 $end
$var wire 1 ^M Sintetizador0|SSC1|Add6~9_sumout $end
$var wire 1 _M Sintetizador0|SSC1|counter[6][19]~q $end
$var wire 1 `M Sintetizador0|SSC1|occupied~12_combout $end
$var wire 1 aM Sintetizador0|SSC1|occupied~13_combout $end
$var wire 1 bM Sintetizador0|SSC1|Add6~10 $end
$var wire 1 cM Sintetizador0|SSC1|Add6~109_sumout $end
$var wire 1 dM Sintetizador0|SSC1|counter[6][20]~q $end
$var wire 1 eM Sintetizador0|SSC1|Add6~110 $end
$var wire 1 fM Sintetizador0|SSC1|Add6~77_sumout $end
$var wire 1 gM Sintetizador0|SSC1|counter[6][21]~q $end
$var wire 1 hM Sintetizador0|SSC1|Add6~78 $end
$var wire 1 iM Sintetizador0|SSC1|Add6~81_sumout $end
$var wire 1 jM Sintetizador0|SSC1|counter[6][22]~q $end
$var wire 1 kM Sintetizador0|SSC1|Add6~82 $end
$var wire 1 lM Sintetizador0|SSC1|Add6~85_sumout $end
$var wire 1 mM Sintetizador0|SSC1|counter[6][23]~q $end
$var wire 1 nM Sintetizador0|SSC1|Add6~86 $end
$var wire 1 oM Sintetizador0|SSC1|Add6~89_sumout $end
$var wire 1 pM Sintetizador0|SSC1|counter[6][24]~q $end
$var wire 1 qM Sintetizador0|SSC1|Add6~90 $end
$var wire 1 rM Sintetizador0|SSC1|Add6~93_sumout $end
$var wire 1 sM Sintetizador0|SSC1|counter[6][25]~q $end
$var wire 1 tM Sintetizador0|SSC1|Add6~94 $end
$var wire 1 uM Sintetizador0|SSC1|Add6~101_sumout $end
$var wire 1 vM Sintetizador0|SSC1|counter[6][26]~q $end
$var wire 1 wM Sintetizador0|SSC1|Add6~102 $end
$var wire 1 xM Sintetizador0|SSC1|Add6~97_sumout $end
$var wire 1 yM Sintetizador0|SSC1|counter[6][27]~q $end
$var wire 1 zM Sintetizador0|SSC1|Add6~98 $end
$var wire 1 {M Sintetizador0|SSC1|Add6~105_sumout $end
$var wire 1 |M Sintetizador0|SSC1|counter[6][28]~q $end
$var wire 1 }M Sintetizador0|SSC1|Add6~106 $end
$var wire 1 ~M Sintetizador0|SSC1|Add6~113_sumout $end
$var wire 1 !N Sintetizador0|SSC1|counter[6][29]~q $end
$var wire 1 "N Sintetizador0|SSC1|Add6~114 $end
$var wire 1 #N Sintetizador0|SSC1|Add6~117_sumout $end
$var wire 1 $N Sintetizador0|SSC1|counter[6][30]~q $end
$var wire 1 %N Sintetizador0|SSC1|Add6~118 $end
$var wire 1 &N Sintetizador0|SSC1|Add6~53_sumout $end
$var wire 1 'N Sintetizador0|SSC1|counter[6][31]~q $end
$var wire 1 (N Sintetizador0|SSC1|occupied~14_combout $end
$var wire 1 )N Sintetizador0|SSC1|occupied~15_combout $end
$var wire 1 *N Sintetizador0|SSC1|occupied~16_combout $end
$var wire 1 +N Sintetizador0|SSC1|occupied~17_combout $end
$var wire 1 ,N Sintetizador0|SSC1|oSynth~7_combout $end
$var wire 1 -N Sintetizador0|SSC1|oSynth~16_combout $end
$var wire 1 .N Sintetizador0|SSC1|oSynth~13_combout $end
$var wire 1 /N Sintetizador0|SSC1|oSynth~17_combout $end
$var wire 1 0N Sintetizador0|SSC1|occupied~67_combout $end
$var wire 1 1N Sintetizador0|SSC1|pitch[7][0]~q $end
$var wire 1 2N Sintetizador0|SSC1|pitch[2][0]~q $end
$var wire 1 3N Sintetizador0|SSC1|pitch[1][0]~0_combout $end
$var wire 1 4N Sintetizador0|SSC1|pitch[1][0]~q $end
$var wire 1 5N Sintetizador0|SSC1|occupied~70_combout $end
$var wire 1 6N Sintetizador0|SSC1|pitch[0][0]~q $end
$var wire 1 7N Sintetizador0|SSC1|oSynth~11_combout $end
$var wire 1 8N Sintetizador0|SSC1|oSynth~12_combout $end
$var wire 1 9N Sintetizador0|SSC1|oSynth~8_combout $end
$var wire 1 :N Sintetizador0|SSC1|oSynth[1]~18_combout $end
$var wire 1 ;N Sintetizador0|SSC1|oSynth[1]~19_combout $end
$var wire 1 <N Sintetizador0|SSC1|oSynth~27_combout $end
$var wire 1 =N Sintetizador0|SSC1|occupied~69_combout $end
$var wire 1 >N Sintetizador0|SSC1|pitch[5][0]~q $end
$var wire 1 ?N Sintetizador0|SSC1|pitch[4][0]~q $end
$var wire 1 @N Sintetizador0|SSC1|pitch[3][0]~q $end
$var wire 1 AN Sintetizador0|SSC1|oSynth~4_combout $end
$var wire 1 BN Sintetizador0|SSC1|oSynth~5_combout $end
$var wire 1 CN Sintetizador0|SSC1|oSynth~9_combout $end
$var wire 1 DN Sintetizador0|SSC1|oSynth[1]~20_combout $end
$var wire 1 EN Sintetizador0|SSC1|oSynth[1]~6_combout $end
$var wire 1 FN Sintetizador0|SSC1|oSynth~28_combout $end
$var wire 1 GN Sintetizador0|SSC1|occupied~68_combout $end
$var wire 1 HN Sintetizador0|SSC1|pitch[6][0]~q $end
$var wire 1 IN Sintetizador0|SSC1|oSynth~29_combout $end
$var wire 1 JN Sintetizador0|SSC1|oSynth~21_combout $end
$var wire 1 KN Sintetizador0|SSC1|oSynth[1]~10_combout $end
$var wire 1 LN Sintetizador0|SSC1|oSynth[1]~14_combout $end
$var wire 1 MN Sintetizador0|SSC1|oSynth[1]~23_combout $end
$var wire 1 NN Sintetizador0|S1|synth|sampleSynthesizer|envelope|always2~0_combout $end
$var wire 1 ON Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~13_sumout $end
$var wire 1 PN Sintetizador0|SSC1|oSynth~2_combout $end
$var wire 1 QN Sintetizador0|SSC1|oSynth~3_combout $end
$var wire 1 RN Sintetizador0|SSC1|oSynth~15_combout $end
$var wire 1 SN Sintetizador0|S1|synth|noteController|state~q $end
$var wire 1 TN Sintetizador0|S1|synth|noteController|state~0_combout $end
$var wire 1 UN Sintetizador0|S1|synth|noteController|oNOTE.state~q $end
$var wire 1 VN Sintetizador0|S1|synth|noteData[1].state~q $end
$var wire 1 WN Sintetizador0|S1|synth|noteData[2].state~q $end
$var wire 1 XN Sintetizador0|S1|synth|noteData[3].state~q $end
$var wire 1 YN Sintetizador0|S1|synth|noteData[4].state~q $end
$var wire 1 ZN Sintetizador0|S1|synth|noteData[5].state~q $end
$var wire 1 [N Sintetizador0|S1|synth|noteData[6].state~q $end
$var wire 1 \N Sintetizador0|S1|synth|noteData[7].state~q $end
$var wire 1 ]N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~14 $end
$var wire 1 ^N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~17_sumout $end
$var wire 1 _N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~2 $end
$var wire 1 `N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~5_sumout $end
$var wire 1 aN Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA~1_combout $end
$var wire 1 bN Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~3_combout $end
$var wire 1 cN Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~2_combout $end
$var wire 1 dN Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~1_combout $end
$var wire 1 eN Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~0_combout $end
$var wire 1 fN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~29_sumout $end
$var wire 1 gN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~30 $end
$var wire 1 hN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~25_sumout $end
$var wire 1 iN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~26 $end
$var wire 1 jN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~21_sumout $end
$var wire 1 kN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~22 $end
$var wire 1 lN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~17_sumout $end
$var wire 1 mN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~18 $end
$var wire 1 nN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~13_sumout $end
$var wire 1 oN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~14 $end
$var wire 1 pN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~9_sumout $end
$var wire 1 qN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~10 $end
$var wire 1 rN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~5_sumout $end
$var wire 1 sN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~6 $end
$var wire 1 tN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~1_sumout $end
$var wire 1 uN Sintetizador0|S1|synth|sampleSynthesizer|envelope|WideNand0~1_combout $end
$var wire 1 vN Sintetizador0|S1|synth|sampleSynthesizer|envelope|always0~1_combout $end
$var wire 1 wN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~18 $end
$var wire 1 xN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~21_sumout $end
$var wire 1 yN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~22 $end
$var wire 1 zN Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~25_sumout $end
$var wire 1 {N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~26 $end
$var wire 1 |N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~29_sumout $end
$var wire 1 }N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~30 $end
$var wire 1 ~N Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~33_sumout $end
$var wire 1 !O Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~34 $end
$var wire 1 "O Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~37_sumout $end
$var wire 1 #O Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~38 $end
$var wire 1 $O Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~9_sumout $end
$var wire 1 %O Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~10 $end
$var wire 1 &O Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~1_sumout $end
$var wire 1 'O Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA~0_combout $end
$var wire 1 (O Sintetizador0|S1|synth|sampleSynthesizer|envelope|always0~0_combout $end
$var wire 1 )O Sintetizador0|S1|synth|sampleSynthesizer|envelope|WideNand0~0_combout $end
$var wire 1 *O Sintetizador0|S1|synth|noteController|working~0_combout $end
$var wire 1 +O Sintetizador0|S1|synth|noteController|working~q $end
$var wire 1 ,O Sintetizador0|SSC1|pitch[7][3]~q $end
$var wire 1 -O Sintetizador0|SSC1|pitch[2][3]~q $end
$var wire 1 .O Sintetizador0|SSC1|pitch[1][3]~q $end
$var wire 1 /O Sintetizador0|SSC1|pitch[0][3]~q $end
$var wire 1 0O Sintetizador0|SSC1|oSynth~30_combout $end
$var wire 1 1O Sintetizador0|SSC1|pitch[5][3]~q $end
$var wire 1 2O Sintetizador0|SSC1|pitch[4][3]~q $end
$var wire 1 3O Sintetizador0|SSC1|pitch[3][3]~q $end
$var wire 1 4O Sintetizador0|SSC1|oSynth~31_combout $end
$var wire 1 5O Sintetizador0|SSC1|pitch[6][3]~q $end
$var wire 1 6O Sintetizador0|SSC1|oSynth~32_combout $end
$var wire 1 7O Sintetizador0|SSC1|oSynth~24_combout $end
$var wire 1 8O Sintetizador0|S1|synth|noteController|pitch~1_combout $end
$var wire 1 9O Sintetizador0|S1|synth|noteData[1].pitch[3]~q $end
$var wire 1 :O Sintetizador0|S1|synth|noteData[2].pitch[3]~q $end
$var wire 1 ;O Sintetizador0|S1|synth|noteData[3].pitch[3]~q $end
$var wire 1 <O Sintetizador0|S1|synth|noteData[4].pitch[3]~q $end
$var wire 1 =O Sintetizador0|S1|synth|noteData[5].pitch[3]~q $end
$var wire 1 >O Sintetizador0|S1|synth|noteData[6].pitch[3]~q $end
$var wire 1 ?O Sintetizador0|S1|synth|noteData[7].pitch[3]~q $end
$var wire 1 @O Sintetizador0|SSC1|pitch[7][5]~q $end
$var wire 1 AO Sintetizador0|SSC1|pitch[2][5]~q $end
$var wire 1 BO Sintetizador0|SSC1|pitch[1][5]~q $end
$var wire 1 CO Sintetizador0|SSC1|pitch[0][5]~q $end
$var wire 1 DO Sintetizador0|SSC1|oSynth~33_combout $end
$var wire 1 EO Sintetizador0|SSC1|pitch[5][5]~q $end
$var wire 1 FO Sintetizador0|SSC1|pitch[4][5]~q $end
$var wire 1 GO Sintetizador0|SSC1|pitch[3][5]~q $end
$var wire 1 HO Sintetizador0|SSC1|oSynth~34_combout $end
$var wire 1 IO Sintetizador0|SSC1|pitch[6][5]~q $end
$var wire 1 JO Sintetizador0|SSC1|oSynth~35_combout $end
$var wire 1 KO Sintetizador0|SSC1|oSynth~25_combout $end
$var wire 1 LO Sintetizador0|S1|synth|noteController|pitch~2_combout $end
$var wire 1 MO Sintetizador0|S1|synth|noteData[1].pitch[5]~q $end
$var wire 1 NO Sintetizador0|S1|synth|noteData[2].pitch[5]~q $end
$var wire 1 OO Sintetizador0|S1|synth|noteData[3].pitch[5]~q $end
$var wire 1 PO Sintetizador0|S1|synth|noteData[4].pitch[5]~q $end
$var wire 1 QO Sintetizador0|S1|synth|noteData[5].pitch[5]~q $end
$var wire 1 RO Sintetizador0|S1|synth|noteData[6].pitch[5]~q $end
$var wire 1 SO Sintetizador0|S1|synth|noteData[7].pitch[5]~q $end
$var wire 1 TO Sintetizador0|S1|synth|noteController|replace~0_combout $end
$var wire 1 UO Sintetizador0|S1|synth|noteController|replace~1_combout $end
$var wire 1 VO Sintetizador0|S1|synth|noteController|pitch~0_combout $end
$var wire 1 WO Sintetizador0|S1|synth|noteData[1].pitch[0]~q $end
$var wire 1 XO Sintetizador0|S1|synth|noteData[2].pitch[0]~q $end
$var wire 1 YO Sintetizador0|S1|synth|noteData[3].pitch[0]~q $end
$var wire 1 ZO Sintetizador0|S1|synth|noteData[4].pitch[0]~q $end
$var wire 1 [O Sintetizador0|S1|synth|noteData[5].pitch[0]~q $end
$var wire 1 \O Sintetizador0|S1|synth|noteData[6].pitch[0]~q $end
$var wire 1 ]O Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~65_sumout $end
$var wire 1 ^O Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[0]~q $end
$var wire 1 _O Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[0]~q $end
$var wire 1 `O Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[0]~q $end
$var wire 1 aO Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[0]~q $end
$var wire 1 bO Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[0]~q $end
$var wire 1 cO Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[0]~q $end
$var wire 1 dO Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[0]~q $end
$var wire 1 eO Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~66 $end
$var wire 1 fO Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~61_sumout $end
$var wire 1 gO Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[1]~q $end
$var wire 1 hO Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[1]~q $end
$var wire 1 iO Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[1]~q $end
$var wire 1 jO Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[1]~q $end
$var wire 1 kO Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[1]~q $end
$var wire 1 lO Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[1]~q $end
$var wire 1 mO Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[1]~q $end
$var wire 1 nO Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~62 $end
$var wire 1 oO Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~57_sumout $end
$var wire 1 pO Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[2]~q $end
$var wire 1 qO Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[2]~q $end
$var wire 1 rO Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[2]~q $end
$var wire 1 sO Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[2]~q $end
$var wire 1 tO Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[2]~q $end
$var wire 1 uO Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[2]~q $end
$var wire 1 vO Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[2]~q $end
$var wire 1 wO Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~58 $end
$var wire 1 xO Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~53_sumout $end
$var wire 1 yO Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[3]~q $end
$var wire 1 zO Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[3]~q $end
$var wire 1 {O Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[3]~q $end
$var wire 1 |O Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[3]~q $end
$var wire 1 }O Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[3]~q $end
$var wire 1 ~O Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[3]~q $end
$var wire 1 !P Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[3]~q $end
$var wire 1 "P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~54 $end
$var wire 1 #P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~49_sumout $end
$var wire 1 $P Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[4]~q $end
$var wire 1 %P Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[4]~q $end
$var wire 1 &P Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[4]~q $end
$var wire 1 'P Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[4]~q $end
$var wire 1 (P Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[4]~q $end
$var wire 1 )P Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[4]~q $end
$var wire 1 *P Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[4]~q $end
$var wire 1 +P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~50 $end
$var wire 1 ,P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~45_sumout $end
$var wire 1 -P Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[5]~q $end
$var wire 1 .P Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[5]~q $end
$var wire 1 /P Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[5]~q $end
$var wire 1 0P Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[5]~q $end
$var wire 1 1P Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[5]~q $end
$var wire 1 2P Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[5]~q $end
$var wire 1 3P Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[5]~q $end
$var wire 1 4P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~46 $end
$var wire 1 5P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~41_sumout $end
$var wire 1 6P Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[6]~q $end
$var wire 1 7P Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[6]~q $end
$var wire 1 8P Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[6]~q $end
$var wire 1 9P Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[6]~q $end
$var wire 1 :P Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[6]~q $end
$var wire 1 ;P Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[6]~q $end
$var wire 1 <P Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[6]~q $end
$var wire 1 =P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~42 $end
$var wire 1 >P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~37_sumout $end
$var wire 1 ?P Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[7]~q $end
$var wire 1 @P Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[7]~q $end
$var wire 1 AP Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[7]~q $end
$var wire 1 BP Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[7]~q $end
$var wire 1 CP Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[7]~q $end
$var wire 1 DP Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[7]~q $end
$var wire 1 EP Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[7]~q $end
$var wire 1 FP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~38 $end
$var wire 1 GP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~33_sumout $end
$var wire 1 HP Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[8]~q $end
$var wire 1 IP Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[8]~q $end
$var wire 1 JP Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[8]~q $end
$var wire 1 KP Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[8]~q $end
$var wire 1 LP Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[8]~q $end
$var wire 1 MP Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[8]~q $end
$var wire 1 NP Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[8]~q $end
$var wire 1 OP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~34 $end
$var wire 1 PP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~29_sumout $end
$var wire 1 QP Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[9]~q $end
$var wire 1 RP Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[9]~q $end
$var wire 1 SP Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[9]~q $end
$var wire 1 TP Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[9]~q $end
$var wire 1 UP Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[9]~q $end
$var wire 1 VP Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[9]~q $end
$var wire 1 WP Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[9]~q $end
$var wire 1 XP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~30 $end
$var wire 1 YP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~25_sumout $end
$var wire 1 ZP Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[10]~q $end
$var wire 1 [P Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[10]~q $end
$var wire 1 \P Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[10]~q $end
$var wire 1 ]P Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[10]~q $end
$var wire 1 ^P Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[10]~q $end
$var wire 1 _P Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[10]~q $end
$var wire 1 `P Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[10]~q $end
$var wire 1 aP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~26 $end
$var wire 1 bP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~21_sumout $end
$var wire 1 cP Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[11]~q $end
$var wire 1 dP Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[11]~q $end
$var wire 1 eP Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[11]~q $end
$var wire 1 fP Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[11]~q $end
$var wire 1 gP Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[11]~q $end
$var wire 1 hP Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[11]~q $end
$var wire 1 iP Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[11]~q $end
$var wire 1 jP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~22 $end
$var wire 1 kP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~17_sumout $end
$var wire 1 lP Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[12]~q $end
$var wire 1 mP Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[12]~q $end
$var wire 1 nP Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[12]~q $end
$var wire 1 oP Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[12]~q $end
$var wire 1 pP Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[12]~q $end
$var wire 1 qP Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[12]~q $end
$var wire 1 rP Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[12]~q $end
$var wire 1 sP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~18 $end
$var wire 1 tP Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~13_sumout $end
$var wire 1 uP Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[13]~q $end
$var wire 1 vP Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[13]~q $end
$var wire 1 wP Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[13]~q $end
$var wire 1 xP Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[13]~q $end
$var wire 1 yP Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[13]~q $end
$var wire 1 zP Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[13]~q $end
$var wire 1 {P Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[13]~q $end
$var wire 1 |P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~14 $end
$var wire 1 }P Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~9_sumout $end
$var wire 1 ~P Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[14]~q $end
$var wire 1 !Q Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[14]~q $end
$var wire 1 "Q Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[14]~q $end
$var wire 1 #Q Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[14]~q $end
$var wire 1 $Q Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[14]~q $end
$var wire 1 %Q Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[14]~q $end
$var wire 1 &Q Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[14]~q $end
$var wire 1 'Q Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~10 $end
$var wire 1 (Q Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~5_sumout $end
$var wire 1 )Q Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[15]~q $end
$var wire 1 *Q Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[15]~q $end
$var wire 1 +Q Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[15]~q $end
$var wire 1 ,Q Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[15]~q $end
$var wire 1 -Q Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[15]~q $end
$var wire 1 .Q Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[15]~q $end
$var wire 1 /Q Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[15]~q $end
$var wire 1 0Q Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~6 $end
$var wire 1 1Q Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~1_sumout $end
$var wire 1 2Q Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[16]~q $end
$var wire 1 3Q Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[16]~q $end
$var wire 1 4Q Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[16]~q $end
$var wire 1 5Q Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[16]~q $end
$var wire 1 6Q Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[16]~q $end
$var wire 1 7Q Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[16]~q $end
$var wire 1 8Q Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[16]~q $end
$var wire 1 9Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|negative~q $end
$var wire 1 :Q Sintetizador0|S1|synth|sampleSynthesizer|comb~16_combout $end
$var wire 1 ;Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~1_sumout $end
$var wire 1 <Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~2 $end
$var wire 1 =Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~5_sumout $end
$var wire 1 >Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~6 $end
$var wire 1 ?Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~9_sumout $end
$var wire 1 @Q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~10 $end
$var wire 1 AQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~13_sumout $end
$var wire 1 BQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~14 $end
$var wire 1 CQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~17_sumout $end
$var wire 1 DQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~18 $end
$var wire 1 EQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~21_sumout $end
$var wire 1 FQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~22 $end
$var wire 1 GQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~25_sumout $end
$var wire 1 HQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~26 $end
$var wire 1 IQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~29_sumout $end
$var wire 1 JQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~30 $end
$var wire 1 KQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~33_sumout $end
$var wire 1 LQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~34 $end
$var wire 1 MQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~37_sumout $end
$var wire 1 NQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~38 $end
$var wire 1 OQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~41_sumout $end
$var wire 1 PQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~42 $end
$var wire 1 QQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~45_sumout $end
$var wire 1 RQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~46 $end
$var wire 1 SQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~49_sumout $end
$var wire 1 TQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~50 $end
$var wire 1 UQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~53_sumout $end
$var wire 1 VQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~54 $end
$var wire 1 WQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~57_sumout $end
$var wire 1 XQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~58 $end
$var wire 1 YQ Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~61_sumout $end
$var wire 1 ZQ Sintetizador0|S1|synth|channelData[7].filter.z2[30]~_wirecell_combout $end
$var wire 1 [Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~5_sumout $end
$var wire 1 \Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~9_sumout $end
$var wire 1 ]Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~13_sumout $end
$var wire 1 ^Q Sintetizador0|S1|synth|channelData[7].filter.z2[28]~_wirecell_combout $end
$var wire 1 _Q Sintetizador0|S1|synth|channelData[7].filter.z2[27]~_wirecell_combout $end
$var wire 1 `Q Sintetizador0|S1|synth|channelData[7].filter.z2[26]~_wirecell_combout $end
$var wire 1 aQ Sintetizador0|S1|synth|channelData[7].filter.z2[25]~_wirecell_combout $end
$var wire 1 bQ Sintetizador0|S1|synth|channelData[7].filter.z2[24]~_wirecell_combout $end
$var wire 1 cQ Sintetizador0|S1|synth|channelData[7].filter.z2[23]~_wirecell_combout $end
$var wire 1 dQ Sintetizador0|S1|synth|channelData[7].filter.z2[22]~_wirecell_combout $end
$var wire 1 eQ Sintetizador0|S1|synth|channelData[7].filter.z2[21]~_wirecell_combout $end
$var wire 1 fQ Sintetizador0|S1|synth|channelData[7].filter.z2[20]~_wirecell_combout $end
$var wire 1 gQ Sintetizador0|S1|synth|channelData[7].filter.z2[19]~_wirecell_combout $end
$var wire 1 hQ Sintetizador0|S1|synth|channelData[7].filter.z2[18]~_wirecell_combout $end
$var wire 1 iQ Sintetizador0|S1|synth|channelData[7].filter.z2[17]~_wirecell_combout $end
$var wire 1 jQ Sintetizador0|S1|synth|channelData[7].filter.z2[16]~_wirecell_combout $end
$var wire 1 kQ Sintetizador0|S1|synth|channelData[7].filter.z2[15]~_wirecell_combout $end
$var wire 1 lQ Sintetizador0|S1|synth|channelData[7].filter.z2[14]~_wirecell_combout $end
$var wire 1 mQ Sintetizador0|S1|synth|channelData[7].filter.z2[13]~_wirecell_combout $end
$var wire 1 nQ Sintetizador0|S1|synth|channelData[7].filter.z2[12]~_wirecell_combout $end
$var wire 1 oQ Sintetizador0|S1|synth|channelData[7].filter.z2[11]~_wirecell_combout $end
$var wire 1 pQ Sintetizador0|S1|synth|channelData[7].filter.z2[10]~_wirecell_combout $end
$var wire 1 qQ Sintetizador0|S1|synth|channelData[7].filter.z2[9]~_wirecell_combout $end
$var wire 1 rQ Sintetizador0|S1|synth|channelData[7].filter.z2[8]~_wirecell_combout $end
$var wire 1 sQ Sintetizador0|S1|synth|channelData[7].filter.z2[7]~_wirecell_combout $end
$var wire 1 tQ Sintetizador0|S1|synth|channelData[7].filter.z2[6]~_wirecell_combout $end
$var wire 1 uQ Sintetizador0|S1|synth|channelData[7].filter.z2[5]~_wirecell_combout $end
$var wire 1 vQ Sintetizador0|S1|synth|channelData[7].filter.z2[4]~_wirecell_combout $end
$var wire 1 wQ Sintetizador0|S1|synth|channelData[7].filter.z2[3]~_wirecell_combout $end
$var wire 1 xQ Sintetizador0|S1|synth|channelData[7].filter.z2[2]~_wirecell_combout $end
$var wire 1 yQ Sintetizador0|S1|synth|channelData[7].filter.z2[1]~_wirecell_combout $end
$var wire 1 zQ Sintetizador0|S1|synth|channelData[7].filter.z2[0]~_wirecell_combout $end
$var wire 1 {Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~137_sumout $end
$var wire 1 |Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~53_combout $end
$var wire 1 }Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~138 $end
$var wire 1 ~Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~133_sumout $end
$var wire 1 !R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~51_combout $end
$var wire 1 "R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~134 $end
$var wire 1 #R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~129_sumout $end
$var wire 1 $R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~49_combout $end
$var wire 1 %R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~130 $end
$var wire 1 &R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~125_sumout $end
$var wire 1 'R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~47_combout $end
$var wire 1 (R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~126 $end
$var wire 1 )R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~121_sumout $end
$var wire 1 *R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~45_combout $end
$var wire 1 +R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~122 $end
$var wire 1 ,R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~117_sumout $end
$var wire 1 -R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~43_combout $end
$var wire 1 .R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~118 $end
$var wire 1 /R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~113_sumout $end
$var wire 1 0R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~41_combout $end
$var wire 1 1R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~114 $end
$var wire 1 2R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~109_sumout $end
$var wire 1 3R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~39_combout $end
$var wire 1 4R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~110 $end
$var wire 1 5R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~105_sumout $end
$var wire 1 6R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~23_combout $end
$var wire 1 7R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~106 $end
$var wire 1 8R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~101_sumout $end
$var wire 1 9R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~21_combout $end
$var wire 1 :R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~102 $end
$var wire 1 ;R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~97_sumout $end
$var wire 1 <R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~20_combout $end
$var wire 1 =R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~98 $end
$var wire 1 >R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~93_sumout $end
$var wire 1 ?R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~19_combout $end
$var wire 1 @R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~94 $end
$var wire 1 AR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~89_sumout $end
$var wire 1 BR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~18_combout $end
$var wire 1 CR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~90 $end
$var wire 1 DR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~85_sumout $end
$var wire 1 ER Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~17_combout $end
$var wire 1 FR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~86 $end
$var wire 1 GR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~81_sumout $end
$var wire 1 HR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~16_combout $end
$var wire 1 IR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~82 $end
$var wire 1 JR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~77_sumout $end
$var wire 1 KR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~15_combout $end
$var wire 1 LR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~78 $end
$var wire 1 MR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~17_sumout $end
$var wire 1 NR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~0_combout $end
$var wire 1 OR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~18 $end
$var wire 1 PR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~21_sumout $end
$var wire 1 QR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~1_combout $end
$var wire 1 RR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~22 $end
$var wire 1 SR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~73_sumout $end
$var wire 1 TR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~14_combout $end
$var wire 1 UR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~74 $end
$var wire 1 VR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~69_sumout $end
$var wire 1 WR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~13_combout $end
$var wire 1 XR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~70 $end
$var wire 1 YR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~61_sumout $end
$var wire 1 ZR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~11_combout $end
$var wire 1 [R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~62 $end
$var wire 1 \R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~65_sumout $end
$var wire 1 ]R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~12_combout $end
$var wire 1 ^R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~66 $end
$var wire 1 _R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~53_sumout $end
$var wire 1 `R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~9_combout $end
$var wire 1 aR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~54 $end
$var wire 1 bR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~57_sumout $end
$var wire 1 cR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~10_combout $end
$var wire 1 dR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~58 $end
$var wire 1 eR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~45_sumout $end
$var wire 1 fR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~7_combout $end
$var wire 1 gR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~46 $end
$var wire 1 hR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~49_sumout $end
$var wire 1 iR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~8_combout $end
$var wire 1 jR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~50 $end
$var wire 1 kR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~37_sumout $end
$var wire 1 lR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~5_combout $end
$var wire 1 mR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~38 $end
$var wire 1 nR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~41_sumout $end
$var wire 1 oR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~6_combout $end
$var wire 1 pR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~42 $end
$var wire 1 qR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~29_sumout $end
$var wire 1 rR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~3_combout $end
$var wire 1 sR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~30 $end
$var wire 1 tR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~34 $end
$var wire 1 uR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~25_sumout $end
$var wire 1 vR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~2_combout $end
$var wire 1 wR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~26 $end
$var wire 1 xR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~6 $end
$var wire 1 yR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~10 $end
$var wire 1 zR Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~14 $end
$var wire 1 {R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~1_sumout $end
$var wire 1 |R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~33_sumout $end
$var wire 1 }R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~4_combout $end
$var wire 1 ~R Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~130_cout $end
$var wire 1 !S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~126_cout $end
$var wire 1 "S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~122_cout $end
$var wire 1 #S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~118_cout $end
$var wire 1 $S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~114_cout $end
$var wire 1 %S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~110_cout $end
$var wire 1 &S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~106_cout $end
$var wire 1 'S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~102_cout $end
$var wire 1 (S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~98_cout $end
$var wire 1 )S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~94_cout $end
$var wire 1 *S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~90_cout $end
$var wire 1 +S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~86_cout $end
$var wire 1 ,S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~82_cout $end
$var wire 1 -S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~78_cout $end
$var wire 1 .S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~74_cout $end
$var wire 1 /S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~70_cout $end
$var wire 1 0S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~10 $end
$var wire 1 1S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~14 $end
$var wire 1 2S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~66 $end
$var wire 1 3S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~62 $end
$var wire 1 4S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~54 $end
$var wire 1 5S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~58 $end
$var wire 1 6S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~46 $end
$var wire 1 7S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~50 $end
$var wire 1 8S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~38 $end
$var wire 1 9S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~42 $end
$var wire 1 :S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~30 $end
$var wire 1 ;S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~34 $end
$var wire 1 <S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~22 $end
$var wire 1 =S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~25_sumout $end
$var wire 1 >S Sintetizador0|S1|synth|sampleSynthesizer|oDATA~4_combout $end
$var wire 1 ?S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~23 $end
$var wire 1 @S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~23 $end
$var wire 1 AS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~22 $end
$var wire 1 BS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~22 $end
$var wire 1 CS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~35_combout $end
$var wire 1 DS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~21 $end
$var wire 1 ES Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~21 $end
$var wire 1 FS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~20 $end
$var wire 1 GS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~20 $end
$var wire 1 HS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~34_combout $end
$var wire 1 IS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~19 $end
$var wire 1 JS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~19 $end
$var wire 1 KS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~18 $end
$var wire 1 LS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~18 $end
$var wire 1 MS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~33_combout $end
$var wire 1 NS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~17 $end
$var wire 1 OS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~17 $end
$var wire 1 PS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~16 $end
$var wire 1 QS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~16 $end
$var wire 1 RS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~32_combout $end
$var wire 1 SS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~2 $end
$var wire 1 TS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~6 $end
$var wire 1 US Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~10 $end
$var wire 1 VS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~14 $end
$var wire 1 WS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~18 $end
$var wire 1 XS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~22 $end
$var wire 1 YS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~26 $end
$var wire 1 ZS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~29_sumout $end
$var wire 1 [S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux1~0_combout $end
$var wire 1 \S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~25_sumout $end
$var wire 1 ]S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux2~0_combout $end
$var wire 1 ^S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~21_sumout $end
$var wire 1 _S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux3~0_combout $end
$var wire 1 `S Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~17_sumout $end
$var wire 1 aS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux4~0_combout $end
$var wire 1 bS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~13_sumout $end
$var wire 1 cS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux5~0_combout $end
$var wire 1 dS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~9_sumout $end
$var wire 1 eS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux6~0_combout $end
$var wire 1 fS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~5_sumout $end
$var wire 1 gS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux7~0_combout $end
$var wire 1 hS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~1_sumout $end
$var wire 1 iS Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux8~0_combout $end
$var wire 1 jS Sintetizador0|S1|synth|sampleSynthesizer|comb~14_combout $end
$var wire 1 kS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~328 $end
$var wire 1 lS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~21_sumout $end
$var wire 1 mS Sintetizador0|S1|synth|sampleSynthesizer|oDATA~3_combout $end
$var wire 1 nS Sintetizador0|S1|synth|sampleSynthesizer|comb~13_combout $end
$var wire 1 oS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~327 $end
$var wire 1 pS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~33_sumout $end
$var wire 1 qS Sintetizador0|S1|synth|sampleSynthesizer|oDATA~6_combout $end
$var wire 1 rS Sintetizador0|S1|synth|sampleSynthesizer|comb~12_combout $end
$var wire 1 sS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~326 $end
$var wire 1 tS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~29_sumout $end
$var wire 1 uS Sintetizador0|S1|synth|sampleSynthesizer|oDATA~5_combout $end
$var wire 1 vS Sintetizador0|S1|synth|sampleSynthesizer|comb~11_combout $end
$var wire 1 wS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~325 $end
$var wire 1 xS Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~41_sumout $end
$var wire 1 yS Sintetizador0|S1|synth|sampleSynthesizer|oDATA~8_combout $end
$var wire 1 zS Sintetizador0|S1|synth|sampleSynthesizer|comb~10_combout $end
$var wire 1 {S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~324 $end
$var wire 1 |S Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~37_sumout $end
$var wire 1 }S Sintetizador0|S1|synth|sampleSynthesizer|oDATA~7_combout $end
$var wire 1 ~S Sintetizador0|S1|synth|sampleSynthesizer|comb~9_combout $end
$var wire 1 !T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~323 $end
$var wire 1 "T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~49_sumout $end
$var wire 1 #T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~10_combout $end
$var wire 1 $T Sintetizador0|S1|synth|sampleSynthesizer|comb~8_combout $end
$var wire 1 %T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~322 $end
$var wire 1 &T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~45_sumout $end
$var wire 1 'T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~9_combout $end
$var wire 1 (T Sintetizador0|S1|synth|sampleSynthesizer|comb~7_combout $end
$var wire 1 )T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~321 $end
$var wire 1 *T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~57_sumout $end
$var wire 1 +T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~12_combout $end
$var wire 1 ,T Sintetizador0|S1|synth|sampleSynthesizer|comb~6_combout $end
$var wire 1 -T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~320 $end
$var wire 1 .T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~53_sumout $end
$var wire 1 /T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~11_combout $end
$var wire 1 0T Sintetizador0|S1|synth|sampleSynthesizer|comb~5_combout $end
$var wire 1 1T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~319 $end
$var wire 1 2T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~61_sumout $end
$var wire 1 3T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~13_combout $end
$var wire 1 4T Sintetizador0|S1|synth|sampleSynthesizer|comb~4_combout $end
$var wire 1 5T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~318 $end
$var wire 1 6T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~65_sumout $end
$var wire 1 7T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~14_combout $end
$var wire 1 8T Sintetizador0|S1|synth|sampleSynthesizer|comb~3_combout $end
$var wire 1 9T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~13_sumout $end
$var wire 1 :T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~1_combout $end
$var wire 1 ;T Sintetizador0|S1|synth|sampleSynthesizer|comb~2_combout $end
$var wire 1 <T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~9_sumout $end
$var wire 1 =T Sintetizador0|S1|synth|sampleSynthesizer|oDATA~0_combout $end
$var wire 1 >T Sintetizador0|S1|synth|sampleSynthesizer|comb~1_combout $end
$var wire 1 ?T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~318 $end
$var wire 1 @T Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~6 $end
$var wire 1 AT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~1_sumout $end
$var wire 1 BT Sintetizador0|S1|synth|channelData[7].filter.z2[31]~_wirecell_combout $end
$var wire 1 CT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~1_wirecell_combout $end
$var wire 1 DT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~26 $end
$var wire 1 ET Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~18 $end
$var wire 1 FT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~2 $end
$var wire 1 GT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~5_sumout $end
$var wire 1 HT Sintetizador0|S1|synth|sampleSynthesizer|comb~0_combout $end
$var wire 1 IT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~1_sumout $end
$var wire 1 JT Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~17_sumout $end
$var wire 1 KT Sintetizador0|S1|synth|sampleSynthesizer|oDATA~2_combout $end
$var wire 1 LT Sintetizador0|S1|synth|mixer|Add0~1_sumout $end
$var wire 1 MT Sintetizador0|S1|synth|mixer|Add0~2 $end
$var wire 1 NT Sintetizador0|S1|synth|mixer|Add0~5_sumout $end
$var wire 1 OT Sintetizador0|S1|synth|mixer|Add0~6 $end
$var wire 1 PT Sintetizador0|S1|synth|mixer|Add0~61_sumout $end
$var wire 1 QT Sintetizador0|S1|synth|mixer|Add0~62 $end
$var wire 1 RT Sintetizador0|S1|synth|mixer|Add0~57_sumout $end
$var wire 1 ST Sintetizador0|S1|synth|mixer|Add0~58 $end
$var wire 1 TT Sintetizador0|S1|synth|mixer|Add0~49_sumout $end
$var wire 1 UT Sintetizador0|S1|synth|mixer|Add0~50 $end
$var wire 1 VT Sintetizador0|S1|synth|mixer|Add0~53_sumout $end
$var wire 1 WT Sintetizador0|S1|synth|mixer|Add0~54 $end
$var wire 1 XT Sintetizador0|S1|synth|mixer|Add0~41_sumout $end
$var wire 1 YT Sintetizador0|S1|synth|mixer|Add0~42 $end
$var wire 1 ZT Sintetizador0|S1|synth|mixer|Add0~45_sumout $end
$var wire 1 [T Sintetizador0|S1|synth|mixer|Add0~46 $end
$var wire 1 \T Sintetizador0|S1|synth|mixer|Add0~33_sumout $end
$var wire 1 ]T Sintetizador0|S1|synth|mixer|Add0~34 $end
$var wire 1 ^T Sintetizador0|S1|synth|mixer|Add0~37_sumout $end
$var wire 1 _T Sintetizador0|S1|synth|mixer|Add0~38 $end
$var wire 1 `T Sintetizador0|S1|synth|mixer|Add0~25_sumout $end
$var wire 1 aT Sintetizador0|S1|synth|mixer|Add0~26 $end
$var wire 1 bT Sintetizador0|S1|synth|mixer|Add0~29_sumout $end
$var wire 1 cT Sintetizador0|S1|synth|mixer|Add0~30 $end
$var wire 1 dT Sintetizador0|S1|synth|mixer|Add0~17_sumout $end
$var wire 1 eT Sintetizador0|S1|synth|mixer|Add0~18 $end
$var wire 1 fT Sintetizador0|S1|synth|mixer|Add0~21_sumout $end
$var wire 1 gT Sintetizador0|S1|synth|mixer|Add0~22 $end
$var wire 1 hT Sintetizador0|S1|synth|mixer|Add0~9_sumout $end
$var wire 1 iT Sintetizador0|S1|synth|mixer|always0~0_combout $end
$var wire 1 jT Audio0|waudio_outR[5]~0_combout $end
$var wire 1 kT Audio0|waudio_outR[5]~1_combout $end
$var wire 1 lT Audio0|Add1~54 $end
$var wire 1 mT Audio0|Add1~50 $end
$var wire 1 nT Audio0|Add1~42 $end
$var wire 1 oT Audio0|Add1~46 $end
$var wire 1 pT Audio0|Add1~34 $end
$var wire 1 qT Audio0|Add1~38 $end
$var wire 1 rT Audio0|Add1~26 $end
$var wire 1 sT Audio0|Add1~30 $end
$var wire 1 tT Audio0|Add1~18 $end
$var wire 1 uT Audio0|Add1~22 $end
$var wire 1 vT Audio0|Add1~10 $end
$var wire 1 wT Audio0|Add1~14 $end
$var wire 1 xT Audio0|Add1~1_sumout $end
$var wire 1 yT Sintetizador0|S1|synth|mixer|Add0~10 $end
$var wire 1 zT Sintetizador0|S1|synth|mixer|Add0~13_sumout $end
$var wire 1 {T Audio0|Add1~2 $end
$var wire 1 |T Audio0|Add1~5_sumout $end
$var wire 1 }T Audio0|u5|Mux1~0_combout $end
$var wire 1 ~T Audio0|Add1~9_sumout $end
$var wire 1 !U Audio0|Add1~13_sumout $end
$var wire 1 "U Audio0|u5|Mux1~1_combout $end
$var wire 1 #U Audio0|waudio_outL[15]~0_combout $end
$var wire 1 $U Audio0|waudio_outL[15]~1_combout $end
$var wire 1 %U Audio0|Add0~54 $end
$var wire 1 &U Audio0|Add0~50 $end
$var wire 1 'U Audio0|Add0~42 $end
$var wire 1 (U Audio0|Add0~46 $end
$var wire 1 )U Audio0|Add0~34 $end
$var wire 1 *U Audio0|Add0~38 $end
$var wire 1 +U Audio0|Add0~26 $end
$var wire 1 ,U Audio0|Add0~30 $end
$var wire 1 -U Audio0|Add0~18 $end
$var wire 1 .U Audio0|Add0~22 $end
$var wire 1 /U Audio0|Add0~10 $end
$var wire 1 0U Audio0|Add0~14 $end
$var wire 1 1U Audio0|Add0~1_sumout $end
$var wire 1 2U Audio0|Add0~2 $end
$var wire 1 3U Audio0|Add0~5_sumout $end
$var wire 1 4U Audio0|u5|Mux1~2_combout $end
$var wire 1 5U Audio0|Add0~9_sumout $end
$var wire 1 6U Audio0|Add0~13_sumout $end
$var wire 1 7U Audio0|u5|Mux1~3_combout $end
$var wire 1 8U Audio0|u5|SEL_Cont[1]~0_combout $end
$var wire 1 9U Audio0|u5|Mux1~4_combout $end
$var wire 1 :U Audio0|Add1~17_sumout $end
$var wire 1 ;U Audio0|Add1~21_sumout $end
$var wire 1 <U Audio0|u5|Mux1~5_combout $end
$var wire 1 =U Audio0|Add1~25_sumout $end
$var wire 1 >U Audio0|Add1~29_sumout $end
$var wire 1 ?U Audio0|u5|Mux1~6_combout $end
$var wire 1 @U Audio0|Add0~17_sumout $end
$var wire 1 AU Audio0|Add0~21_sumout $end
$var wire 1 BU Audio0|u5|Mux1~7_combout $end
$var wire 1 CU Audio0|Add0~25_sumout $end
$var wire 1 DU Audio0|Add0~29_sumout $end
$var wire 1 EU Audio0|u5|Mux1~8_combout $end
$var wire 1 FU Audio0|u5|Mux1~9_combout $end
$var wire 1 GU Audio0|Add1~33_sumout $end
$var wire 1 HU Audio0|Add1~37_sumout $end
$var wire 1 IU Audio0|u5|Mux1~10_combout $end
$var wire 1 JU Audio0|Add1~41_sumout $end
$var wire 1 KU Audio0|Add1~45_sumout $end
$var wire 1 LU Audio0|u5|Mux1~11_combout $end
$var wire 1 MU Audio0|Add0~33_sumout $end
$var wire 1 NU Audio0|Add0~37_sumout $end
$var wire 1 OU Audio0|u5|Mux1~12_combout $end
$var wire 1 PU Audio0|Add0~41_sumout $end
$var wire 1 QU Audio0|Add0~45_sumout $end
$var wire 1 RU Audio0|u5|Mux1~13_combout $end
$var wire 1 SU Audio0|u5|Mux1~14_combout $end
$var wire 1 TU Audio0|Add1~49_sumout $end
$var wire 1 UU Audio0|Add1~53_sumout $end
$var wire 1 VU Audio0|Add0~49_sumout $end
$var wire 1 WU Audio0|Add0~53_sumout $end
$var wire 1 XU Audio0|u5|Mux1~15_combout $end
$var wire 1 YU Audio0|u5|Mux1~16_combout $end
$var wire 1 ZU Audio0|u5|SEL_Cont[2]~1_combout $end
$var wire 1 [U Audio0|u5|SEL_Cont[3]~2_combout $end
$var wire 1 \U Audio0|u5|Mux1~17_combout $end
$var wire 1 ]U Audio0|u3|u0|Selector1~0_combout $end
$var wire 1 ^U Audio0|u3|u0|SCLK~0_combout $end
$var wire 1 _U Audio0|u3|u0|SCLK~1_combout $end
$var wire 1 `U Audio0|u3|u0|SCLK~q $end
$var wire 1 aU Audio0|u3|u0|I2C_SCLK~0_combout $end
$var wire 1 bU Audio0|u3|u0|I2C_SCLK~1_combout $end
$var wire 1 cU SW[8]~input_o $end
$var wire 1 dU SW[9]~input_o $end
$var wire 1 eU MEMCODE|is_sysmem~3_combout $end
$var wire 1 fU MEMCODE|wReadData[0]~0_combout $end
$var wire 1 gU MEMCODE|wReadData[0]~1_combout $end
$var wire 1 hU wOutput[0]~0_combout $end
$var wire 1 iU MEMCODE|wReadData[1]~2_combout $end
$var wire 1 jU MEMCODE|wReadData[1]~3_combout $end
$var wire 1 kU wOutput[1]~1_combout $end
$var wire 1 lU MEMCODE|wReadData[2]~4_combout $end
$var wire 1 mU MEMCODE|wReadData[2]~5_combout $end
$var wire 1 nU wOutput[2]~38_combout $end
$var wire 1 oU MEMCODE|wReadData[3]~6_combout $end
$var wire 1 pU MEMCODE|wReadData[3]~7_combout $end
$var wire 1 qU wOutput[3]~34_combout $end
$var wire 1 rU Display70|Dec0|WideOr6~0_combout $end
$var wire 1 sU Display70|Dec0|WideOr5~0_combout $end
$var wire 1 tU Display70|Dec0|WideOr4~0_combout $end
$var wire 1 uU Display70|Dec0|WideOr3~0_combout $end
$var wire 1 vU Display70|Dec0|WideOr2~0_combout $end
$var wire 1 wU Display70|Dec0|WideOr1~0_combout $end
$var wire 1 xU Display70|Dec0|WideOr0~0_combout $end
$var wire 1 yU MEMCODE|wReadData[4]~8_combout $end
$var wire 1 zU MEMCODE|wReadData[4]~9_combout $end
$var wire 1 {U wOutput[4]~30_combout $end
$var wire 1 |U MEMCODE|wReadData[5]~10_combout $end
$var wire 1 }U MEMCODE|wReadData[5]~11_combout $end
$var wire 1 ~U wOutput[5]~26_combout $end
$var wire 1 !V MEMCODE|wReadData[6]~12_combout $end
$var wire 1 "V MEMCODE|wReadData[6]~13_combout $end
$var wire 1 #V wOutput[6]~22_combout $end
$var wire 1 $V MEMCODE|wReadData[7]~14_combout $end
$var wire 1 %V MEMCODE|wReadData[7]~15_combout $end
$var wire 1 &V wOutput[7]~18_combout $end
$var wire 1 'V Display70|Dec1|WideOr6~0_combout $end
$var wire 1 (V Display70|Dec1|WideOr5~0_combout $end
$var wire 1 )V Display70|Dec1|WideOr4~0_combout $end
$var wire 1 *V Display70|Dec1|WideOr3~0_combout $end
$var wire 1 +V Display70|Dec1|WideOr2~0_combout $end
$var wire 1 ,V Display70|Dec1|WideOr1~0_combout $end
$var wire 1 -V Display70|Dec1|WideOr0~0_combout $end
$var wire 1 .V wOutput[8]~2_combout $end
$var wire 1 /V wOutput[9]~3_combout $end
$var wire 1 0V wOutput[10]~4_combout $end
$var wire 1 1V wOutput[11]~5_combout $end
$var wire 1 2V Display70|Dec2|WideOr6~0_combout $end
$var wire 1 3V Display70|Dec2|WideOr5~0_combout $end
$var wire 1 4V Display70|Dec2|WideOr4~0_combout $end
$var wire 1 5V Display70|Dec2|WideOr3~0_combout $end
$var wire 1 6V Display70|Dec2|WideOr2~0_combout $end
$var wire 1 7V Display70|Dec2|WideOr1~0_combout $end
$var wire 1 8V Display70|Dec2|WideOr0~0_combout $end
$var wire 1 9V wOutput[12]~6_combout $end
$var wire 1 :V wOutput[13]~7_combout $end
$var wire 1 ;V wOutput[14]~8_combout $end
$var wire 1 <V wOutput[15]~9_combout $end
$var wire 1 =V Display70|Dec3|WideOr6~0_combout $end
$var wire 1 >V Display70|Dec3|WideOr5~0_combout $end
$var wire 1 ?V Display70|Dec3|WideOr4~0_combout $end
$var wire 1 @V Display70|Dec3|WideOr3~0_combout $end
$var wire 1 AV Display70|Dec3|WideOr2~0_combout $end
$var wire 1 BV Display70|Dec3|WideOr1~0_combout $end
$var wire 1 CV Display70|Dec3|WideOr0~0_combout $end
$var wire 1 DV wOutput[16]~10_combout $end
$var wire 1 EV wOutput[17]~11_combout $end
$var wire 1 FV wOutput[18]~12_combout $end
$var wire 1 GV wOutput[19]~13_combout $end
$var wire 1 HV Display70|Dec4|WideOr6~0_combout $end
$var wire 1 IV Display70|Dec4|WideOr5~0_combout $end
$var wire 1 JV Display70|Dec4|WideOr4~0_combout $end
$var wire 1 KV Display70|Dec4|WideOr3~0_combout $end
$var wire 1 LV Display70|Dec4|WideOr2~0_combout $end
$var wire 1 MV Display70|Dec4|WideOr1~0_combout $end
$var wire 1 NV Display70|Dec4|WideOr0~0_combout $end
$var wire 1 OV wOutput[20]~14_combout $end
$var wire 1 PV wOutput[21]~15_combout $end
$var wire 1 QV wOutput[22]~16_combout $end
$var wire 1 RV wOutput[23]~17_combout $end
$var wire 1 SV Display70|Dec5|WideOr6~0_combout $end
$var wire 1 TV Display70|Dec5|WideOr5~0_combout $end
$var wire 1 UV Display70|Dec5|WideOr4~0_combout $end
$var wire 1 VV Display70|Dec5|WideOr3~0_combout $end
$var wire 1 WV Display70|Dec5|WideOr2~0_combout $end
$var wire 1 XV Display70|Dec5|WideOr1~0_combout $end
$var wire 1 YV Display70|Dec5|WideOr0~0_combout $end
$var wire 1 ZV CLOCK2_50~input_o $end
$var wire 1 [V VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF $end
$var wire 1 \V VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT $end
$var wire 1 ]V VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 $end
$var wire 1 ^V VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 $end
$var wire 1 _V VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 $end
$var wire 1 `V VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 $end
$var wire 1 aV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 $end
$var wire 1 bV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 $end
$var wire 1 cV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP $end
$var wire 1 dV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 $end
$var wire 1 eV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM $end
$var wire 1 fV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 $end
$var wire 1 gV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT $end
$var wire 1 hV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN $end
$var wire 1 iV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 $end
$var wire 1 jV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK $end
$var wire 1 kV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 $end
$var wire 1 lV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 $end
$var wire 1 mV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 $end
$var wire 1 nV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 $end
$var wire 1 oV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 $end
$var wire 1 pV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 $end
$var wire 1 qV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 $end
$var wire 1 rV VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 $end
$var wire 1 sV VGA0|VGA0|Add0~37_sumout $end
$var wire 1 tV VGA0|VGA0|Add0~2 $end
$var wire 1 uV VGA0|VGA0|Add0~9_sumout $end
$var wire 1 vV VGA0|VGA0|Add0~10 $end
$var wire 1 wV VGA0|VGA0|Add0~17_sumout $end
$var wire 1 xV VGA0|VGA0|Add0~18 $end
$var wire 1 yV VGA0|VGA0|Add0~13_sumout $end
$var wire 1 zV VGA0|VGA0|Add0~14 $end
$var wire 1 {V VGA0|VGA0|Add0~21_sumout $end
$var wire 1 |V VGA0|VGA0|Add0~22 $end
$var wire 1 }V VGA0|VGA0|Add0~25_sumout $end
$var wire 1 ~V VGA0|VGA0|Add0~26 $end
$var wire 1 !W VGA0|VGA0|Add0~33_sumout $end
$var wire 1 "W VGA0|VGA0|Add0~34 $end
$var wire 1 #W VGA0|VGA0|Add0~29_sumout $end
$var wire 1 $W VGA0|VGA0|Equal0~0_combout $end
$var wire 1 %W VGA0|VGA0|Equal0~1_combout $end
$var wire 1 &W VGA0|VGA0|Equal0~2_combout $end
$var wire 1 'W VGA0|VGA0|Add0~38 $end
$var wire 1 (W VGA0|VGA0|Add0~5_sumout $end
$var wire 1 )W VGA0|VGA0|Add0~6 $end
$var wire 1 *W VGA0|VGA0|Add0~1_sumout $end
$var wire 1 +W VGA0|VGA0|LessThan1~0_combout $end
$var wire 1 ,W VGA0|VGA0|LessThan1~1_combout $end
$var wire 1 -W CPU0|Processor|ALUunit|Mux10~6_combout $end
$var wire 1 .W VGA0|VGA0|LessThan1~2_combout $end
$var wire 1 /W VGA0|VGA0|LessThan1~3_combout $end
$var wire 1 0W VGA0|VGA0|LessThan1~4_combout $end
$var wire 1 1W VGA0|VGA0|LessThan1~5_combout $end
$var wire 1 2W VGA0|VGA0|LessThan1~6_combout $end
$var wire 1 3W VGA0|VGA0|writeEnable~0_combout $end
$var wire 1 4W VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1451w[2]~0_combout $end
$var wire 1 5W VGA0|VGA0|Add1~37_sumout $end
$var wire 1 6W VGA0|VGA0|Add1~14 $end
$var wire 1 7W VGA0|VGA0|Add1~33_sumout $end
$var wire 1 8W VGA0|VGA0|always2~0_combout $end
$var wire 1 9W VGA0|VGA0|always2~1_combout $end
$var wire 1 :W VGA0|VGA0|always2~2_combout $end
$var wire 1 ;W VGA0|VGA0|Add1~38 $end
$var wire 1 <W VGA0|VGA0|Add1~29_sumout $end
$var wire 1 =W VGA0|VGA0|Add1~30 $end
$var wire 1 >W VGA0|VGA0|Add1~5_sumout $end
$var wire 1 ?W VGA0|VGA0|Add1~6 $end
$var wire 1 @W VGA0|VGA0|Add1~1_sumout $end
$var wire 1 AW VGA0|VGA0|Add1~2 $end
$var wire 1 BW VGA0|VGA0|Add1~17_sumout $end
$var wire 1 CW VGA0|VGA0|Add1~18 $end
$var wire 1 DW VGA0|VGA0|Add1~9_sumout $end
$var wire 1 EW VGA0|VGA0|Add1~10 $end
$var wire 1 FW VGA0|VGA0|Add1~21_sumout $end
$var wire 1 GW VGA0|VGA0|Add1~22 $end
$var wire 1 HW VGA0|VGA0|Add1~25_sumout $end
$var wire 1 IW VGA0|VGA0|Add1~26 $end
$var wire 1 JW VGA0|VGA0|Add1~13_sumout $end
$var wire 1 KW VGA0|VGA0|Add3~10 $end
$var wire 1 LW VGA0|VGA0|Add3~11 $end
$var wire 1 MW VGA0|VGA0|Add3~14 $end
$var wire 1 NW VGA0|VGA0|Add3~15 $end
$var wire 1 OW VGA0|VGA0|Add3~18 $end
$var wire 1 PW VGA0|VGA0|Add3~19 $end
$var wire 1 QW VGA0|VGA0|Add3~22 $end
$var wire 1 RW VGA0|VGA0|Add3~23 $end
$var wire 1 SW VGA0|VGA0|Add3~26 $end
$var wire 1 TW VGA0|VGA0|Add3~27 $end
$var wire 1 UW VGA0|VGA0|Add3~30 $end
$var wire 1 VW VGA0|VGA0|Add3~31 $end
$var wire 1 WW VGA0|VGA0|Add3~34 $end
$var wire 1 XW VGA0|VGA0|Add3~35 $end
$var wire 1 YW VGA0|VGA0|Add3~38 $end
$var wire 1 ZW VGA0|VGA0|Add3~39 $end
$var wire 1 [W VGA0|VGA0|Add3~42 $end
$var wire 1 \W VGA0|VGA0|Add3~43 $end
$var wire 1 ]W VGA0|VGA0|Add3~1_sumout $end
$var wire 1 ^W VGA0|VGA0|Add3~2 $end
$var wire 1 _W VGA0|VGA0|Add3~3 $end
$var wire 1 `W VGA0|VGA0|Add3~5_sumout $end
$var wire 1 aW VGA0|VGA0|Add3~9_sumout $end
$var wire 1 bW VGA0|VGA0|Add3~13_sumout $end
$var wire 1 cW VGA0|VGA0|Add3~17_sumout $end
$var wire 1 dW VGA0|VGA0|Add3~21_sumout $end
$var wire 1 eW VGA0|VGA0|Add3~25_sumout $end
$var wire 1 fW VGA0|VGA0|Add3~29_sumout $end
$var wire 1 gW VGA0|VGA0|Add3~33_sumout $end
$var wire 1 hW VGA0|VGA0|Add3~37_sumout $end
$var wire 1 iW VGA0|VGA0|Add3~41_sumout $end
$var wire 1 jW CPU0|Processor|DwByteEnable[1]~4_combout $end
$var wire 1 kW VGA0|VGA0|writeEnable~1_combout $end
$var wire 1 lW VGA0|ByteSelect[1]~0_combout $end
$var wire 1 mW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a14~portadataout $end
$var wire 1 nW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_b|w_anode1503w[2]~0_combout $end
$var wire 1 oW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a46~portadataout $end
$var wire 1 pW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_b|w_anode1512w[2]~0_combout $end
$var wire 1 qW VGA0|ByteSelect[2]~1_combout $end
$var wire 1 rW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a86~portadataout $end
$var wire 1 sW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a54~portadataout $end
$var wire 1 tW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a22~portadataout $end
$var wire 1 uW VGA0|VGA0|Mux1~0_combout $end
$var wire 1 vW VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a78~portadataout $end
$var wire 1 wW VGA0|VGA0|Mux1~1_combout $end
$var wire 1 xW VGA0|VGA0|Mux1~2_combout $end
$var wire 1 yW VGA0|VGA0|Mux1~3_combout $end
$var wire 1 zW VGA0|ByteSelect[3]~2_combout $end
$var wire 1 {W VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a94~portadataout $end
$var wire 1 |W VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a62~portadataout $end
$var wire 1 }W CPU0|Processor|DwByteEnable[0]~6_combout $end
$var wire 1 ~W VGA0|ByteSelect[0]~3_combout $end
$var wire 1 !X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a70~portadataout $end
$var wire 1 "X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a38~portadataout $end
$var wire 1 #X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a6~portadataout $end
$var wire 1 $X VGA0|VGA0|Mux1~5_combout $end
$var wire 1 %X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a30~portadataout $end
$var wire 1 &X VGA0|VGA0|Mux1~6_combout $end
$var wire 1 'X SW[7]~input_o $end
$var wire 1 (X CPU0|Processor|RegsUNI|Mux124~0_combout $end
$var wire 1 )X CPU0|Processor|RegsUNI|Mux124~1_combout $end
$var wire 1 *X VGA0|VGA0|RegDisp0|ResultNibble[0]~3_combout $end
$var wire 1 +X VGA0|VGA0|RegDisp0|ResultNibble[1]~2_combout $end
$var wire 1 ,X VGA0|VGA0|RegDisp0|ResultNibble[2]~1_combout $end
$var wire 1 -X VGA0|VGA0|RegDisp0|ResultNibble[3]~0_combout $end
$var wire 1 .X VGA0|VGA0|RegDisp0|HexF0|NibbleBitmap~0_combout $end
$var wire 1 /X VGA0|VGA0|RegDisp0|HexF0|WideOr2~0_combout $end
$var wire 1 0X VGA0|VGA0|RegDisp0|HexF0|Mux5~0_combout $end
$var wire 1 1X VGA0|VGA0|RegDisp0|HexF0|Mux5~10_combout $end
$var wire 1 2X VGA0|VGA0|RegDisp0|HexF0|Mux4~0_combout $end
$var wire 1 3X VGA0|VGA0|RegDisp0|HexF0|Mux3~0_combout $end
$var wire 1 4X VGA0|VGA0|RegDisp0|HexF0|Mux5~6_combout $end
$var wire 1 5X VGA0|VGA0|RegDisp0|HexF0|Mux0~0_combout $end
$var wire 1 6X VGA0|VGA0|RegDisp0|HexF0|Mux2~0_combout $end
$var wire 1 7X VGA0|VGA0|RegDisp0|HexF0|Mux5~1_combout $end
$var wire 1 8X VGA0|VGA0|RegDisp0|HexF0|Mux5~5_combout $end
$var wire 1 9X VGA0|VGA0|RegDisp0|HexF0|WideOr3~0_combout $end
$var wire 1 :X VGA0|VGA0|RegDisp0|HexF0|NibbleBitmap~1_combout $end
$var wire 1 ;X VGA0|VGA0|RegDisp0|HexF0|Mux5~2_combout $end
$var wire 1 <X VGA0|VGA0|RegDisp0|HexF0|Mux5~3_combout $end
$var wire 1 =X VGA0|VGA0|RegDisp0|HexF0|Mux1~0_combout $end
$var wire 1 >X VGA0|VGA0|RegDisp0|HexF0|Mux1~1_combout $end
$var wire 1 ?X VGA0|VGA0|RegDisp0|HexF0|Mux5~4_combout $end
$var wire 1 @X VGA0|VGA0|RegDisp0|oPixel[13]~0_combout $end
$var wire 1 AX VGA0|VGA0|RegDisp0|oPixel[13]~1_combout $end
$var wire 1 BX VGA0|VGA0|RegDisp0|oPixel[13]~2_combout $end
$var wire 1 CX VGA0|VGA0|RegDisp0|oPixel[22]~3_combout $end
$var wire 1 DX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a15~portadataout $end
$var wire 1 EX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a47~portadataout $end
$var wire 1 FX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a87~portadataout $end
$var wire 1 GX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a55~portadataout $end
$var wire 1 HX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a23~portadataout $end
$var wire 1 IX VGA0|VGA0|Mux0~0_combout $end
$var wire 1 JX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a79~portadataout $end
$var wire 1 KX VGA0|VGA0|Mux0~1_combout $end
$var wire 1 LX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a95~portadataout $end
$var wire 1 MX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a63~portadataout $end
$var wire 1 NX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a71~portadataout $end
$var wire 1 OX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a39~portadataout $end
$var wire 1 PX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a7~portadataout $end
$var wire 1 QX VGA0|VGA0|Mux0~2_combout $end
$var wire 1 RX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a31~portadataout $end
$var wire 1 SX VGA0|VGA0|Mux0~3_combout $end
$var wire 1 TX VGA0|VGA0|RegDisp0|oPixel[23]~4_combout $end
$var wire 1 UX VGA0|VGA0|RegDisp0|always0~0_combout $end
$var wire 1 VX VGA0|VGA0|RegDisp0|always0~1_combout $end
$var wire 1 WX VGA0|VGA0|RegDisp0|always0~2_combout $end
$var wire 1 XX VGA0|VGA0|RegDisp0|oPixel~5_combout $end
$var wire 1 YX VGA0|VGA0|RegDisp0|oPixel[28]~6_combout $end
$var wire 1 ZX VGA0|VGA0|RegDisp0|oPixel[28]~7_combout $end
$var wire 1 [X VGA0|VGA0|RegDisp0|oPixel[28]~8_combout $end
$var wire 1 \X VGA0|VGA0|RegDisp0|oPixel[28]~9_combout $end
$var wire 1 ]X VGA0|VGA0|RegDisp0|oPixel[29]~10_combout $end
$var wire 1 ^X VGA0|VGA0|VGA_VS1~0_combout $end
$var wire 1 _X VGA0|VGA0|VGA_BLANK1~0_combout $end
$var wire 1 `X VGA0|VGA0|VGA_BLANK1~q $end
$var wire 1 aX VGA0|VGA0|VGA_BLANK~q $end
$var wire 1 bX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a12~portadataout $end
$var wire 1 cX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a44~portadataout $end
$var wire 1 dX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a84~portadataout $end
$var wire 1 eX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a52~portadataout $end
$var wire 1 fX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a20~portadataout $end
$var wire 1 gX VGA0|VGA0|Mux3~0_combout $end
$var wire 1 hX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a76~portadataout $end
$var wire 1 iX VGA0|VGA0|Mux3~1_combout $end
$var wire 1 jX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a92~portadataout $end
$var wire 1 kX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a60~portadataout $end
$var wire 1 lX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a68~portadataout $end
$var wire 1 mX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a36~portadataout $end
$var wire 1 nX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a4~portadataout $end
$var wire 1 oX VGA0|VGA0|Mux3~2_combout $end
$var wire 1 pX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a28~portadataout $end
$var wire 1 qX VGA0|VGA0|Mux3~3_combout $end
$var wire 1 rX VGA0|VGA0|RegDisp0|oPixel[12]~11_combout $end
$var wire 1 sX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a13~portadataout $end
$var wire 1 tX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a45~portadataout $end
$var wire 1 uX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a85~portadataout $end
$var wire 1 vX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a53~portadataout $end
$var wire 1 wX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a21~portadataout $end
$var wire 1 xX VGA0|VGA0|Mux2~0_combout $end
$var wire 1 yX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a77~portadataout $end
$var wire 1 zX VGA0|VGA0|Mux2~1_combout $end
$var wire 1 {X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a93~portadataout $end
$var wire 1 |X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a61~portadataout $end
$var wire 1 }X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a69~portadataout $end
$var wire 1 ~X VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a37~portadataout $end
$var wire 1 !Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a5~portadataout $end
$var wire 1 "Y VGA0|VGA0|Mux2~2_combout $end
$var wire 1 #Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a29~portadataout $end
$var wire 1 $Y VGA0|VGA0|Mux2~3_combout $end
$var wire 1 %Y VGA0|VGA0|RegDisp0|oPixel[13]~12_combout $end
$var wire 1 &Y VGA0|VGA0|Mux1~4_combout $end
$var wire 1 'Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a59~portadataout $end
$var wire 1 (Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a91~portadataout $end
$var wire 1 )Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a67~portadataout $end
$var wire 1 *Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a35~portadataout $end
$var wire 1 +Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a3~portadataout $end
$var wire 1 ,Y VGA0|VGA0|RegDisp0|oPixel[14]~13_combout $end
$var wire 1 -Y VGA0|VGA0|RegDisp0|oPixel[14]~14_combout $end
$var wire 1 .Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a11~portadataout $end
$var wire 1 /Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a43~portadataout $end
$var wire 1 0Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a83~portadataout $end
$var wire 1 1Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a51~portadataout $end
$var wire 1 2Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a19~portadataout $end
$var wire 1 3Y VGA0|VGA0|RegDisp0|oPixel[14]~15_combout $end
$var wire 1 4Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a75~portadataout $end
$var wire 1 5Y VGA0|VGA0|RegDisp0|oPixel[14]~16_combout $end
$var wire 1 6Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a27~portadataout $end
$var wire 1 7Y VGA0|VGA0|RegDisp0|oPixel[14]~17_combout $end
$var wire 1 8Y VGA0|VGA0|RegDisp0|oPixel[18]~18_combout $end
$var wire 1 9Y VGA0|VGA0|RegDisp0|oPixel[19]~19_combout $end
$var wire 1 :Y VGA0|VGA0|VGA_HS1~0_combout $end
$var wire 1 ;Y VGA0|VGA0|VGA_HS1~1_combout $end
$var wire 1 <Y VGA0|VGA0|VGA_HS1~2_combout $end
$var wire 1 =Y VGA0|VGA0|VGA_HS1~q $end
$var wire 1 >Y VGA0|VGA0|VGA_HS~q $end
$var wire 1 ?Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a9~portadataout $end
$var wire 1 @Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a41~portadataout $end
$var wire 1 AY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a81~portadataout $end
$var wire 1 BY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a49~portadataout $end
$var wire 1 CY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a17~portadataout $end
$var wire 1 DY VGA0|VGA0|Mux6~0_combout $end
$var wire 1 EY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a73~portadataout $end
$var wire 1 FY VGA0|VGA0|Mux6~1_combout $end
$var wire 1 GY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a89~portadataout $end
$var wire 1 HY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a57~portadataout $end
$var wire 1 IY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a65~portadataout $end
$var wire 1 JY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a33~portadataout $end
$var wire 1 KY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a1~portadataout $end
$var wire 1 LY VGA0|VGA0|Mux6~2_combout $end
$var wire 1 MY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a25~portadataout $end
$var wire 1 NY VGA0|VGA0|Mux6~3_combout $end
$var wire 1 OY VGA0|VGA0|RegDisp0|oPixel[2]~20_combout $end
$var wire 1 PY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a10~portadataout $end
$var wire 1 QY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a42~portadataout $end
$var wire 1 RY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a82~portadataout $end
$var wire 1 SY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a50~portadataout $end
$var wire 1 TY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a18~portadataout $end
$var wire 1 UY VGA0|VGA0|Mux5~0_combout $end
$var wire 1 VY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a74~portadataout $end
$var wire 1 WY VGA0|VGA0|Mux5~1_combout $end
$var wire 1 XY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a90~portadataout $end
$var wire 1 YY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a58~portadataout $end
$var wire 1 ZY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a66~portadataout $end
$var wire 1 [Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a34~portadataout $end
$var wire 1 \Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a2~portadataout $end
$var wire 1 ]Y VGA0|VGA0|Mux5~2_combout $end
$var wire 1 ^Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a26~portadataout $end
$var wire 1 _Y VGA0|VGA0|Mux5~3_combout $end
$var wire 1 `Y VGA0|VGA0|RegDisp0|oPixel[3]~21_combout $end
$var wire 1 aY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a56~portadataout $end
$var wire 1 bY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a88~portadataout $end
$var wire 1 cY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a64~portadataout $end
$var wire 1 dY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a32~portadataout $end
$var wire 1 eY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a0~portadataout $end
$var wire 1 fY VGA0|VGA0|RegDisp0|oPixel[4]~22_combout $end
$var wire 1 gY VGA0|VGA0|RegDisp0|oPixel[4]~23_combout $end
$var wire 1 hY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a8~portadataout $end
$var wire 1 iY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a40~portadataout $end
$var wire 1 jY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a80~portadataout $end
$var wire 1 kY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a48~portadataout $end
$var wire 1 lY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a16~portadataout $end
$var wire 1 mY VGA0|VGA0|RegDisp0|oPixel[4]~24_combout $end
$var wire 1 nY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a72~portadataout $end
$var wire 1 oY VGA0|VGA0|RegDisp0|oPixel[4]~25_combout $end
$var wire 1 pY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a24~portadataout $end
$var wire 1 qY VGA0|VGA0|RegDisp0|oPixel[4]~26_combout $end
$var wire 1 rY VGA0|VGA0|RegDisp0|oPixel[8]~27_combout $end
$var wire 1 sY VGA0|VGA0|RegDisp0|oPixel[9]~28_combout $end
$var wire 1 tY VGA0|VGA0|VGA_VS1~1_combout $end
$var wire 1 uY VGA0|VGA0|VGA_VS1~2_combout $end
$var wire 1 vY VGA0|VGA0|VGA_VS1~q $end
$var wire 1 wY VGA0|VGA0|VGA_VS~q $end
$var wire 1 xY altera_internal_jtag~TDO $end
$var wire 1 yY Sintetizador0|S1|synth|channelData[6].envelope.instant [9] $end
$var wire 1 zY Sintetizador0|S1|synth|channelData[6].envelope.instant [8] $end
$var wire 1 {Y Sintetizador0|S1|synth|channelData[6].envelope.instant [7] $end
$var wire 1 |Y Sintetizador0|S1|synth|channelData[6].envelope.instant [6] $end
$var wire 1 }Y Sintetizador0|S1|synth|channelData[6].envelope.instant [5] $end
$var wire 1 ~Y Sintetizador0|S1|synth|channelData[6].envelope.instant [4] $end
$var wire 1 !Z Sintetizador0|S1|synth|channelData[6].envelope.instant [3] $end
$var wire 1 "Z Sintetizador0|S1|synth|channelData[6].envelope.instant [2] $end
$var wire 1 #Z Sintetizador0|S1|synth|channelData[6].envelope.instant [1] $end
$var wire 1 $Z Sintetizador0|S1|synth|channelData[6].envelope.instant [0] $end
$var wire 1 %Z VGA0|VGA0|yCounter [9] $end
$var wire 1 &Z VGA0|VGA0|yCounter [8] $end
$var wire 1 'Z VGA0|VGA0|yCounter [7] $end
$var wire 1 (Z VGA0|VGA0|yCounter [6] $end
$var wire 1 )Z VGA0|VGA0|yCounter [5] $end
$var wire 1 *Z VGA0|VGA0|yCounter [4] $end
$var wire 1 +Z VGA0|VGA0|yCounter [3] $end
$var wire 1 ,Z VGA0|VGA0|yCounter [2] $end
$var wire 1 -Z VGA0|VGA0|yCounter [1] $end
$var wire 1 .Z VGA0|VGA0|yCounter [0] $end
$var wire 1 /Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [20] $end
$var wire 1 0Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [19] $end
$var wire 1 1Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [18] $end
$var wire 1 2Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [17] $end
$var wire 1 3Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [16] $end
$var wire 1 4Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [15] $end
$var wire 1 5Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [14] $end
$var wire 1 6Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [13] $end
$var wire 1 7Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [12] $end
$var wire 1 8Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [11] $end
$var wire 1 9Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [10] $end
$var wire 1 :Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [9] $end
$var wire 1 ;Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [8] $end
$var wire 1 <Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [7] $end
$var wire 1 =Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [6] $end
$var wire 1 >Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [5] $end
$var wire 1 ?Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [4] $end
$var wire 1 @Z Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [3] $end
$var wire 1 AZ Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [2] $end
$var wire 1 BZ Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [1] $end
$var wire 1 CZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 DZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 EZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 FZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 GZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 HZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 IZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 JZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 KZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 LZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 MZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 NZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 OZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 PZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 QZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 RZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 SZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 TZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 UZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 VZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 WZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 XZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 YZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 ZZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 [Z MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 \Z MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 ]Z MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 ^Z MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 _Z MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 `Z MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 aZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 bZ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 cZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9] $end
$var wire 1 dZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8] $end
$var wire 1 eZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7] $end
$var wire 1 fZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6] $end
$var wire 1 gZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5] $end
$var wire 1 hZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4] $end
$var wire 1 iZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3] $end
$var wire 1 jZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2] $end
$var wire 1 kZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1] $end
$var wire 1 lZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0] $end
$var wire 1 mZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 nZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 oZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 pZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 qZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 rZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 sZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 tZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 uZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 vZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 wZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 xZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 yZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 zZ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 {Z MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 |Z MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 }Z MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 ~Z MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 ![ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 "[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 #[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 $[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 %[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 &[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 '[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 ([ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 )[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 *[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 +[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 ,[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 -[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 .[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 /[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 0[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 1[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 2[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 3[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 4[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 5[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 6[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 7[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 8[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 9[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 :[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 ;[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 <[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 =[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 >[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 ?[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 @[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 A[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 B[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 C[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 D[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 E[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 F[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 G[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 H[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 I[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 J[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 K[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 L[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 M[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 N[ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 O[ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4] $end
$var wire 1 P[ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3] $end
$var wire 1 Q[ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2] $end
$var wire 1 R[ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1] $end
$var wire 1 S[ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0] $end
$var wire 1 T[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 U[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 V[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 W[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 X[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 Y[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 Z[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 [[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 \[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 ][ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 ^[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 _[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 `[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 a[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 b[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 c[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 d[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 e[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 f[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 g[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 h[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 i[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 j[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 k[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 l[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 m[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 n[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 o[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 p[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 q[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 r[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 s[ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 t[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [16] $end
$var wire 1 u[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [15] $end
$var wire 1 v[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [14] $end
$var wire 1 w[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [13] $end
$var wire 1 x[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [12] $end
$var wire 1 y[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [11] $end
$var wire 1 z[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [10] $end
$var wire 1 {[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [9] $end
$var wire 1 |[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [8] $end
$var wire 1 }[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [7] $end
$var wire 1 ~[ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [6] $end
$var wire 1 !\ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [5] $end
$var wire 1 "\ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [4] $end
$var wire 1 #\ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [3] $end
$var wire 1 $\ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [2] $end
$var wire 1 %\ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [1] $end
$var wire 1 &\ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [0] $end
$var wire 1 '\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 (\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 )\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 *\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 +\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 ,\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 -\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 .\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 /\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 0\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 1\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 2\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 3\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 4\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 5\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 6\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 7\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 8\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 9\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 :\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 ;\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 <\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 =\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 >\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 ?\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 @\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 A\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 B\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 C\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 D\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 E\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 F\ MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 G\ Audio0|u3|u0|SD_COUNTER [5] $end
$var wire 1 H\ Audio0|u3|u0|SD_COUNTER [4] $end
$var wire 1 I\ Audio0|u3|u0|SD_COUNTER [3] $end
$var wire 1 J\ Audio0|u3|u0|SD_COUNTER [2] $end
$var wire 1 K\ Audio0|u3|u0|SD_COUNTER [1] $end
$var wire 1 L\ Audio0|u3|u0|SD_COUNTER [0] $end
$var wire 1 M\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 N\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 O\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 P\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 Q\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 R\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 S\ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 T\ Sintetizador0|S1|synth|channelData[6].filter.z2 [31] $end
$var wire 1 U\ Sintetizador0|S1|synth|channelData[6].filter.z2 [30] $end
$var wire 1 V\ Sintetizador0|S1|synth|channelData[6].filter.z2 [29] $end
$var wire 1 W\ Sintetizador0|S1|synth|channelData[6].filter.z2 [28] $end
$var wire 1 X\ Sintetizador0|S1|synth|channelData[6].filter.z2 [27] $end
$var wire 1 Y\ Sintetizador0|S1|synth|channelData[6].filter.z2 [26] $end
$var wire 1 Z\ Sintetizador0|S1|synth|channelData[6].filter.z2 [25] $end
$var wire 1 [\ Sintetizador0|S1|synth|channelData[6].filter.z2 [24] $end
$var wire 1 \\ Sintetizador0|S1|synth|channelData[6].filter.z2 [23] $end
$var wire 1 ]\ Sintetizador0|S1|synth|channelData[6].filter.z2 [22] $end
$var wire 1 ^\ Sintetizador0|S1|synth|channelData[6].filter.z2 [21] $end
$var wire 1 _\ Sintetizador0|S1|synth|channelData[6].filter.z2 [20] $end
$var wire 1 `\ Sintetizador0|S1|synth|channelData[6].filter.z2 [19] $end
$var wire 1 a\ Sintetizador0|S1|synth|channelData[6].filter.z2 [18] $end
$var wire 1 b\ Sintetizador0|S1|synth|channelData[6].filter.z2 [17] $end
$var wire 1 c\ Sintetizador0|S1|synth|channelData[6].filter.z2 [16] $end
$var wire 1 d\ Sintetizador0|S1|synth|channelData[6].filter.z2 [15] $end
$var wire 1 e\ Sintetizador0|S1|synth|channelData[6].filter.z2 [14] $end
$var wire 1 f\ Sintetizador0|S1|synth|channelData[6].filter.z2 [13] $end
$var wire 1 g\ Sintetizador0|S1|synth|channelData[6].filter.z2 [12] $end
$var wire 1 h\ Sintetizador0|S1|synth|channelData[6].filter.z2 [11] $end
$var wire 1 i\ Sintetizador0|S1|synth|channelData[6].filter.z2 [10] $end
$var wire 1 j\ Sintetizador0|S1|synth|channelData[6].filter.z2 [9] $end
$var wire 1 k\ Sintetizador0|S1|synth|channelData[6].filter.z2 [8] $end
$var wire 1 l\ Sintetizador0|S1|synth|channelData[6].filter.z2 [7] $end
$var wire 1 m\ Sintetizador0|S1|synth|channelData[6].filter.z2 [6] $end
$var wire 1 n\ Sintetizador0|S1|synth|channelData[6].filter.z2 [5] $end
$var wire 1 o\ Sintetizador0|S1|synth|channelData[6].filter.z2 [4] $end
$var wire 1 p\ Sintetizador0|S1|synth|channelData[6].filter.z2 [3] $end
$var wire 1 q\ Sintetizador0|S1|synth|channelData[6].filter.z2 [2] $end
$var wire 1 r\ Sintetizador0|S1|synth|channelData[6].filter.z2 [1] $end
$var wire 1 s\ Sintetizador0|S1|synth|channelData[6].filter.z2 [0] $end
$var wire 1 t\ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 u\ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 v\ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 w\ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 x\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 y\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 z\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 {\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 |\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 }\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 ~\ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 !] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 "] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 #] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 $] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 %] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 &] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 '] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 (] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 )] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 *] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 +] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 ,] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 -] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 .] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 /] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 0] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 1] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 2] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 3] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 4] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 5] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 6] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 7] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 8] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 9] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 :] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 ;] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 <] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 =] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 >] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 ?] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 @] MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 A] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 B] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 C] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 D] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 E] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 F] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 G] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 H] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 I] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 J] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 K] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 L] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 M] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 N] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 O] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 P] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 Q] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 R] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 S] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 T] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 U] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 V] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 W] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 X] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 Y] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 Z] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 [] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 \] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 ]] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 ^] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 _] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 `] MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 a] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 b] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 c] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 d] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 e] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 f] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 g] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 h] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 i] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 j] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 k] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 l] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 m] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 n] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 o] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 p] Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 q] Sintetizador0|S1|synth|channelData[5].sample [15] $end
$var wire 1 r] Sintetizador0|S1|synth|channelData[5].sample [14] $end
$var wire 1 s] Sintetizador0|S1|synth|channelData[5].sample [13] $end
$var wire 1 t] Sintetizador0|S1|synth|channelData[5].sample [12] $end
$var wire 1 u] Sintetizador0|S1|synth|channelData[5].sample [11] $end
$var wire 1 v] Sintetizador0|S1|synth|channelData[5].sample [10] $end
$var wire 1 w] Sintetizador0|S1|synth|channelData[5].sample [9] $end
$var wire 1 x] Sintetizador0|S1|synth|channelData[5].sample [8] $end
$var wire 1 y] Sintetizador0|S1|synth|channelData[5].sample [7] $end
$var wire 1 z] Sintetizador0|S1|synth|channelData[5].sample [6] $end
$var wire 1 {] Sintetizador0|S1|synth|channelData[5].sample [5] $end
$var wire 1 |] Sintetizador0|S1|synth|channelData[5].sample [4] $end
$var wire 1 }] Sintetizador0|S1|synth|channelData[5].sample [3] $end
$var wire 1 ~] Sintetizador0|S1|synth|channelData[5].sample [2] $end
$var wire 1 !^ Sintetizador0|S1|synth|channelData[5].sample [1] $end
$var wire 1 "^ Sintetizador0|S1|synth|channelData[5].sample [0] $end
$var wire 1 #^ VGA0|VGA0|xCounter [9] $end
$var wire 1 $^ VGA0|VGA0|xCounter [8] $end
$var wire 1 %^ VGA0|VGA0|xCounter [7] $end
$var wire 1 &^ VGA0|VGA0|xCounter [6] $end
$var wire 1 '^ VGA0|VGA0|xCounter [5] $end
$var wire 1 (^ VGA0|VGA0|xCounter [4] $end
$var wire 1 )^ VGA0|VGA0|xCounter [3] $end
$var wire 1 *^ VGA0|VGA0|xCounter [2] $end
$var wire 1 +^ VGA0|VGA0|xCounter [1] $end
$var wire 1 ,^ VGA0|VGA0|xCounter [0] $end
$var wire 1 -^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [17] $end
$var wire 1 .^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [16] $end
$var wire 1 /^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [15] $end
$var wire 1 0^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [14] $end
$var wire 1 1^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [13] $end
$var wire 1 2^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [12] $end
$var wire 1 3^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [11] $end
$var wire 1 4^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [10] $end
$var wire 1 5^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [9] $end
$var wire 1 6^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [8] $end
$var wire 1 7^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [7] $end
$var wire 1 8^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [6] $end
$var wire 1 9^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [5] $end
$var wire 1 :^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [4] $end
$var wire 1 ;^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [3] $end
$var wire 1 <^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [2] $end
$var wire 1 =^ Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [1] $end
$var wire 1 >^ Sintetizador0|S1|synth|channelData[5].filter.z2 [31] $end
$var wire 1 ?^ Sintetizador0|S1|synth|channelData[5].filter.z2 [30] $end
$var wire 1 @^ Sintetizador0|S1|synth|channelData[5].filter.z2 [29] $end
$var wire 1 A^ Sintetizador0|S1|synth|channelData[5].filter.z2 [28] $end
$var wire 1 B^ Sintetizador0|S1|synth|channelData[5].filter.z2 [27] $end
$var wire 1 C^ Sintetizador0|S1|synth|channelData[5].filter.z2 [26] $end
$var wire 1 D^ Sintetizador0|S1|synth|channelData[5].filter.z2 [25] $end
$var wire 1 E^ Sintetizador0|S1|synth|channelData[5].filter.z2 [24] $end
$var wire 1 F^ Sintetizador0|S1|synth|channelData[5].filter.z2 [23] $end
$var wire 1 G^ Sintetizador0|S1|synth|channelData[5].filter.z2 [22] $end
$var wire 1 H^ Sintetizador0|S1|synth|channelData[5].filter.z2 [21] $end
$var wire 1 I^ Sintetizador0|S1|synth|channelData[5].filter.z2 [20] $end
$var wire 1 J^ Sintetizador0|S1|synth|channelData[5].filter.z2 [19] $end
$var wire 1 K^ Sintetizador0|S1|synth|channelData[5].filter.z2 [18] $end
$var wire 1 L^ Sintetizador0|S1|synth|channelData[5].filter.z2 [17] $end
$var wire 1 M^ Sintetizador0|S1|synth|channelData[5].filter.z2 [16] $end
$var wire 1 N^ Sintetizador0|S1|synth|channelData[5].filter.z2 [15] $end
$var wire 1 O^ Sintetizador0|S1|synth|channelData[5].filter.z2 [14] $end
$var wire 1 P^ Sintetizador0|S1|synth|channelData[5].filter.z2 [13] $end
$var wire 1 Q^ Sintetizador0|S1|synth|channelData[5].filter.z2 [12] $end
$var wire 1 R^ Sintetizador0|S1|synth|channelData[5].filter.z2 [11] $end
$var wire 1 S^ Sintetizador0|S1|synth|channelData[5].filter.z2 [10] $end
$var wire 1 T^ Sintetizador0|S1|synth|channelData[5].filter.z2 [9] $end
$var wire 1 U^ Sintetizador0|S1|synth|channelData[5].filter.z2 [8] $end
$var wire 1 V^ Sintetizador0|S1|synth|channelData[5].filter.z2 [7] $end
$var wire 1 W^ Sintetizador0|S1|synth|channelData[5].filter.z2 [6] $end
$var wire 1 X^ Sintetizador0|S1|synth|channelData[5].filter.z2 [5] $end
$var wire 1 Y^ Sintetizador0|S1|synth|channelData[5].filter.z2 [4] $end
$var wire 1 Z^ Sintetizador0|S1|synth|channelData[5].filter.z2 [3] $end
$var wire 1 [^ Sintetizador0|S1|synth|channelData[5].filter.z2 [2] $end
$var wire 1 \^ Sintetizador0|S1|synth|channelData[5].filter.z2 [1] $end
$var wire 1 ]^ Sintetizador0|S1|synth|channelData[5].filter.z2 [0] $end
$var wire 1 ^^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [8] $end
$var wire 1 _^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [7] $end
$var wire 1 `^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [6] $end
$var wire 1 a^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [5] $end
$var wire 1 b^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [4] $end
$var wire 1 c^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [3] $end
$var wire 1 d^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [2] $end
$var wire 1 e^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [1] $end
$var wire 1 f^ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [0] $end
$var wire 1 g^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 h^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 i^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 j^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 k^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 l^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 m^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 n^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 o^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 p^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 q^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 r^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 s^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 t^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 u^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 v^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 w^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 x^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 y^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 z^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 {^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 |^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 }^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 ~^ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 !_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 "_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 #_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 $_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 %_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 &_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 '_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 (_ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 )_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 *_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 +_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 ,_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 -_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 ._ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 /_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 0_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 1_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 2_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 3_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 4_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 5_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 6_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 7_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 8_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 9_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 :_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 ;_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 <_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 =_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 >_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 ?_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 @_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 A_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 B_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 C_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 D_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 E_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 F_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 G_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 H_ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 I_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 J_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 K_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 L_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 M_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 N_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 O_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 P_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 Q_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 R_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 S_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 T_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 U_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 V_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 W_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 X_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 Y_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 Z_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 [_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 \_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 ]_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 ^_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 __ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 `_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 a_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 b_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 c_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 d_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 e_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 f_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 g_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 h_ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 i_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 j_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 k_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 l_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 m_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 n_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 o_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 p_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 q_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 r_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 s_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 t_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 u_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 v_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 w_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 x_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 y_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 z_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 {_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 |_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 }_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 ~_ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 !` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 "` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 #` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 $` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 %` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 &` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 '` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 (` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 )` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 *` MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 +` Sintetizador0|S1|synth|channelData[4].envelope.instant [9] $end
$var wire 1 ,` Sintetizador0|S1|synth|channelData[4].envelope.instant [8] $end
$var wire 1 -` Sintetizador0|S1|synth|channelData[4].envelope.instant [7] $end
$var wire 1 .` Sintetizador0|S1|synth|channelData[4].envelope.instant [6] $end
$var wire 1 /` Sintetizador0|S1|synth|channelData[4].envelope.instant [5] $end
$var wire 1 0` Sintetizador0|S1|synth|channelData[4].envelope.instant [4] $end
$var wire 1 1` Sintetizador0|S1|synth|channelData[4].envelope.instant [3] $end
$var wire 1 2` Sintetizador0|S1|synth|channelData[4].envelope.instant [2] $end
$var wire 1 3` Sintetizador0|S1|synth|channelData[4].envelope.instant [1] $end
$var wire 1 4` Sintetizador0|S1|synth|channelData[4].envelope.instant [0] $end
$var wire 1 5` MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 6` MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 7` MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 8` MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 9` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 :` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 ;` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 <` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 =` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 >` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 ?` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 @` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 A` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 B` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 C` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 D` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 E` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 F` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 G` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 H` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 I` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 J` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 K` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 L` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 M` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 N` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 O` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 P` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 Q` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 R` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 S` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 T` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 U` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 V` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 W` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 X` MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 Y` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [31] $end
$var wire 1 Z` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [30] $end
$var wire 1 [` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [29] $end
$var wire 1 \` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [28] $end
$var wire 1 ]` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [27] $end
$var wire 1 ^` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [26] $end
$var wire 1 _` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [25] $end
$var wire 1 `` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [24] $end
$var wire 1 a` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [23] $end
$var wire 1 b` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [22] $end
$var wire 1 c` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [21] $end
$var wire 1 d` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [20] $end
$var wire 1 e` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [19] $end
$var wire 1 f` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [18] $end
$var wire 1 g` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [17] $end
$var wire 1 h` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [16] $end
$var wire 1 i` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [15] $end
$var wire 1 j` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [14] $end
$var wire 1 k` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [13] $end
$var wire 1 l` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [12] $end
$var wire 1 m` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [11] $end
$var wire 1 n` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [10] $end
$var wire 1 o` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [9] $end
$var wire 1 p` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [8] $end
$var wire 1 q` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [7] $end
$var wire 1 r` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [6] $end
$var wire 1 s` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [5] $end
$var wire 1 t` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [4] $end
$var wire 1 u` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [3] $end
$var wire 1 v` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [2] $end
$var wire 1 w` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [1] $end
$var wire 1 x` Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [0] $end
$var wire 1 y` break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [31] $end
$var wire 1 z` break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [30] $end
$var wire 1 {` break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [29] $end
$var wire 1 |` break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [28] $end
$var wire 1 }` break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [27] $end
$var wire 1 ~` break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [26] $end
$var wire 1 !a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [25] $end
$var wire 1 "a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [24] $end
$var wire 1 #a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [23] $end
$var wire 1 $a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [22] $end
$var wire 1 %a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [21] $end
$var wire 1 &a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [20] $end
$var wire 1 'a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [19] $end
$var wire 1 (a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [18] $end
$var wire 1 )a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [17] $end
$var wire 1 *a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [16] $end
$var wire 1 +a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [15] $end
$var wire 1 ,a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [14] $end
$var wire 1 -a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [13] $end
$var wire 1 .a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [12] $end
$var wire 1 /a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [11] $end
$var wire 1 0a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [10] $end
$var wire 1 1a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [9] $end
$var wire 1 2a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [8] $end
$var wire 1 3a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [7] $end
$var wire 1 4a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [6] $end
$var wire 1 5a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [5] $end
$var wire 1 6a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [4] $end
$var wire 1 7a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [3] $end
$var wire 1 8a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [2] $end
$var wire 1 9a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [1] $end
$var wire 1 :a break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_shift_reg [0] $end
$var wire 1 ;a VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1464w [2] $end
$var wire 1 <a VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1464w [1] $end
$var wire 1 =a VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1464w [0] $end
$var wire 1 >a Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 ?a Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 @a Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 Aa Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 Ba Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 Ca Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 Da Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 Ea Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 Fa Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 Ga Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 Ha Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 Ia Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 Ja Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 Ka Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 La Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 Ma Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 Na Audio0|u4|LRCK_1X_DIV [8] $end
$var wire 1 Oa Audio0|u4|LRCK_1X_DIV [7] $end
$var wire 1 Pa Audio0|u4|LRCK_1X_DIV [6] $end
$var wire 1 Qa Audio0|u4|LRCK_1X_DIV [5] $end
$var wire 1 Ra Audio0|u4|LRCK_1X_DIV [4] $end
$var wire 1 Sa Audio0|u4|LRCK_1X_DIV [3] $end
$var wire 1 Ta Audio0|u4|LRCK_1X_DIV [2] $end
$var wire 1 Ua Audio0|u4|LRCK_1X_DIV [1] $end
$var wire 1 Va Audio0|u4|LRCK_1X_DIV [0] $end
$var wire 1 Wa Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [23] $end
$var wire 1 Xa Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [22] $end
$var wire 1 Ya Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [21] $end
$var wire 1 Za Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [20] $end
$var wire 1 [a Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [19] $end
$var wire 1 \a Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [18] $end
$var wire 1 ]a Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [17] $end
$var wire 1 ^a Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [16] $end
$var wire 1 _a Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [15] $end
$var wire 1 `a Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [14] $end
$var wire 1 aa Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [13] $end
$var wire 1 ba Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [12] $end
$var wire 1 ca Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [11] $end
$var wire 1 da Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [10] $end
$var wire 1 ea Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [9] $end
$var wire 1 fa Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [8] $end
$var wire 1 ga Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [7] $end
$var wire 1 ha Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [6] $end
$var wire 1 ia Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [5] $end
$var wire 1 ja Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [4] $end
$var wire 1 ka Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [3] $end
$var wire 1 la Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [2] $end
$var wire 1 ma Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [1] $end
$var wire 1 na Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [0] $end
$var wire 1 oa Audio0|u3|mI2C_CLK_DIV [15] $end
$var wire 1 pa Audio0|u3|mI2C_CLK_DIV [14] $end
$var wire 1 qa Audio0|u3|mI2C_CLK_DIV [13] $end
$var wire 1 ra Audio0|u3|mI2C_CLK_DIV [12] $end
$var wire 1 sa Audio0|u3|mI2C_CLK_DIV [11] $end
$var wire 1 ta Audio0|u3|mI2C_CLK_DIV [10] $end
$var wire 1 ua Audio0|u3|mI2C_CLK_DIV [9] $end
$var wire 1 va Audio0|u3|mI2C_CLK_DIV [8] $end
$var wire 1 wa Audio0|u3|mI2C_CLK_DIV [7] $end
$var wire 1 xa Audio0|u3|mI2C_CLK_DIV [6] $end
$var wire 1 ya Audio0|u3|mI2C_CLK_DIV [5] $end
$var wire 1 za Audio0|u3|mI2C_CLK_DIV [4] $end
$var wire 1 {a Audio0|u3|mI2C_CLK_DIV [3] $end
$var wire 1 |a Audio0|u3|mI2C_CLK_DIV [2] $end
$var wire 1 }a Audio0|u3|mI2C_CLK_DIV [1] $end
$var wire 1 ~a Audio0|u3|mI2C_CLK_DIV [0] $end
$var wire 1 !b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 "b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 #b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 $b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 %b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 &b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 'b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 (b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 )b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 *b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 +b MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 ,b Sintetizador0|S1|synth|mixer|mixing [15] $end
$var wire 1 -b Sintetizador0|S1|synth|mixer|mixing [14] $end
$var wire 1 .b Sintetizador0|S1|synth|mixer|mixing [13] $end
$var wire 1 /b Sintetizador0|S1|synth|mixer|mixing [12] $end
$var wire 1 0b Sintetizador0|S1|synth|mixer|mixing [11] $end
$var wire 1 1b Sintetizador0|S1|synth|mixer|mixing [10] $end
$var wire 1 2b Sintetizador0|S1|synth|mixer|mixing [9] $end
$var wire 1 3b Sintetizador0|S1|synth|mixer|mixing [8] $end
$var wire 1 4b Sintetizador0|S1|synth|mixer|mixing [7] $end
$var wire 1 5b Sintetizador0|S1|synth|mixer|mixing [6] $end
$var wire 1 6b Sintetizador0|S1|synth|mixer|mixing [5] $end
$var wire 1 7b Sintetizador0|S1|synth|mixer|mixing [4] $end
$var wire 1 8b Sintetizador0|S1|synth|mixer|mixing [3] $end
$var wire 1 9b Sintetizador0|S1|synth|mixer|mixing [2] $end
$var wire 1 :b Sintetizador0|S1|synth|mixer|mixing [1] $end
$var wire 1 ;b Sintetizador0|S1|synth|mixer|mixing [0] $end
$var wire 1 <b CLOCK0|CLKCount2 [7] $end
$var wire 1 =b CLOCK0|CLKCount2 [6] $end
$var wire 1 >b CLOCK0|CLKCount2 [5] $end
$var wire 1 ?b CLOCK0|CLKCount2 [4] $end
$var wire 1 @b CLOCK0|CLKCount2 [3] $end
$var wire 1 Ab CLOCK0|CLKCount2 [2] $end
$var wire 1 Bb CLOCK0|CLKCount2 [1] $end
$var wire 1 Cb CLOCK0|CLKCount2 [0] $end
$var wire 1 Db MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11] $end
$var wire 1 Eb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 Fb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 Gb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 Hb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 Ib MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 Jb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 Kb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 Lb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 Mb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 Nb MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 Ob MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 Pb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 Qb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 Rb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 Sb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 Tb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 Ub MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 Vb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 Wb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 Xb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 Yb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 Zb MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 [b MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 \b MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 ]b MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 ^b MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 _b MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 `b MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 ab MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 bb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 cb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 db MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 eb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 fb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 gb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 hb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 ib MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 jb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 kb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 lb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 mb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 nb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 ob MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 pb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 qb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 rb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 sb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 tb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 ub MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 vb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 wb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 xb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 yb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 zb MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 {b MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 |b MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 }b MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 ~b MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 !c MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 "c MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 #c MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 $c MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 %c MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 &c MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 'c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [23] $end
$var wire 1 (c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [22] $end
$var wire 1 )c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [21] $end
$var wire 1 *c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [20] $end
$var wire 1 +c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [19] $end
$var wire 1 ,c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [18] $end
$var wire 1 -c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [17] $end
$var wire 1 .c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [16] $end
$var wire 1 /c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [15] $end
$var wire 1 0c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [14] $end
$var wire 1 1c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [13] $end
$var wire 1 2c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [12] $end
$var wire 1 3c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [11] $end
$var wire 1 4c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [10] $end
$var wire 1 5c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [9] $end
$var wire 1 6c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [8] $end
$var wire 1 7c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [7] $end
$var wire 1 8c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [6] $end
$var wire 1 9c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [5] $end
$var wire 1 :c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [4] $end
$var wire 1 ;c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [3] $end
$var wire 1 <c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [2] $end
$var wire 1 =c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [1] $end
$var wire 1 >c Sintetizador0|S1|synth|sampleSynthesizer|aux1 [0] $end
$var wire 1 ?c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 @c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 Ac MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 Bc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 Cc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 Dc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 Ec MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 Fc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 Gc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 Hc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 Ic MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 Jc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 Kc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 Lc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 Mc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 Nc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 Oc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 Pc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 Qc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 Rc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 Sc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 Tc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 Uc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 Vc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 Wc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 Xc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 Yc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 Zc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 [c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 \c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 ]c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 ^c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 _c Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [15] $end
$var wire 1 `c Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [14] $end
$var wire 1 ac Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [13] $end
$var wire 1 bc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [12] $end
$var wire 1 cc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [11] $end
$var wire 1 dc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [10] $end
$var wire 1 ec Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [9] $end
$var wire 1 fc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [8] $end
$var wire 1 gc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [7] $end
$var wire 1 hc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [6] $end
$var wire 1 ic Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [5] $end
$var wire 1 jc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [4] $end
$var wire 1 kc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [3] $end
$var wire 1 lc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [2] $end
$var wire 1 mc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [1] $end
$var wire 1 nc Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [0] $end
$var wire 1 oc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 pc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 qc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 rc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 sc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 tc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 uc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 vc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 wc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 xc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 yc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 zc MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 {c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 |c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 }c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 ~c MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 !d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 "d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 #d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 $d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 %d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 &d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 'd MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 (d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 )d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 *d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 +d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 ,d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 -d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 .d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 /d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 0d MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 1d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 2d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 3d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 4d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 5d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 6d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 7d MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 8d CLOCK0|CLKCount [25] $end
$var wire 1 9d CLOCK0|CLKCount [24] $end
$var wire 1 :d CLOCK0|CLKCount [23] $end
$var wire 1 ;d CLOCK0|CLKCount [22] $end
$var wire 1 <d CLOCK0|CLKCount [21] $end
$var wire 1 =d CLOCK0|CLKCount [20] $end
$var wire 1 >d CLOCK0|CLKCount [19] $end
$var wire 1 ?d CLOCK0|CLKCount [18] $end
$var wire 1 @d CLOCK0|CLKCount [17] $end
$var wire 1 Ad CLOCK0|CLKCount [16] $end
$var wire 1 Bd CLOCK0|CLKCount [15] $end
$var wire 1 Cd CLOCK0|CLKCount [14] $end
$var wire 1 Dd CLOCK0|CLKCount [13] $end
$var wire 1 Ed CLOCK0|CLKCount [12] $end
$var wire 1 Fd CLOCK0|CLKCount [11] $end
$var wire 1 Gd CLOCK0|CLKCount [10] $end
$var wire 1 Hd CLOCK0|CLKCount [9] $end
$var wire 1 Id CLOCK0|CLKCount [8] $end
$var wire 1 Jd CLOCK0|CLKCount [7] $end
$var wire 1 Kd CLOCK0|CLKCount [6] $end
$var wire 1 Ld CLOCK0|CLKCount [5] $end
$var wire 1 Md CLOCK0|CLKCount [4] $end
$var wire 1 Nd CLOCK0|CLKCount [3] $end
$var wire 1 Od CLOCK0|CLKCount [2] $end
$var wire 1 Pd CLOCK0|CLKCount [1] $end
$var wire 1 Qd CLOCK0|CLKCount [0] $end
$var wire 1 Rd CLOCK0|Timer10|contador [31] $end
$var wire 1 Sd CLOCK0|Timer10|contador [30] $end
$var wire 1 Td CLOCK0|Timer10|contador [29] $end
$var wire 1 Ud CLOCK0|Timer10|contador [28] $end
$var wire 1 Vd CLOCK0|Timer10|contador [27] $end
$var wire 1 Wd CLOCK0|Timer10|contador [26] $end
$var wire 1 Xd CLOCK0|Timer10|contador [25] $end
$var wire 1 Yd CLOCK0|Timer10|contador [24] $end
$var wire 1 Zd CLOCK0|Timer10|contador [23] $end
$var wire 1 [d CLOCK0|Timer10|contador [22] $end
$var wire 1 \d CLOCK0|Timer10|contador [21] $end
$var wire 1 ]d CLOCK0|Timer10|contador [20] $end
$var wire 1 ^d CLOCK0|Timer10|contador [19] $end
$var wire 1 _d CLOCK0|Timer10|contador [18] $end
$var wire 1 `d CLOCK0|Timer10|contador [17] $end
$var wire 1 ad CLOCK0|Timer10|contador [16] $end
$var wire 1 bd CLOCK0|Timer10|contador [15] $end
$var wire 1 cd CLOCK0|Timer10|contador [14] $end
$var wire 1 dd CLOCK0|Timer10|contador [13] $end
$var wire 1 ed CLOCK0|Timer10|contador [12] $end
$var wire 1 fd CLOCK0|Timer10|contador [11] $end
$var wire 1 gd CLOCK0|Timer10|contador [10] $end
$var wire 1 hd CLOCK0|Timer10|contador [9] $end
$var wire 1 id CLOCK0|Timer10|contador [8] $end
$var wire 1 jd CLOCK0|Timer10|contador [7] $end
$var wire 1 kd CLOCK0|Timer10|contador [6] $end
$var wire 1 ld CLOCK0|Timer10|contador [5] $end
$var wire 1 md CLOCK0|Timer10|contador [4] $end
$var wire 1 nd CLOCK0|Timer10|contador [3] $end
$var wire 1 od CLOCK0|Timer10|contador [2] $end
$var wire 1 pd CLOCK0|Timer10|contador [1] $end
$var wire 1 qd CLOCK0|Timer10|contador [0] $end
$var wire 1 rd MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 sd MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 td MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 ud MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 vd MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 wd MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 xd MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 yd Sintetizador0|S1|synth|channelData[5].envelope.start [7] $end
$var wire 1 zd Sintetizador0|S1|synth|channelData[5].envelope.start [6] $end
$var wire 1 {d Sintetizador0|S1|synth|channelData[5].envelope.start [5] $end
$var wire 1 |d Sintetizador0|S1|synth|channelData[5].envelope.start [4] $end
$var wire 1 }d Sintetizador0|S1|synth|channelData[5].envelope.start [3] $end
$var wire 1 ~d Sintetizador0|S1|synth|channelData[5].envelope.start [2] $end
$var wire 1 !e Sintetizador0|S1|synth|channelData[5].envelope.start [1] $end
$var wire 1 "e Sintetizador0|S1|synth|channelData[5].envelope.start [0] $end
$var wire 1 #e Audio0|wcaudio_outR [15] $end
$var wire 1 $e Audio0|wcaudio_outR [14] $end
$var wire 1 %e Audio0|wcaudio_outR [13] $end
$var wire 1 &e Audio0|wcaudio_outR [12] $end
$var wire 1 'e Audio0|wcaudio_outR [11] $end
$var wire 1 (e Audio0|wcaudio_outR [10] $end
$var wire 1 )e Audio0|wcaudio_outR [9] $end
$var wire 1 *e Audio0|wcaudio_outR [8] $end
$var wire 1 +e Audio0|wcaudio_outR [7] $end
$var wire 1 ,e Audio0|wcaudio_outR [6] $end
$var wire 1 -e Audio0|wcaudio_outR [5] $end
$var wire 1 .e Audio0|wcaudio_outR [4] $end
$var wire 1 /e Audio0|wcaudio_outR [3] $end
$var wire 1 0e Audio0|wcaudio_outR [2] $end
$var wire 1 1e Audio0|wcaudio_outR [1] $end
$var wire 1 2e Audio0|wcaudio_outR [0] $end
$var wire 1 3e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [13] $end
$var wire 1 4e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [12] $end
$var wire 1 5e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [11] $end
$var wire 1 6e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [10] $end
$var wire 1 7e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [9] $end
$var wire 1 8e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [8] $end
$var wire 1 9e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [7] $end
$var wire 1 :e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [6] $end
$var wire 1 ;e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [5] $end
$var wire 1 <e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [4] $end
$var wire 1 =e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [3] $end
$var wire 1 >e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [2] $end
$var wire 1 ?e Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [1] $end
$var wire 1 @e Mouse0|mouse1|contador [31] $end
$var wire 1 Ae Mouse0|mouse1|contador [30] $end
$var wire 1 Be Mouse0|mouse1|contador [29] $end
$var wire 1 Ce Mouse0|mouse1|contador [28] $end
$var wire 1 De Mouse0|mouse1|contador [27] $end
$var wire 1 Ee Mouse0|mouse1|contador [26] $end
$var wire 1 Fe Mouse0|mouse1|contador [25] $end
$var wire 1 Ge Mouse0|mouse1|contador [24] $end
$var wire 1 He Mouse0|mouse1|contador [23] $end
$var wire 1 Ie Mouse0|mouse1|contador [22] $end
$var wire 1 Je Mouse0|mouse1|contador [21] $end
$var wire 1 Ke Mouse0|mouse1|contador [20] $end
$var wire 1 Le Mouse0|mouse1|contador [19] $end
$var wire 1 Me Mouse0|mouse1|contador [18] $end
$var wire 1 Ne Mouse0|mouse1|contador [17] $end
$var wire 1 Oe Mouse0|mouse1|contador [16] $end
$var wire 1 Pe Mouse0|mouse1|contador [15] $end
$var wire 1 Qe Mouse0|mouse1|contador [14] $end
$var wire 1 Re Mouse0|mouse1|contador [13] $end
$var wire 1 Se Mouse0|mouse1|contador [12] $end
$var wire 1 Te Mouse0|mouse1|contador [11] $end
$var wire 1 Ue Mouse0|mouse1|contador [10] $end
$var wire 1 Ve Mouse0|mouse1|contador [9] $end
$var wire 1 We Mouse0|mouse1|contador [8] $end
$var wire 1 Xe Mouse0|mouse1|contador [7] $end
$var wire 1 Ye Mouse0|mouse1|contador [6] $end
$var wire 1 Ze Mouse0|mouse1|contador [5] $end
$var wire 1 [e Mouse0|mouse1|contador [4] $end
$var wire 1 \e Mouse0|mouse1|contador [3] $end
$var wire 1 ]e Mouse0|mouse1|contador [2] $end
$var wire 1 ^e Mouse0|mouse1|contador [1] $end
$var wire 1 _e Mouse0|mouse1|contador [0] $end
$var wire 1 `e Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [7] $end
$var wire 1 ae Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [6] $end
$var wire 1 be Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [5] $end
$var wire 1 ce Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [4] $end
$var wire 1 de Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [3] $end
$var wire 1 ee Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [2] $end
$var wire 1 fe Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [1] $end
$var wire 1 ge Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [0] $end
$var wire 1 he Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [7] $end
$var wire 1 ie Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [6] $end
$var wire 1 je Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [5] $end
$var wire 1 ke Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [4] $end
$var wire 1 le Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [3] $end
$var wire 1 me Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [2] $end
$var wire 1 ne Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [1] $end
$var wire 1 oe Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [0] $end
$var wire 1 pe Mouse0|mouse1|CONT_1|idle_counter [7] $end
$var wire 1 qe Mouse0|mouse1|CONT_1|idle_counter [6] $end
$var wire 1 re Mouse0|mouse1|CONT_1|idle_counter [5] $end
$var wire 1 se Mouse0|mouse1|CONT_1|idle_counter [4] $end
$var wire 1 te Mouse0|mouse1|CONT_1|idle_counter [3] $end
$var wire 1 ue Mouse0|mouse1|CONT_1|idle_counter [2] $end
$var wire 1 ve Mouse0|mouse1|CONT_1|idle_counter [1] $end
$var wire 1 we Mouse0|mouse1|CONT_1|idle_counter [0] $end
$var wire 1 xe MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 ye MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 ze MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 {e MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 |e Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [9] $end
$var wire 1 }e Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [8] $end
$var wire 1 ~e Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [7] $end
$var wire 1 !f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [6] $end
$var wire 1 "f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [5] $end
$var wire 1 #f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [4] $end
$var wire 1 $f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [3] $end
$var wire 1 %f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [2] $end
$var wire 1 &f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [1] $end
$var wire 1 'f Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [0] $end
$var wire 1 (f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [31] $end
$var wire 1 )f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [30] $end
$var wire 1 *f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [29] $end
$var wire 1 +f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [28] $end
$var wire 1 ,f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [27] $end
$var wire 1 -f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [26] $end
$var wire 1 .f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [25] $end
$var wire 1 /f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [24] $end
$var wire 1 0f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [23] $end
$var wire 1 1f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [22] $end
$var wire 1 2f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [21] $end
$var wire 1 3f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [20] $end
$var wire 1 4f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [19] $end
$var wire 1 5f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [18] $end
$var wire 1 6f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [17] $end
$var wire 1 7f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [16] $end
$var wire 1 8f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [15] $end
$var wire 1 9f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [14] $end
$var wire 1 :f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [13] $end
$var wire 1 ;f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [12] $end
$var wire 1 <f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [11] $end
$var wire 1 =f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [10] $end
$var wire 1 >f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [9] $end
$var wire 1 ?f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [8] $end
$var wire 1 @f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [7] $end
$var wire 1 Af Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [6] $end
$var wire 1 Bf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [5] $end
$var wire 1 Cf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [4] $end
$var wire 1 Df Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [3] $end
$var wire 1 Ef Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [2] $end
$var wire 1 Ff Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [1] $end
$var wire 1 Gf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [0] $end
$var wire 1 Hf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [31] $end
$var wire 1 If Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [30] $end
$var wire 1 Jf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [29] $end
$var wire 1 Kf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [28] $end
$var wire 1 Lf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [27] $end
$var wire 1 Mf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [26] $end
$var wire 1 Nf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [25] $end
$var wire 1 Of Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [24] $end
$var wire 1 Pf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [23] $end
$var wire 1 Qf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [22] $end
$var wire 1 Rf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [21] $end
$var wire 1 Sf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [20] $end
$var wire 1 Tf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [19] $end
$var wire 1 Uf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [18] $end
$var wire 1 Vf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [17] $end
$var wire 1 Wf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [16] $end
$var wire 1 Xf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [15] $end
$var wire 1 Yf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [14] $end
$var wire 1 Zf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [13] $end
$var wire 1 [f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [12] $end
$var wire 1 \f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [11] $end
$var wire 1 ]f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [10] $end
$var wire 1 ^f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [9] $end
$var wire 1 _f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [8] $end
$var wire 1 `f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [7] $end
$var wire 1 af Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [6] $end
$var wire 1 bf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [5] $end
$var wire 1 cf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [4] $end
$var wire 1 df Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [3] $end
$var wire 1 ef Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [2] $end
$var wire 1 ff Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [1] $end
$var wire 1 gf Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [0] $end
$var wire 1 hf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [15] $end
$var wire 1 if Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [14] $end
$var wire 1 jf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [13] $end
$var wire 1 kf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [12] $end
$var wire 1 lf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [11] $end
$var wire 1 mf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [10] $end
$var wire 1 nf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [9] $end
$var wire 1 of Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [8] $end
$var wire 1 pf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [7] $end
$var wire 1 qf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [6] $end
$var wire 1 rf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [5] $end
$var wire 1 sf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [4] $end
$var wire 1 tf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [3] $end
$var wire 1 uf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [2] $end
$var wire 1 vf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [1] $end
$var wire 1 wf Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [0] $end
$var wire 1 xf Audio0|u5|SEL_Cont [3] $end
$var wire 1 yf Audio0|u5|SEL_Cont [2] $end
$var wire 1 zf Audio0|u5|SEL_Cont [1] $end
$var wire 1 {f Audio0|u5|SEL_Cont [0] $end
$var wire 1 |f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [15] $end
$var wire 1 }f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [14] $end
$var wire 1 ~f Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [13] $end
$var wire 1 !g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [12] $end
$var wire 1 "g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [11] $end
$var wire 1 #g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [10] $end
$var wire 1 $g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [9] $end
$var wire 1 %g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [8] $end
$var wire 1 &g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [7] $end
$var wire 1 'g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [6] $end
$var wire 1 (g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [5] $end
$var wire 1 )g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [4] $end
$var wire 1 *g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [3] $end
$var wire 1 +g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [2] $end
$var wire 1 ,g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [1] $end
$var wire 1 -g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [0] $end
$var wire 1 .g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [31] $end
$var wire 1 /g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [30] $end
$var wire 1 0g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [29] $end
$var wire 1 1g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [28] $end
$var wire 1 2g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [27] $end
$var wire 1 3g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [26] $end
$var wire 1 4g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [25] $end
$var wire 1 5g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [24] $end
$var wire 1 6g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [23] $end
$var wire 1 7g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [22] $end
$var wire 1 8g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [21] $end
$var wire 1 9g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [20] $end
$var wire 1 :g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [19] $end
$var wire 1 ;g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [18] $end
$var wire 1 <g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [17] $end
$var wire 1 =g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [16] $end
$var wire 1 >g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [15] $end
$var wire 1 ?g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [14] $end
$var wire 1 @g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [13] $end
$var wire 1 Ag Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [12] $end
$var wire 1 Bg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [11] $end
$var wire 1 Cg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [10] $end
$var wire 1 Dg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [9] $end
$var wire 1 Eg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [8] $end
$var wire 1 Fg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [7] $end
$var wire 1 Gg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [6] $end
$var wire 1 Hg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [5] $end
$var wire 1 Ig Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [4] $end
$var wire 1 Jg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [3] $end
$var wire 1 Kg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [2] $end
$var wire 1 Lg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [1] $end
$var wire 1 Mg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [0] $end
$var wire 1 Ng Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [31] $end
$var wire 1 Og Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [30] $end
$var wire 1 Pg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [29] $end
$var wire 1 Qg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [28] $end
$var wire 1 Rg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [27] $end
$var wire 1 Sg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [26] $end
$var wire 1 Tg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [25] $end
$var wire 1 Ug Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [24] $end
$var wire 1 Vg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [23] $end
$var wire 1 Wg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [22] $end
$var wire 1 Xg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [21] $end
$var wire 1 Yg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [20] $end
$var wire 1 Zg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [19] $end
$var wire 1 [g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [18] $end
$var wire 1 \g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [17] $end
$var wire 1 ]g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [16] $end
$var wire 1 ^g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [15] $end
$var wire 1 _g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [14] $end
$var wire 1 `g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [13] $end
$var wire 1 ag Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [12] $end
$var wire 1 bg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [11] $end
$var wire 1 cg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [10] $end
$var wire 1 dg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [9] $end
$var wire 1 eg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [8] $end
$var wire 1 fg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [7] $end
$var wire 1 gg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [6] $end
$var wire 1 hg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [5] $end
$var wire 1 ig Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [4] $end
$var wire 1 jg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [3] $end
$var wire 1 kg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [2] $end
$var wire 1 lg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [1] $end
$var wire 1 mg Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [0] $end
$var wire 1 ng Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [7] $end
$var wire 1 og Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [6] $end
$var wire 1 pg Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [5] $end
$var wire 1 qg Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [4] $end
$var wire 1 rg Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [3] $end
$var wire 1 sg Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [2] $end
$var wire 1 tg Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [1] $end
$var wire 1 ug Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [0] $end
$var wire 1 vg Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [7] $end
$var wire 1 wg Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [6] $end
$var wire 1 xg Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [5] $end
$var wire 1 yg Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [4] $end
$var wire 1 zg Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [3] $end
$var wire 1 {g Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [2] $end
$var wire 1 |g Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [1] $end
$var wire 1 }g Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [0] $end
$var wire 1 ~g Sintetizador0|S1|SAMPLE_OUT [15] $end
$var wire 1 !h Sintetizador0|S1|SAMPLE_OUT [14] $end
$var wire 1 "h Sintetizador0|S1|SAMPLE_OUT [13] $end
$var wire 1 #h Sintetizador0|S1|SAMPLE_OUT [12] $end
$var wire 1 $h Sintetizador0|S1|SAMPLE_OUT [11] $end
$var wire 1 %h Sintetizador0|S1|SAMPLE_OUT [10] $end
$var wire 1 &h Sintetizador0|S1|SAMPLE_OUT [9] $end
$var wire 1 'h Sintetizador0|S1|SAMPLE_OUT [8] $end
$var wire 1 (h Sintetizador0|S1|SAMPLE_OUT [7] $end
$var wire 1 )h Sintetizador0|S1|SAMPLE_OUT [6] $end
$var wire 1 *h Sintetizador0|S1|SAMPLE_OUT [5] $end
$var wire 1 +h Sintetizador0|S1|SAMPLE_OUT [4] $end
$var wire 1 ,h Sintetizador0|S1|SAMPLE_OUT [3] $end
$var wire 1 -h Sintetizador0|S1|SAMPLE_OUT [2] $end
$var wire 1 .h Sintetizador0|S1|SAMPLE_OUT [1] $end
$var wire 1 /h Sintetizador0|S1|SAMPLE_OUT [0] $end
$var wire 1 0h Sintetizador0|S1|synth|channelBank|channel [3] $end
$var wire 1 1h Sintetizador0|S1|synth|channelBank|channel [2] $end
$var wire 1 2h Sintetizador0|S1|synth|channelBank|channel [1] $end
$var wire 1 3h Sintetizador0|S1|synth|channelBank|channel [0] $end
$var wire 1 4h CPU0|Processor|PC [31] $end
$var wire 1 5h CPU0|Processor|PC [30] $end
$var wire 1 6h CPU0|Processor|PC [29] $end
$var wire 1 7h CPU0|Processor|PC [28] $end
$var wire 1 8h CPU0|Processor|PC [27] $end
$var wire 1 9h CPU0|Processor|PC [26] $end
$var wire 1 :h CPU0|Processor|PC [25] $end
$var wire 1 ;h CPU0|Processor|PC [24] $end
$var wire 1 <h CPU0|Processor|PC [23] $end
$var wire 1 =h CPU0|Processor|PC [22] $end
$var wire 1 >h CPU0|Processor|PC [21] $end
$var wire 1 ?h CPU0|Processor|PC [20] $end
$var wire 1 @h CPU0|Processor|PC [19] $end
$var wire 1 Ah CPU0|Processor|PC [18] $end
$var wire 1 Bh CPU0|Processor|PC [17] $end
$var wire 1 Ch CPU0|Processor|PC [16] $end
$var wire 1 Dh CPU0|Processor|PC [15] $end
$var wire 1 Eh CPU0|Processor|PC [14] $end
$var wire 1 Fh CPU0|Processor|PC [13] $end
$var wire 1 Gh CPU0|Processor|PC [12] $end
$var wire 1 Hh CPU0|Processor|PC [11] $end
$var wire 1 Ih CPU0|Processor|PC [10] $end
$var wire 1 Jh CPU0|Processor|PC [9] $end
$var wire 1 Kh CPU0|Processor|PC [8] $end
$var wire 1 Lh CPU0|Processor|PC [7] $end
$var wire 1 Mh CPU0|Processor|PC [6] $end
$var wire 1 Nh CPU0|Processor|PC [5] $end
$var wire 1 Oh CPU0|Processor|PC [4] $end
$var wire 1 Ph CPU0|Processor|PC [3] $end
$var wire 1 Qh CPU0|Processor|PC [2] $end
$var wire 1 Rh CPU0|Processor|PC [1] $end
$var wire 1 Sh CPU0|Processor|PC [0] $end
$var wire 1 Th VGA0|VGA0|memVGA|altsyncram_component|auto_generated|out_address_reg_a [1] $end
$var wire 1 Uh VGA0|VGA0|memVGA|altsyncram_component|auto_generated|out_address_reg_a [0] $end
$var wire 1 Vh MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 Wh MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 Xh MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 Yh MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 Zh MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 [h MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 \h MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 ]h Sintetizador0|S1|synth|channelData[1].filter.z1 [31] $end
$var wire 1 ^h Sintetizador0|S1|synth|channelData[1].filter.z1 [30] $end
$var wire 1 _h Sintetizador0|S1|synth|channelData[1].filter.z1 [29] $end
$var wire 1 `h Sintetizador0|S1|synth|channelData[1].filter.z1 [28] $end
$var wire 1 ah Sintetizador0|S1|synth|channelData[1].filter.z1 [27] $end
$var wire 1 bh Sintetizador0|S1|synth|channelData[1].filter.z1 [26] $end
$var wire 1 ch Sintetizador0|S1|synth|channelData[1].filter.z1 [25] $end
$var wire 1 dh Sintetizador0|S1|synth|channelData[1].filter.z1 [24] $end
$var wire 1 eh Sintetizador0|S1|synth|channelData[1].filter.z1 [23] $end
$var wire 1 fh Sintetizador0|S1|synth|channelData[1].filter.z1 [22] $end
$var wire 1 gh Sintetizador0|S1|synth|channelData[1].filter.z1 [21] $end
$var wire 1 hh Sintetizador0|S1|synth|channelData[1].filter.z1 [20] $end
$var wire 1 ih Sintetizador0|S1|synth|channelData[1].filter.z1 [19] $end
$var wire 1 jh Sintetizador0|S1|synth|channelData[1].filter.z1 [18] $end
$var wire 1 kh Sintetizador0|S1|synth|channelData[1].filter.z1 [17] $end
$var wire 1 lh Sintetizador0|S1|synth|channelData[1].filter.z1 [16] $end
$var wire 1 mh Sintetizador0|S1|synth|channelData[1].filter.z1 [15] $end
$var wire 1 nh Sintetizador0|S1|synth|channelData[1].filter.z1 [14] $end
$var wire 1 oh Sintetizador0|S1|synth|channelData[1].filter.z1 [13] $end
$var wire 1 ph Sintetizador0|S1|synth|channelData[1].filter.z1 [12] $end
$var wire 1 qh Sintetizador0|S1|synth|channelData[1].filter.z1 [11] $end
$var wire 1 rh Sintetizador0|S1|synth|channelData[1].filter.z1 [10] $end
$var wire 1 sh Sintetizador0|S1|synth|channelData[1].filter.z1 [9] $end
$var wire 1 th Sintetizador0|S1|synth|channelData[1].filter.z1 [8] $end
$var wire 1 uh Sintetizador0|S1|synth|channelData[1].filter.z1 [7] $end
$var wire 1 vh Sintetizador0|S1|synth|channelData[1].filter.z1 [6] $end
$var wire 1 wh Sintetizador0|S1|synth|channelData[1].filter.z1 [5] $end
$var wire 1 xh Sintetizador0|S1|synth|channelData[1].filter.z1 [4] $end
$var wire 1 yh Sintetizador0|S1|synth|channelData[1].filter.z1 [3] $end
$var wire 1 zh Sintetizador0|S1|synth|channelData[1].filter.z1 [2] $end
$var wire 1 {h Sintetizador0|S1|synth|channelData[1].filter.z1 [1] $end
$var wire 1 |h Sintetizador0|S1|synth|channelData[1].filter.z1 [0] $end
$var wire 1 }h MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 ~h MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 !i MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 "i MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 #i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 $i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 %i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 &i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 'i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 (i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 )i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 *i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 +i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 ,i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 -i MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 .i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [6] $end
$var wire 1 /i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [5] $end
$var wire 1 0i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [4] $end
$var wire 1 1i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [3] $end
$var wire 1 2i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [2] $end
$var wire 1 3i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [1] $end
$var wire 1 4i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|ir_loaded_address_reg [0] $end
$var wire 1 5i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 6i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 7i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 8i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 9i Sintetizador0|S1|synth|channelData[5].envelope.instant [9] $end
$var wire 1 :i Sintetizador0|S1|synth|channelData[5].envelope.instant [8] $end
$var wire 1 ;i Sintetizador0|S1|synth|channelData[5].envelope.instant [7] $end
$var wire 1 <i Sintetizador0|S1|synth|channelData[5].envelope.instant [6] $end
$var wire 1 =i Sintetizador0|S1|synth|channelData[5].envelope.instant [5] $end
$var wire 1 >i Sintetizador0|S1|synth|channelData[5].envelope.instant [4] $end
$var wire 1 ?i Sintetizador0|S1|synth|channelData[5].envelope.instant [3] $end
$var wire 1 @i Sintetizador0|S1|synth|channelData[5].envelope.instant [2] $end
$var wire 1 Ai Sintetizador0|S1|synth|channelData[5].envelope.instant [1] $end
$var wire 1 Bi Sintetizador0|S1|synth|channelData[5].envelope.instant [0] $end
$var wire 1 Ci Audio0|wcaudio_outL [15] $end
$var wire 1 Di Audio0|wcaudio_outL [14] $end
$var wire 1 Ei Audio0|wcaudio_outL [13] $end
$var wire 1 Fi Audio0|wcaudio_outL [12] $end
$var wire 1 Gi Audio0|wcaudio_outL [11] $end
$var wire 1 Hi Audio0|wcaudio_outL [10] $end
$var wire 1 Ii Audio0|wcaudio_outL [9] $end
$var wire 1 Ji Audio0|wcaudio_outL [8] $end
$var wire 1 Ki Audio0|wcaudio_outL [7] $end
$var wire 1 Li Audio0|wcaudio_outL [6] $end
$var wire 1 Mi Audio0|wcaudio_outL [5] $end
$var wire 1 Ni Audio0|wcaudio_outL [4] $end
$var wire 1 Oi Audio0|wcaudio_outL [3] $end
$var wire 1 Pi Audio0|wcaudio_outL [2] $end
$var wire 1 Qi Audio0|wcaudio_outL [1] $end
$var wire 1 Ri Audio0|wcaudio_outL [0] $end
$var wire 1 Si Sintetizador0|S1|synth|mixer|mixed [15] $end
$var wire 1 Ti Sintetizador0|S1|synth|mixer|mixed [14] $end
$var wire 1 Ui Sintetizador0|S1|synth|mixer|mixed [13] $end
$var wire 1 Vi Sintetizador0|S1|synth|mixer|mixed [12] $end
$var wire 1 Wi Sintetizador0|S1|synth|mixer|mixed [11] $end
$var wire 1 Xi Sintetizador0|S1|synth|mixer|mixed [10] $end
$var wire 1 Yi Sintetizador0|S1|synth|mixer|mixed [9] $end
$var wire 1 Zi Sintetizador0|S1|synth|mixer|mixed [8] $end
$var wire 1 [i Sintetizador0|S1|synth|mixer|mixed [7] $end
$var wire 1 \i Sintetizador0|S1|synth|mixer|mixed [6] $end
$var wire 1 ]i Sintetizador0|S1|synth|mixer|mixed [5] $end
$var wire 1 ^i Sintetizador0|S1|synth|mixer|mixed [4] $end
$var wire 1 _i Sintetizador0|S1|synth|mixer|mixed [3] $end
$var wire 1 `i Sintetizador0|S1|synth|mixer|mixed [2] $end
$var wire 1 ai Sintetizador0|S1|synth|mixer|mixed [1] $end
$var wire 1 bi Sintetizador0|S1|synth|mixer|mixed [0] $end
$var wire 1 ci break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [31] $end
$var wire 1 di break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [30] $end
$var wire 1 ei break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [29] $end
$var wire 1 fi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [28] $end
$var wire 1 gi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [27] $end
$var wire 1 hi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [26] $end
$var wire 1 ii break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [25] $end
$var wire 1 ji break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [24] $end
$var wire 1 ki break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [23] $end
$var wire 1 li break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [22] $end
$var wire 1 mi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [21] $end
$var wire 1 ni break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [20] $end
$var wire 1 oi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [19] $end
$var wire 1 pi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [18] $end
$var wire 1 qi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [17] $end
$var wire 1 ri break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [16] $end
$var wire 1 si break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [15] $end
$var wire 1 ti break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [14] $end
$var wire 1 ui break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [13] $end
$var wire 1 vi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [12] $end
$var wire 1 wi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [11] $end
$var wire 1 xi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [10] $end
$var wire 1 yi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [9] $end
$var wire 1 zi break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [8] $end
$var wire 1 {i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [7] $end
$var wire 1 |i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [6] $end
$var wire 1 }i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [5] $end
$var wire 1 ~i break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [4] $end
$var wire 1 !j break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [3] $end
$var wire 1 "j break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [2] $end
$var wire 1 #j break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [1] $end
$var wire 1 $j break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_update_reg [0] $end
$var wire 1 %j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1451w [2] $end
$var wire 1 &j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1451w [1] $end
$var wire 1 'j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1451w [0] $end
$var wire 1 (j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1489w [2] $end
$var wire 1 )j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1489w [1] $end
$var wire 1 *j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1489w [0] $end
$var wire 1 +j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1503w [2] $end
$var wire 1 ,j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1503w [1] $end
$var wire 1 -j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1503w [0] $end
$var wire 1 .j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1472w [2] $end
$var wire 1 /j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1472w [1] $end
$var wire 1 0j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|decode3|w_anode1472w [0] $end
$var wire 1 1j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1512w [2] $end
$var wire 1 2j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1512w [1] $end
$var wire 1 3j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1512w [0] $end
$var wire 1 4j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|address_reg_a [1] $end
$var wire 1 5j VGA0|VGA0|memVGA|altsyncram_component|auto_generated|address_reg_a [0] $end
$var wire 1 6j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 7j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 8j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 9j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 :j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 ;j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 <j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 =j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 >j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 ?j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 @j MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 Aj Sintetizador0|S1|synth|channelData[6].envelope.start [7] $end
$var wire 1 Bj Sintetizador0|S1|synth|channelData[6].envelope.start [6] $end
$var wire 1 Cj Sintetizador0|S1|synth|channelData[6].envelope.start [5] $end
$var wire 1 Dj Sintetizador0|S1|synth|channelData[6].envelope.start [4] $end
$var wire 1 Ej Sintetizador0|S1|synth|channelData[6].envelope.start [3] $end
$var wire 1 Fj Sintetizador0|S1|synth|channelData[6].envelope.start [2] $end
$var wire 1 Gj Sintetizador0|S1|synth|channelData[6].envelope.start [1] $end
$var wire 1 Hj Sintetizador0|S1|synth|channelData[6].envelope.start [0] $end
$var wire 1 Ij MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 Jj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 Kj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 Lj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 Mj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 Nj CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [5] $end
$var wire 1 Oj CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [4] $end
$var wire 1 Pj CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [3] $end
$var wire 1 Qj CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [2] $end
$var wire 1 Rj CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [1] $end
$var wire 1 Sj CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0] $end
$var wire 1 Tj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 Uj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 Vj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 Wj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 Xj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 Yj MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 Zj Sintetizador0|S1|synth|channelData[3].filter.z2 [31] $end
$var wire 1 [j Sintetizador0|S1|synth|channelData[3].filter.z2 [30] $end
$var wire 1 \j Sintetizador0|S1|synth|channelData[3].filter.z2 [29] $end
$var wire 1 ]j Sintetizador0|S1|synth|channelData[3].filter.z2 [28] $end
$var wire 1 ^j Sintetizador0|S1|synth|channelData[3].filter.z2 [27] $end
$var wire 1 _j Sintetizador0|S1|synth|channelData[3].filter.z2 [26] $end
$var wire 1 `j Sintetizador0|S1|synth|channelData[3].filter.z2 [25] $end
$var wire 1 aj Sintetizador0|S1|synth|channelData[3].filter.z2 [24] $end
$var wire 1 bj Sintetizador0|S1|synth|channelData[3].filter.z2 [23] $end
$var wire 1 cj Sintetizador0|S1|synth|channelData[3].filter.z2 [22] $end
$var wire 1 dj Sintetizador0|S1|synth|channelData[3].filter.z2 [21] $end
$var wire 1 ej Sintetizador0|S1|synth|channelData[3].filter.z2 [20] $end
$var wire 1 fj Sintetizador0|S1|synth|channelData[3].filter.z2 [19] $end
$var wire 1 gj Sintetizador0|S1|synth|channelData[3].filter.z2 [18] $end
$var wire 1 hj Sintetizador0|S1|synth|channelData[3].filter.z2 [17] $end
$var wire 1 ij Sintetizador0|S1|synth|channelData[3].filter.z2 [16] $end
$var wire 1 jj Sintetizador0|S1|synth|channelData[3].filter.z2 [15] $end
$var wire 1 kj Sintetizador0|S1|synth|channelData[3].filter.z2 [14] $end
$var wire 1 lj Sintetizador0|S1|synth|channelData[3].filter.z2 [13] $end
$var wire 1 mj Sintetizador0|S1|synth|channelData[3].filter.z2 [12] $end
$var wire 1 nj Sintetizador0|S1|synth|channelData[3].filter.z2 [11] $end
$var wire 1 oj Sintetizador0|S1|synth|channelData[3].filter.z2 [10] $end
$var wire 1 pj Sintetizador0|S1|synth|channelData[3].filter.z2 [9] $end
$var wire 1 qj Sintetizador0|S1|synth|channelData[3].filter.z2 [8] $end
$var wire 1 rj Sintetizador0|S1|synth|channelData[3].filter.z2 [7] $end
$var wire 1 sj Sintetizador0|S1|synth|channelData[3].filter.z2 [6] $end
$var wire 1 tj Sintetizador0|S1|synth|channelData[3].filter.z2 [5] $end
$var wire 1 uj Sintetizador0|S1|synth|channelData[3].filter.z2 [4] $end
$var wire 1 vj Sintetizador0|S1|synth|channelData[3].filter.z2 [3] $end
$var wire 1 wj Sintetizador0|S1|synth|channelData[3].filter.z2 [2] $end
$var wire 1 xj Sintetizador0|S1|synth|channelData[3].filter.z2 [1] $end
$var wire 1 yj Sintetizador0|S1|synth|channelData[3].filter.z2 [0] $end
$var wire 1 zj MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 {j MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 |j MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 }j MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 ~j MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 !k MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 "k MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 #k MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 $k MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 %k MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 &k MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 'k Sintetizador0|S1|synth|channelData[1].envelope.instant [9] $end
$var wire 1 (k Sintetizador0|S1|synth|channelData[1].envelope.instant [8] $end
$var wire 1 )k Sintetizador0|S1|synth|channelData[1].envelope.instant [7] $end
$var wire 1 *k Sintetizador0|S1|synth|channelData[1].envelope.instant [6] $end
$var wire 1 +k Sintetizador0|S1|synth|channelData[1].envelope.instant [5] $end
$var wire 1 ,k Sintetizador0|S1|synth|channelData[1].envelope.instant [4] $end
$var wire 1 -k Sintetizador0|S1|synth|channelData[1].envelope.instant [3] $end
$var wire 1 .k Sintetizador0|S1|synth|channelData[1].envelope.instant [2] $end
$var wire 1 /k Sintetizador0|S1|synth|channelData[1].envelope.instant [1] $end
$var wire 1 0k Sintetizador0|S1|synth|channelData[1].envelope.instant [0] $end
$var wire 1 1k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 2k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 3k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 4k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 5k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 6k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 7k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 8k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 9k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 :k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 ;k MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 <k MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 =k MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 >k MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 ?k MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 @k MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 Ak MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 Bk MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 Ck MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 Dk MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 Ek MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 Fk MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 Gk break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 Hk break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 Ik break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 Jk break0|brk0|breaker_lpm_constant_kva_component|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 Kk Audio0|u4|BCK_DIV [3] $end
$var wire 1 Lk Audio0|u4|BCK_DIV [2] $end
$var wire 1 Mk Audio0|u4|BCK_DIV [1] $end
$var wire 1 Nk Audio0|u4|BCK_DIV [0] $end
$var wire 1 Ok Audio0|r0|Cont [19] $end
$var wire 1 Pk Audio0|r0|Cont [18] $end
$var wire 1 Qk Audio0|r0|Cont [17] $end
$var wire 1 Rk Audio0|r0|Cont [16] $end
$var wire 1 Sk Audio0|r0|Cont [15] $end
$var wire 1 Tk Audio0|r0|Cont [14] $end
$var wire 1 Uk Audio0|r0|Cont [13] $end
$var wire 1 Vk Audio0|r0|Cont [12] $end
$var wire 1 Wk Audio0|r0|Cont [11] $end
$var wire 1 Xk Audio0|r0|Cont [10] $end
$var wire 1 Yk Audio0|r0|Cont [9] $end
$var wire 1 Zk Audio0|r0|Cont [8] $end
$var wire 1 [k Audio0|r0|Cont [7] $end
$var wire 1 \k Audio0|r0|Cont [6] $end
$var wire 1 ]k Audio0|r0|Cont [5] $end
$var wire 1 ^k Audio0|r0|Cont [4] $end
$var wire 1 _k Audio0|r0|Cont [3] $end
$var wire 1 `k Audio0|r0|Cont [2] $end
$var wire 1 ak Audio0|r0|Cont [1] $end
$var wire 1 bk Audio0|r0|Cont [0] $end
$var wire 1 ck Sintetizador0|S1|synth|channelData[4].sample [15] $end
$var wire 1 dk Sintetizador0|S1|synth|channelData[4].sample [14] $end
$var wire 1 ek Sintetizador0|S1|synth|channelData[4].sample [13] $end
$var wire 1 fk Sintetizador0|S1|synth|channelData[4].sample [12] $end
$var wire 1 gk Sintetizador0|S1|synth|channelData[4].sample [11] $end
$var wire 1 hk Sintetizador0|S1|synth|channelData[4].sample [10] $end
$var wire 1 ik Sintetizador0|S1|synth|channelData[4].sample [9] $end
$var wire 1 jk Sintetizador0|S1|synth|channelData[4].sample [8] $end
$var wire 1 kk Sintetizador0|S1|synth|channelData[4].sample [7] $end
$var wire 1 lk Sintetizador0|S1|synth|channelData[4].sample [6] $end
$var wire 1 mk Sintetizador0|S1|synth|channelData[4].sample [5] $end
$var wire 1 nk Sintetizador0|S1|synth|channelData[4].sample [4] $end
$var wire 1 ok Sintetizador0|S1|synth|channelData[4].sample [3] $end
$var wire 1 pk Sintetizador0|S1|synth|channelData[4].sample [2] $end
$var wire 1 qk Sintetizador0|S1|synth|channelData[4].sample [1] $end
$var wire 1 rk Sintetizador0|S1|synth|channelData[4].sample [0] $end
$var wire 1 sk Audio0|waudio_outR [31] $end
$var wire 1 tk Audio0|waudio_outR [30] $end
$var wire 1 uk Audio0|waudio_outR [29] $end
$var wire 1 vk Audio0|waudio_outR [28] $end
$var wire 1 wk Audio0|waudio_outR [27] $end
$var wire 1 xk Audio0|waudio_outR [26] $end
$var wire 1 yk Audio0|waudio_outR [25] $end
$var wire 1 zk Audio0|waudio_outR [24] $end
$var wire 1 {k Audio0|waudio_outR [23] $end
$var wire 1 |k Audio0|waudio_outR [22] $end
$var wire 1 }k Audio0|waudio_outR [21] $end
$var wire 1 ~k Audio0|waudio_outR [20] $end
$var wire 1 !l Audio0|waudio_outR [19] $end
$var wire 1 "l Audio0|waudio_outR [18] $end
$var wire 1 #l Audio0|waudio_outR [17] $end
$var wire 1 $l Audio0|waudio_outR [16] $end
$var wire 1 %l Audio0|waudio_outR [15] $end
$var wire 1 &l Audio0|waudio_outR [14] $end
$var wire 1 'l Audio0|waudio_outR [13] $end
$var wire 1 (l Audio0|waudio_outR [12] $end
$var wire 1 )l Audio0|waudio_outR [11] $end
$var wire 1 *l Audio0|waudio_outR [10] $end
$var wire 1 +l Audio0|waudio_outR [9] $end
$var wire 1 ,l Audio0|waudio_outR [8] $end
$var wire 1 -l Audio0|waudio_outR [7] $end
$var wire 1 .l Audio0|waudio_outR [6] $end
$var wire 1 /l Audio0|waudio_outR [5] $end
$var wire 1 0l Audio0|waudio_outR [4] $end
$var wire 1 1l Audio0|waudio_outR [3] $end
$var wire 1 2l Audio0|waudio_outR [2] $end
$var wire 1 3l Audio0|waudio_outR [1] $end
$var wire 1 4l Audio0|waudio_outR [0] $end
$var wire 1 5l Sintetizador0|S1|synth|channelData[4].filter.z2 [31] $end
$var wire 1 6l Sintetizador0|S1|synth|channelData[4].filter.z2 [30] $end
$var wire 1 7l Sintetizador0|S1|synth|channelData[4].filter.z2 [29] $end
$var wire 1 8l Sintetizador0|S1|synth|channelData[4].filter.z2 [28] $end
$var wire 1 9l Sintetizador0|S1|synth|channelData[4].filter.z2 [27] $end
$var wire 1 :l Sintetizador0|S1|synth|channelData[4].filter.z2 [26] $end
$var wire 1 ;l Sintetizador0|S1|synth|channelData[4].filter.z2 [25] $end
$var wire 1 <l Sintetizador0|S1|synth|channelData[4].filter.z2 [24] $end
$var wire 1 =l Sintetizador0|S1|synth|channelData[4].filter.z2 [23] $end
$var wire 1 >l Sintetizador0|S1|synth|channelData[4].filter.z2 [22] $end
$var wire 1 ?l Sintetizador0|S1|synth|channelData[4].filter.z2 [21] $end
$var wire 1 @l Sintetizador0|S1|synth|channelData[4].filter.z2 [20] $end
$var wire 1 Al Sintetizador0|S1|synth|channelData[4].filter.z2 [19] $end
$var wire 1 Bl Sintetizador0|S1|synth|channelData[4].filter.z2 [18] $end
$var wire 1 Cl Sintetizador0|S1|synth|channelData[4].filter.z2 [17] $end
$var wire 1 Dl Sintetizador0|S1|synth|channelData[4].filter.z2 [16] $end
$var wire 1 El Sintetizador0|S1|synth|channelData[4].filter.z2 [15] $end
$var wire 1 Fl Sintetizador0|S1|synth|channelData[4].filter.z2 [14] $end
$var wire 1 Gl Sintetizador0|S1|synth|channelData[4].filter.z2 [13] $end
$var wire 1 Hl Sintetizador0|S1|synth|channelData[4].filter.z2 [12] $end
$var wire 1 Il Sintetizador0|S1|synth|channelData[4].filter.z2 [11] $end
$var wire 1 Jl Sintetizador0|S1|synth|channelData[4].filter.z2 [10] $end
$var wire 1 Kl Sintetizador0|S1|synth|channelData[4].filter.z2 [9] $end
$var wire 1 Ll Sintetizador0|S1|synth|channelData[4].filter.z2 [8] $end
$var wire 1 Ml Sintetizador0|S1|synth|channelData[4].filter.z2 [7] $end
$var wire 1 Nl Sintetizador0|S1|synth|channelData[4].filter.z2 [6] $end
$var wire 1 Ol Sintetizador0|S1|synth|channelData[4].filter.z2 [5] $end
$var wire 1 Pl Sintetizador0|S1|synth|channelData[4].filter.z2 [4] $end
$var wire 1 Ql Sintetizador0|S1|synth|channelData[4].filter.z2 [3] $end
$var wire 1 Rl Sintetizador0|S1|synth|channelData[4].filter.z2 [2] $end
$var wire 1 Sl Sintetizador0|S1|synth|channelData[4].filter.z2 [1] $end
$var wire 1 Tl Sintetizador0|S1|synth|channelData[4].filter.z2 [0] $end
$var wire 1 Ul Audio0|waudio_outL [31] $end
$var wire 1 Vl Audio0|waudio_outL [30] $end
$var wire 1 Wl Audio0|waudio_outL [29] $end
$var wire 1 Xl Audio0|waudio_outL [28] $end
$var wire 1 Yl Audio0|waudio_outL [27] $end
$var wire 1 Zl Audio0|waudio_outL [26] $end
$var wire 1 [l Audio0|waudio_outL [25] $end
$var wire 1 \l Audio0|waudio_outL [24] $end
$var wire 1 ]l Audio0|waudio_outL [23] $end
$var wire 1 ^l Audio0|waudio_outL [22] $end
$var wire 1 _l Audio0|waudio_outL [21] $end
$var wire 1 `l Audio0|waudio_outL [20] $end
$var wire 1 al Audio0|waudio_outL [19] $end
$var wire 1 bl Audio0|waudio_outL [18] $end
$var wire 1 cl Audio0|waudio_outL [17] $end
$var wire 1 dl Audio0|waudio_outL [16] $end
$var wire 1 el Audio0|waudio_outL [15] $end
$var wire 1 fl Audio0|waudio_outL [14] $end
$var wire 1 gl Audio0|waudio_outL [13] $end
$var wire 1 hl Audio0|waudio_outL [12] $end
$var wire 1 il Audio0|waudio_outL [11] $end
$var wire 1 jl Audio0|waudio_outL [10] $end
$var wire 1 kl Audio0|waudio_outL [9] $end
$var wire 1 ll Audio0|waudio_outL [8] $end
$var wire 1 ml Audio0|waudio_outL [7] $end
$var wire 1 nl Audio0|waudio_outL [6] $end
$var wire 1 ol Audio0|waudio_outL [5] $end
$var wire 1 pl Audio0|waudio_outL [4] $end
$var wire 1 ql Audio0|waudio_outL [3] $end
$var wire 1 rl Audio0|waudio_outL [2] $end
$var wire 1 sl Audio0|waudio_outL [1] $end
$var wire 1 tl Audio0|waudio_outL [0] $end
$var wire 1 ul Sintetizador0|S1|synth|channelBank|clk64 [1] $end
$var wire 1 vl Sintetizador0|S1|synth|channelBank|clk64 [0] $end
$var wire 1 wl CLOCK0|rreset [1] $end
$var wire 1 xl CLOCK0|rreset [0] $end
$var wire 1 yl Audio0|u3|LUT_INDEX [5] $end
$var wire 1 zl Audio0|u3|LUT_INDEX [4] $end
$var wire 1 {l Audio0|u3|LUT_INDEX [3] $end
$var wire 1 |l Audio0|u3|LUT_INDEX [2] $end
$var wire 1 }l Audio0|u3|LUT_INDEX [1] $end
$var wire 1 ~l Audio0|u3|LUT_INDEX [0] $end
$var wire 1 !m Sintetizador0|S1|synth|channelData[5].filter.z1 [31] $end
$var wire 1 "m Sintetizador0|S1|synth|channelData[5].filter.z1 [30] $end
$var wire 1 #m Sintetizador0|S1|synth|channelData[5].filter.z1 [29] $end
$var wire 1 $m Sintetizador0|S1|synth|channelData[5].filter.z1 [28] $end
$var wire 1 %m Sintetizador0|S1|synth|channelData[5].filter.z1 [27] $end
$var wire 1 &m Sintetizador0|S1|synth|channelData[5].filter.z1 [26] $end
$var wire 1 'm Sintetizador0|S1|synth|channelData[5].filter.z1 [25] $end
$var wire 1 (m Sintetizador0|S1|synth|channelData[5].filter.z1 [24] $end
$var wire 1 )m Sintetizador0|S1|synth|channelData[5].filter.z1 [23] $end
$var wire 1 *m Sintetizador0|S1|synth|channelData[5].filter.z1 [22] $end
$var wire 1 +m Sintetizador0|S1|synth|channelData[5].filter.z1 [21] $end
$var wire 1 ,m Sintetizador0|S1|synth|channelData[5].filter.z1 [20] $end
$var wire 1 -m Sintetizador0|S1|synth|channelData[5].filter.z1 [19] $end
$var wire 1 .m Sintetizador0|S1|synth|channelData[5].filter.z1 [18] $end
$var wire 1 /m Sintetizador0|S1|synth|channelData[5].filter.z1 [17] $end
$var wire 1 0m Sintetizador0|S1|synth|channelData[5].filter.z1 [16] $end
$var wire 1 1m Sintetizador0|S1|synth|channelData[5].filter.z1 [15] $end
$var wire 1 2m Sintetizador0|S1|synth|channelData[5].filter.z1 [14] $end
$var wire 1 3m Sintetizador0|S1|synth|channelData[5].filter.z1 [13] $end
$var wire 1 4m Sintetizador0|S1|synth|channelData[5].filter.z1 [12] $end
$var wire 1 5m Sintetizador0|S1|synth|channelData[5].filter.z1 [11] $end
$var wire 1 6m Sintetizador0|S1|synth|channelData[5].filter.z1 [10] $end
$var wire 1 7m Sintetizador0|S1|synth|channelData[5].filter.z1 [9] $end
$var wire 1 8m Sintetizador0|S1|synth|channelData[5].filter.z1 [8] $end
$var wire 1 9m Sintetizador0|S1|synth|channelData[5].filter.z1 [7] $end
$var wire 1 :m Sintetizador0|S1|synth|channelData[5].filter.z1 [6] $end
$var wire 1 ;m Sintetizador0|S1|synth|channelData[5].filter.z1 [5] $end
$var wire 1 <m Sintetizador0|S1|synth|channelData[5].filter.z1 [4] $end
$var wire 1 =m Sintetizador0|S1|synth|channelData[5].filter.z1 [3] $end
$var wire 1 >m Sintetizador0|S1|synth|channelData[5].filter.z1 [2] $end
$var wire 1 ?m Sintetizador0|S1|synth|channelData[5].filter.z1 [1] $end
$var wire 1 @m Sintetizador0|S1|synth|channelData[5].filter.z1 [0] $end
$var wire 1 Am Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [3] $end
$var wire 1 Bm Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [2] $end
$var wire 1 Cm Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [1] $end
$var wire 1 Dm Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [0] $end
$var wire 1 Em Sintetizador0|S1|synth|channelData[7].sample [15] $end
$var wire 1 Fm Sintetizador0|S1|synth|channelData[7].sample [14] $end
$var wire 1 Gm Sintetizador0|S1|synth|channelData[7].sample [13] $end
$var wire 1 Hm Sintetizador0|S1|synth|channelData[7].sample [12] $end
$var wire 1 Im Sintetizador0|S1|synth|channelData[7].sample [11] $end
$var wire 1 Jm Sintetizador0|S1|synth|channelData[7].sample [10] $end
$var wire 1 Km Sintetizador0|S1|synth|channelData[7].sample [9] $end
$var wire 1 Lm Sintetizador0|S1|synth|channelData[7].sample [8] $end
$var wire 1 Mm Sintetizador0|S1|synth|channelData[7].sample [7] $end
$var wire 1 Nm Sintetizador0|S1|synth|channelData[7].sample [6] $end
$var wire 1 Om Sintetizador0|S1|synth|channelData[7].sample [5] $end
$var wire 1 Pm Sintetizador0|S1|synth|channelData[7].sample [4] $end
$var wire 1 Qm Sintetizador0|S1|synth|channelData[7].sample [3] $end
$var wire 1 Rm Sintetizador0|S1|synth|channelData[7].sample [2] $end
$var wire 1 Sm Sintetizador0|S1|synth|channelData[7].sample [1] $end
$var wire 1 Tm Sintetizador0|S1|synth|channelData[7].sample [0] $end
$var wire 1 Um Audio0|u3|u0|SD [23] $end
$var wire 1 Vm Audio0|u3|u0|SD [22] $end
$var wire 1 Wm Audio0|u3|u0|SD [21] $end
$var wire 1 Xm Audio0|u3|u0|SD [20] $end
$var wire 1 Ym Audio0|u3|u0|SD [19] $end
$var wire 1 Zm Audio0|u3|u0|SD [18] $end
$var wire 1 [m Audio0|u3|u0|SD [17] $end
$var wire 1 \m Audio0|u3|u0|SD [16] $end
$var wire 1 ]m Audio0|u3|u0|SD [15] $end
$var wire 1 ^m Audio0|u3|u0|SD [14] $end
$var wire 1 _m Audio0|u3|u0|SD [13] $end
$var wire 1 `m Audio0|u3|u0|SD [12] $end
$var wire 1 am Audio0|u3|u0|SD [11] $end
$var wire 1 bm Audio0|u3|u0|SD [10] $end
$var wire 1 cm Audio0|u3|u0|SD [9] $end
$var wire 1 dm Audio0|u3|u0|SD [8] $end
$var wire 1 em Audio0|u3|u0|SD [7] $end
$var wire 1 fm Audio0|u3|u0|SD [6] $end
$var wire 1 gm Audio0|u3|u0|SD [5] $end
$var wire 1 hm Audio0|u3|u0|SD [4] $end
$var wire 1 im Audio0|u3|u0|SD [3] $end
$var wire 1 jm Audio0|u3|u0|SD [2] $end
$var wire 1 km Audio0|u3|u0|SD [1] $end
$var wire 1 lm Audio0|u3|u0|SD [0] $end
$var wire 1 mm Sintetizador0|S1|synth|channelData[6].sample [15] $end
$var wire 1 nm Sintetizador0|S1|synth|channelData[6].sample [14] $end
$var wire 1 om Sintetizador0|S1|synth|channelData[6].sample [13] $end
$var wire 1 pm Sintetizador0|S1|synth|channelData[6].sample [12] $end
$var wire 1 qm Sintetizador0|S1|synth|channelData[6].sample [11] $end
$var wire 1 rm Sintetizador0|S1|synth|channelData[6].sample [10] $end
$var wire 1 sm Sintetizador0|S1|synth|channelData[6].sample [9] $end
$var wire 1 tm Sintetizador0|S1|synth|channelData[6].sample [8] $end
$var wire 1 um Sintetizador0|S1|synth|channelData[6].sample [7] $end
$var wire 1 vm Sintetizador0|S1|synth|channelData[6].sample [6] $end
$var wire 1 wm Sintetizador0|S1|synth|channelData[6].sample [5] $end
$var wire 1 xm Sintetizador0|S1|synth|channelData[6].sample [4] $end
$var wire 1 ym Sintetizador0|S1|synth|channelData[6].sample [3] $end
$var wire 1 zm Sintetizador0|S1|synth|channelData[6].sample [2] $end
$var wire 1 {m Sintetizador0|S1|synth|channelData[6].sample [1] $end
$var wire 1 |m Sintetizador0|S1|synth|channelData[6].sample [0] $end
$var wire 1 }m Audio0|u3|mI2C_DATA [23] $end
$var wire 1 ~m Audio0|u3|mI2C_DATA [22] $end
$var wire 1 !n Audio0|u3|mI2C_DATA [21] $end
$var wire 1 "n Audio0|u3|mI2C_DATA [20] $end
$var wire 1 #n Audio0|u3|mI2C_DATA [19] $end
$var wire 1 $n Audio0|u3|mI2C_DATA [18] $end
$var wire 1 %n Audio0|u3|mI2C_DATA [17] $end
$var wire 1 &n Audio0|u3|mI2C_DATA [16] $end
$var wire 1 'n Audio0|u3|mI2C_DATA [15] $end
$var wire 1 (n Audio0|u3|mI2C_DATA [14] $end
$var wire 1 )n Audio0|u3|mI2C_DATA [13] $end
$var wire 1 *n Audio0|u3|mI2C_DATA [12] $end
$var wire 1 +n Audio0|u3|mI2C_DATA [11] $end
$var wire 1 ,n Audio0|u3|mI2C_DATA [10] $end
$var wire 1 -n Audio0|u3|mI2C_DATA [9] $end
$var wire 1 .n Audio0|u3|mI2C_DATA [8] $end
$var wire 1 /n Audio0|u3|mI2C_DATA [7] $end
$var wire 1 0n Audio0|u3|mI2C_DATA [6] $end
$var wire 1 1n Audio0|u3|mI2C_DATA [5] $end
$var wire 1 2n Audio0|u3|mI2C_DATA [4] $end
$var wire 1 3n Audio0|u3|mI2C_DATA [3] $end
$var wire 1 4n Audio0|u3|mI2C_DATA [2] $end
$var wire 1 5n Audio0|u3|mI2C_DATA [1] $end
$var wire 1 6n Audio0|u3|mI2C_DATA [0] $end
$var wire 1 7n Sintetizador0|S1|synth|channelData[3].sample [15] $end
$var wire 1 8n Sintetizador0|S1|synth|channelData[3].sample [14] $end
$var wire 1 9n Sintetizador0|S1|synth|channelData[3].sample [13] $end
$var wire 1 :n Sintetizador0|S1|synth|channelData[3].sample [12] $end
$var wire 1 ;n Sintetizador0|S1|synth|channelData[3].sample [11] $end
$var wire 1 <n Sintetizador0|S1|synth|channelData[3].sample [10] $end
$var wire 1 =n Sintetizador0|S1|synth|channelData[3].sample [9] $end
$var wire 1 >n Sintetizador0|S1|synth|channelData[3].sample [8] $end
$var wire 1 ?n Sintetizador0|S1|synth|channelData[3].sample [7] $end
$var wire 1 @n Sintetizador0|S1|synth|channelData[3].sample [6] $end
$var wire 1 An Sintetizador0|S1|synth|channelData[3].sample [5] $end
$var wire 1 Bn Sintetizador0|S1|synth|channelData[3].sample [4] $end
$var wire 1 Cn Sintetizador0|S1|synth|channelData[3].sample [3] $end
$var wire 1 Dn Sintetizador0|S1|synth|channelData[3].sample [2] $end
$var wire 1 En Sintetizador0|S1|synth|channelData[3].sample [1] $end
$var wire 1 Fn Sintetizador0|S1|synth|channelData[3].sample [0] $end
$var wire 1 Gn Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [3] $end
$var wire 1 Hn Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [2] $end
$var wire 1 In Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [1] $end
$var wire 1 Jn Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [0] $end
$var wire 1 Kn Sintetizador0|S1|synth|channelData[2].sample [15] $end
$var wire 1 Ln Sintetizador0|S1|synth|channelData[2].sample [14] $end
$var wire 1 Mn Sintetizador0|S1|synth|channelData[2].sample [13] $end
$var wire 1 Nn Sintetizador0|S1|synth|channelData[2].sample [12] $end
$var wire 1 On Sintetizador0|S1|synth|channelData[2].sample [11] $end
$var wire 1 Pn Sintetizador0|S1|synth|channelData[2].sample [10] $end
$var wire 1 Qn Sintetizador0|S1|synth|channelData[2].sample [9] $end
$var wire 1 Rn Sintetizador0|S1|synth|channelData[2].sample [8] $end
$var wire 1 Sn Sintetizador0|S1|synth|channelData[2].sample [7] $end
$var wire 1 Tn Sintetizador0|S1|synth|channelData[2].sample [6] $end
$var wire 1 Un Sintetizador0|S1|synth|channelData[2].sample [5] $end
$var wire 1 Vn Sintetizador0|S1|synth|channelData[2].sample [4] $end
$var wire 1 Wn Sintetizador0|S1|synth|channelData[2].sample [3] $end
$var wire 1 Xn Sintetizador0|S1|synth|channelData[2].sample [2] $end
$var wire 1 Yn Sintetizador0|S1|synth|channelData[2].sample [1] $end
$var wire 1 Zn Sintetizador0|S1|synth|channelData[2].sample [0] $end
$var wire 1 [n Sintetizador0|S1|synth|channelData[1].sample [15] $end
$var wire 1 \n Sintetizador0|S1|synth|channelData[1].sample [14] $end
$var wire 1 ]n Sintetizador0|S1|synth|channelData[1].sample [13] $end
$var wire 1 ^n Sintetizador0|S1|synth|channelData[1].sample [12] $end
$var wire 1 _n Sintetizador0|S1|synth|channelData[1].sample [11] $end
$var wire 1 `n Sintetizador0|S1|synth|channelData[1].sample [10] $end
$var wire 1 an Sintetizador0|S1|synth|channelData[1].sample [9] $end
$var wire 1 bn Sintetizador0|S1|synth|channelData[1].sample [8] $end
$var wire 1 cn Sintetizador0|S1|synth|channelData[1].sample [7] $end
$var wire 1 dn Sintetizador0|S1|synth|channelData[1].sample [6] $end
$var wire 1 en Sintetizador0|S1|synth|channelData[1].sample [5] $end
$var wire 1 fn Sintetizador0|S1|synth|channelData[1].sample [4] $end
$var wire 1 gn Sintetizador0|S1|synth|channelData[1].sample [3] $end
$var wire 1 hn Sintetizador0|S1|synth|channelData[1].sample [2] $end
$var wire 1 in Sintetizador0|S1|synth|channelData[1].sample [1] $end
$var wire 1 jn Sintetizador0|S1|synth|channelData[1].sample [0] $end
$var wire 1 kn Sintetizador0|S1|synth|channelData[7].filter.z1 [31] $end
$var wire 1 ln Sintetizador0|S1|synth|channelData[7].filter.z1 [30] $end
$var wire 1 mn Sintetizador0|S1|synth|channelData[7].filter.z1 [29] $end
$var wire 1 nn Sintetizador0|S1|synth|channelData[7].filter.z1 [28] $end
$var wire 1 on Sintetizador0|S1|synth|channelData[7].filter.z1 [27] $end
$var wire 1 pn Sintetizador0|S1|synth|channelData[7].filter.z1 [26] $end
$var wire 1 qn Sintetizador0|S1|synth|channelData[7].filter.z1 [25] $end
$var wire 1 rn Sintetizador0|S1|synth|channelData[7].filter.z1 [24] $end
$var wire 1 sn Sintetizador0|S1|synth|channelData[7].filter.z1 [23] $end
$var wire 1 tn Sintetizador0|S1|synth|channelData[7].filter.z1 [22] $end
$var wire 1 un Sintetizador0|S1|synth|channelData[7].filter.z1 [21] $end
$var wire 1 vn Sintetizador0|S1|synth|channelData[7].filter.z1 [20] $end
$var wire 1 wn Sintetizador0|S1|synth|channelData[7].filter.z1 [19] $end
$var wire 1 xn Sintetizador0|S1|synth|channelData[7].filter.z1 [18] $end
$var wire 1 yn Sintetizador0|S1|synth|channelData[7].filter.z1 [17] $end
$var wire 1 zn Sintetizador0|S1|synth|channelData[7].filter.z1 [16] $end
$var wire 1 {n Sintetizador0|S1|synth|channelData[7].filter.z1 [15] $end
$var wire 1 |n Sintetizador0|S1|synth|channelData[7].filter.z1 [14] $end
$var wire 1 }n Sintetizador0|S1|synth|channelData[7].filter.z1 [13] $end
$var wire 1 ~n Sintetizador0|S1|synth|channelData[7].filter.z1 [12] $end
$var wire 1 !o Sintetizador0|S1|synth|channelData[7].filter.z1 [11] $end
$var wire 1 "o Sintetizador0|S1|synth|channelData[7].filter.z1 [10] $end
$var wire 1 #o Sintetizador0|S1|synth|channelData[7].filter.z1 [9] $end
$var wire 1 $o Sintetizador0|S1|synth|channelData[7].filter.z1 [8] $end
$var wire 1 %o Sintetizador0|S1|synth|channelData[7].filter.z1 [7] $end
$var wire 1 &o Sintetizador0|S1|synth|channelData[7].filter.z1 [6] $end
$var wire 1 'o Sintetizador0|S1|synth|channelData[7].filter.z1 [5] $end
$var wire 1 (o Sintetizador0|S1|synth|channelData[7].filter.z1 [4] $end
$var wire 1 )o Sintetizador0|S1|synth|channelData[7].filter.z1 [3] $end
$var wire 1 *o Sintetizador0|S1|synth|channelData[7].filter.z1 [2] $end
$var wire 1 +o Sintetizador0|S1|synth|channelData[7].filter.z1 [1] $end
$var wire 1 ,o Sintetizador0|S1|synth|channelData[7].filter.z1 [0] $end
$var wire 1 -o Sintetizador0|S1|synth|channelData[7].envelope.instant [9] $end
$var wire 1 .o Sintetizador0|S1|synth|channelData[7].envelope.instant [8] $end
$var wire 1 /o Sintetizador0|S1|synth|channelData[7].envelope.instant [7] $end
$var wire 1 0o Sintetizador0|S1|synth|channelData[7].envelope.instant [6] $end
$var wire 1 1o Sintetizador0|S1|synth|channelData[7].envelope.instant [5] $end
$var wire 1 2o Sintetizador0|S1|synth|channelData[7].envelope.instant [4] $end
$var wire 1 3o Sintetizador0|S1|synth|channelData[7].envelope.instant [3] $end
$var wire 1 4o Sintetizador0|S1|synth|channelData[7].envelope.instant [2] $end
$var wire 1 5o Sintetizador0|S1|synth|channelData[7].envelope.instant [1] $end
$var wire 1 6o Sintetizador0|S1|synth|channelData[7].envelope.instant [0] $end
$var wire 1 7o Sintetizador0|S1|synth|channelData[6].filter.z1 [31] $end
$var wire 1 8o Sintetizador0|S1|synth|channelData[6].filter.z1 [30] $end
$var wire 1 9o Sintetizador0|S1|synth|channelData[6].filter.z1 [29] $end
$var wire 1 :o Sintetizador0|S1|synth|channelData[6].filter.z1 [28] $end
$var wire 1 ;o Sintetizador0|S1|synth|channelData[6].filter.z1 [27] $end
$var wire 1 <o Sintetizador0|S1|synth|channelData[6].filter.z1 [26] $end
$var wire 1 =o Sintetizador0|S1|synth|channelData[6].filter.z1 [25] $end
$var wire 1 >o Sintetizador0|S1|synth|channelData[6].filter.z1 [24] $end
$var wire 1 ?o Sintetizador0|S1|synth|channelData[6].filter.z1 [23] $end
$var wire 1 @o Sintetizador0|S1|synth|channelData[6].filter.z1 [22] $end
$var wire 1 Ao Sintetizador0|S1|synth|channelData[6].filter.z1 [21] $end
$var wire 1 Bo Sintetizador0|S1|synth|channelData[6].filter.z1 [20] $end
$var wire 1 Co Sintetizador0|S1|synth|channelData[6].filter.z1 [19] $end
$var wire 1 Do Sintetizador0|S1|synth|channelData[6].filter.z1 [18] $end
$var wire 1 Eo Sintetizador0|S1|synth|channelData[6].filter.z1 [17] $end
$var wire 1 Fo Sintetizador0|S1|synth|channelData[6].filter.z1 [16] $end
$var wire 1 Go Sintetizador0|S1|synth|channelData[6].filter.z1 [15] $end
$var wire 1 Ho Sintetizador0|S1|synth|channelData[6].filter.z1 [14] $end
$var wire 1 Io Sintetizador0|S1|synth|channelData[6].filter.z1 [13] $end
$var wire 1 Jo Sintetizador0|S1|synth|channelData[6].filter.z1 [12] $end
$var wire 1 Ko Sintetizador0|S1|synth|channelData[6].filter.z1 [11] $end
$var wire 1 Lo Sintetizador0|S1|synth|channelData[6].filter.z1 [10] $end
$var wire 1 Mo Sintetizador0|S1|synth|channelData[6].filter.z1 [9] $end
$var wire 1 No Sintetizador0|S1|synth|channelData[6].filter.z1 [8] $end
$var wire 1 Oo Sintetizador0|S1|synth|channelData[6].filter.z1 [7] $end
$var wire 1 Po Sintetizador0|S1|synth|channelData[6].filter.z1 [6] $end
$var wire 1 Qo Sintetizador0|S1|synth|channelData[6].filter.z1 [5] $end
$var wire 1 Ro Sintetizador0|S1|synth|channelData[6].filter.z1 [4] $end
$var wire 1 So Sintetizador0|S1|synth|channelData[6].filter.z1 [3] $end
$var wire 1 To Sintetizador0|S1|synth|channelData[6].filter.z1 [2] $end
$var wire 1 Uo Sintetizador0|S1|synth|channelData[6].filter.z1 [1] $end
$var wire 1 Vo Sintetizador0|S1|synth|channelData[6].filter.z1 [0] $end
$var wire 1 Wo Sintetizador0|S1|synth|channelData[7].envelope.start [7] $end
$var wire 1 Xo Sintetizador0|S1|synth|channelData[7].envelope.start [6] $end
$var wire 1 Yo Sintetizador0|S1|synth|channelData[7].envelope.start [5] $end
$var wire 1 Zo Sintetizador0|S1|synth|channelData[7].envelope.start [4] $end
$var wire 1 [o Sintetizador0|S1|synth|channelData[7].envelope.start [3] $end
$var wire 1 \o Sintetizador0|S1|synth|channelData[7].envelope.start [2] $end
$var wire 1 ]o Sintetizador0|S1|synth|channelData[7].envelope.start [1] $end
$var wire 1 ^o Sintetizador0|S1|synth|channelData[7].envelope.start [0] $end
$var wire 1 _o Sintetizador0|S1|synth|channelData[4].filter.z1 [31] $end
$var wire 1 `o Sintetizador0|S1|synth|channelData[4].filter.z1 [30] $end
$var wire 1 ao Sintetizador0|S1|synth|channelData[4].filter.z1 [29] $end
$var wire 1 bo Sintetizador0|S1|synth|channelData[4].filter.z1 [28] $end
$var wire 1 co Sintetizador0|S1|synth|channelData[4].filter.z1 [27] $end
$var wire 1 do Sintetizador0|S1|synth|channelData[4].filter.z1 [26] $end
$var wire 1 eo Sintetizador0|S1|synth|channelData[4].filter.z1 [25] $end
$var wire 1 fo Sintetizador0|S1|synth|channelData[4].filter.z1 [24] $end
$var wire 1 go Sintetizador0|S1|synth|channelData[4].filter.z1 [23] $end
$var wire 1 ho Sintetizador0|S1|synth|channelData[4].filter.z1 [22] $end
$var wire 1 io Sintetizador0|S1|synth|channelData[4].filter.z1 [21] $end
$var wire 1 jo Sintetizador0|S1|synth|channelData[4].filter.z1 [20] $end
$var wire 1 ko Sintetizador0|S1|synth|channelData[4].filter.z1 [19] $end
$var wire 1 lo Sintetizador0|S1|synth|channelData[4].filter.z1 [18] $end
$var wire 1 mo Sintetizador0|S1|synth|channelData[4].filter.z1 [17] $end
$var wire 1 no Sintetizador0|S1|synth|channelData[4].filter.z1 [16] $end
$var wire 1 oo Sintetizador0|S1|synth|channelData[4].filter.z1 [15] $end
$var wire 1 po Sintetizador0|S1|synth|channelData[4].filter.z1 [14] $end
$var wire 1 qo Sintetizador0|S1|synth|channelData[4].filter.z1 [13] $end
$var wire 1 ro Sintetizador0|S1|synth|channelData[4].filter.z1 [12] $end
$var wire 1 so Sintetizador0|S1|synth|channelData[4].filter.z1 [11] $end
$var wire 1 to Sintetizador0|S1|synth|channelData[4].filter.z1 [10] $end
$var wire 1 uo Sintetizador0|S1|synth|channelData[4].filter.z1 [9] $end
$var wire 1 vo Sintetizador0|S1|synth|channelData[4].filter.z1 [8] $end
$var wire 1 wo Sintetizador0|S1|synth|channelData[4].filter.z1 [7] $end
$var wire 1 xo Sintetizador0|S1|synth|channelData[4].filter.z1 [6] $end
$var wire 1 yo Sintetizador0|S1|synth|channelData[4].filter.z1 [5] $end
$var wire 1 zo Sintetizador0|S1|synth|channelData[4].filter.z1 [4] $end
$var wire 1 {o Sintetizador0|S1|synth|channelData[4].filter.z1 [3] $end
$var wire 1 |o Sintetizador0|S1|synth|channelData[4].filter.z1 [2] $end
$var wire 1 }o Sintetizador0|S1|synth|channelData[4].filter.z1 [1] $end
$var wire 1 ~o Sintetizador0|S1|synth|channelData[4].filter.z1 [0] $end
$var wire 1 !p Sintetizador0|S1|synth|channelData[3].filter.z1 [31] $end
$var wire 1 "p Sintetizador0|S1|synth|channelData[3].filter.z1 [30] $end
$var wire 1 #p Sintetizador0|S1|synth|channelData[3].filter.z1 [29] $end
$var wire 1 $p Sintetizador0|S1|synth|channelData[3].filter.z1 [28] $end
$var wire 1 %p Sintetizador0|S1|synth|channelData[3].filter.z1 [27] $end
$var wire 1 &p Sintetizador0|S1|synth|channelData[3].filter.z1 [26] $end
$var wire 1 'p Sintetizador0|S1|synth|channelData[3].filter.z1 [25] $end
$var wire 1 (p Sintetizador0|S1|synth|channelData[3].filter.z1 [24] $end
$var wire 1 )p Sintetizador0|S1|synth|channelData[3].filter.z1 [23] $end
$var wire 1 *p Sintetizador0|S1|synth|channelData[3].filter.z1 [22] $end
$var wire 1 +p Sintetizador0|S1|synth|channelData[3].filter.z1 [21] $end
$var wire 1 ,p Sintetizador0|S1|synth|channelData[3].filter.z1 [20] $end
$var wire 1 -p Sintetizador0|S1|synth|channelData[3].filter.z1 [19] $end
$var wire 1 .p Sintetizador0|S1|synth|channelData[3].filter.z1 [18] $end
$var wire 1 /p Sintetizador0|S1|synth|channelData[3].filter.z1 [17] $end
$var wire 1 0p Sintetizador0|S1|synth|channelData[3].filter.z1 [16] $end
$var wire 1 1p Sintetizador0|S1|synth|channelData[3].filter.z1 [15] $end
$var wire 1 2p Sintetizador0|S1|synth|channelData[3].filter.z1 [14] $end
$var wire 1 3p Sintetizador0|S1|synth|channelData[3].filter.z1 [13] $end
$var wire 1 4p Sintetizador0|S1|synth|channelData[3].filter.z1 [12] $end
$var wire 1 5p Sintetizador0|S1|synth|channelData[3].filter.z1 [11] $end
$var wire 1 6p Sintetizador0|S1|synth|channelData[3].filter.z1 [10] $end
$var wire 1 7p Sintetizador0|S1|synth|channelData[3].filter.z1 [9] $end
$var wire 1 8p Sintetizador0|S1|synth|channelData[3].filter.z1 [8] $end
$var wire 1 9p Sintetizador0|S1|synth|channelData[3].filter.z1 [7] $end
$var wire 1 :p Sintetizador0|S1|synth|channelData[3].filter.z1 [6] $end
$var wire 1 ;p Sintetizador0|S1|synth|channelData[3].filter.z1 [5] $end
$var wire 1 <p Sintetizador0|S1|synth|channelData[3].filter.z1 [4] $end
$var wire 1 =p Sintetizador0|S1|synth|channelData[3].filter.z1 [3] $end
$var wire 1 >p Sintetizador0|S1|synth|channelData[3].filter.z1 [2] $end
$var wire 1 ?p Sintetizador0|S1|synth|channelData[3].filter.z1 [1] $end
$var wire 1 @p Sintetizador0|S1|synth|channelData[3].filter.z1 [0] $end
$var wire 1 Ap Sintetizador0|S1|synth|channelData[3].envelope.instant [9] $end
$var wire 1 Bp Sintetizador0|S1|synth|channelData[3].envelope.instant [8] $end
$var wire 1 Cp Sintetizador0|S1|synth|channelData[3].envelope.instant [7] $end
$var wire 1 Dp Sintetizador0|S1|synth|channelData[3].envelope.instant [6] $end
$var wire 1 Ep Sintetizador0|S1|synth|channelData[3].envelope.instant [5] $end
$var wire 1 Fp Sintetizador0|S1|synth|channelData[3].envelope.instant [4] $end
$var wire 1 Gp Sintetizador0|S1|synth|channelData[3].envelope.instant [3] $end
$var wire 1 Hp Sintetizador0|S1|synth|channelData[3].envelope.instant [2] $end
$var wire 1 Ip Sintetizador0|S1|synth|channelData[3].envelope.instant [1] $end
$var wire 1 Jp Sintetizador0|S1|synth|channelData[3].envelope.instant [0] $end
$var wire 1 Kp Sintetizador0|S1|synth|channelData[4].envelope.start [7] $end
$var wire 1 Lp Sintetizador0|S1|synth|channelData[4].envelope.start [6] $end
$var wire 1 Mp Sintetizador0|S1|synth|channelData[4].envelope.start [5] $end
$var wire 1 Np Sintetizador0|S1|synth|channelData[4].envelope.start [4] $end
$var wire 1 Op Sintetizador0|S1|synth|channelData[4].envelope.start [3] $end
$var wire 1 Pp Sintetizador0|S1|synth|channelData[4].envelope.start [2] $end
$var wire 1 Qp Sintetizador0|S1|synth|channelData[4].envelope.start [1] $end
$var wire 1 Rp Sintetizador0|S1|synth|channelData[4].envelope.start [0] $end
$var wire 1 Sp Sintetizador0|S1|synth|channelData[2].filter.z1 [31] $end
$var wire 1 Tp Sintetizador0|S1|synth|channelData[2].filter.z1 [30] $end
$var wire 1 Up Sintetizador0|S1|synth|channelData[2].filter.z1 [29] $end
$var wire 1 Vp Sintetizador0|S1|synth|channelData[2].filter.z1 [28] $end
$var wire 1 Wp Sintetizador0|S1|synth|channelData[2].filter.z1 [27] $end
$var wire 1 Xp Sintetizador0|S1|synth|channelData[2].filter.z1 [26] $end
$var wire 1 Yp Sintetizador0|S1|synth|channelData[2].filter.z1 [25] $end
$var wire 1 Zp Sintetizador0|S1|synth|channelData[2].filter.z1 [24] $end
$var wire 1 [p Sintetizador0|S1|synth|channelData[2].filter.z1 [23] $end
$var wire 1 \p Sintetizador0|S1|synth|channelData[2].filter.z1 [22] $end
$var wire 1 ]p Sintetizador0|S1|synth|channelData[2].filter.z1 [21] $end
$var wire 1 ^p Sintetizador0|S1|synth|channelData[2].filter.z1 [20] $end
$var wire 1 _p Sintetizador0|S1|synth|channelData[2].filter.z1 [19] $end
$var wire 1 `p Sintetizador0|S1|synth|channelData[2].filter.z1 [18] $end
$var wire 1 ap Sintetizador0|S1|synth|channelData[2].filter.z1 [17] $end
$var wire 1 bp Sintetizador0|S1|synth|channelData[2].filter.z1 [16] $end
$var wire 1 cp Sintetizador0|S1|synth|channelData[2].filter.z1 [15] $end
$var wire 1 dp Sintetizador0|S1|synth|channelData[2].filter.z1 [14] $end
$var wire 1 ep Sintetizador0|S1|synth|channelData[2].filter.z1 [13] $end
$var wire 1 fp Sintetizador0|S1|synth|channelData[2].filter.z1 [12] $end
$var wire 1 gp Sintetizador0|S1|synth|channelData[2].filter.z1 [11] $end
$var wire 1 hp Sintetizador0|S1|synth|channelData[2].filter.z1 [10] $end
$var wire 1 ip Sintetizador0|S1|synth|channelData[2].filter.z1 [9] $end
$var wire 1 jp Sintetizador0|S1|synth|channelData[2].filter.z1 [8] $end
$var wire 1 kp Sintetizador0|S1|synth|channelData[2].filter.z1 [7] $end
$var wire 1 lp Sintetizador0|S1|synth|channelData[2].filter.z1 [6] $end
$var wire 1 mp Sintetizador0|S1|synth|channelData[2].filter.z1 [5] $end
$var wire 1 np Sintetizador0|S1|synth|channelData[2].filter.z1 [4] $end
$var wire 1 op Sintetizador0|S1|synth|channelData[2].filter.z1 [3] $end
$var wire 1 pp Sintetizador0|S1|synth|channelData[2].filter.z1 [2] $end
$var wire 1 qp Sintetizador0|S1|synth|channelData[2].filter.z1 [1] $end
$var wire 1 rp Sintetizador0|S1|synth|channelData[2].filter.z1 [0] $end
$var wire 1 sp Sintetizador0|S1|synth|channelData[2].envelope.instant [9] $end
$var wire 1 tp Sintetizador0|S1|synth|channelData[2].envelope.instant [8] $end
$var wire 1 up Sintetizador0|S1|synth|channelData[2].envelope.instant [7] $end
$var wire 1 vp Sintetizador0|S1|synth|channelData[2].envelope.instant [6] $end
$var wire 1 wp Sintetizador0|S1|synth|channelData[2].envelope.instant [5] $end
$var wire 1 xp Sintetizador0|S1|synth|channelData[2].envelope.instant [4] $end
$var wire 1 yp Sintetizador0|S1|synth|channelData[2].envelope.instant [3] $end
$var wire 1 zp Sintetizador0|S1|synth|channelData[2].envelope.instant [2] $end
$var wire 1 {p Sintetizador0|S1|synth|channelData[2].envelope.instant [1] $end
$var wire 1 |p Sintetizador0|S1|synth|channelData[2].envelope.instant [0] $end
$var wire 1 }p Sintetizador0|S1|synth|channelData[3].envelope.start [7] $end
$var wire 1 ~p Sintetizador0|S1|synth|channelData[3].envelope.start [6] $end
$var wire 1 !q Sintetizador0|S1|synth|channelData[3].envelope.start [5] $end
$var wire 1 "q Sintetizador0|S1|synth|channelData[3].envelope.start [4] $end
$var wire 1 #q Sintetizador0|S1|synth|channelData[3].envelope.start [3] $end
$var wire 1 $q Sintetizador0|S1|synth|channelData[3].envelope.start [2] $end
$var wire 1 %q Sintetizador0|S1|synth|channelData[3].envelope.start [1] $end
$var wire 1 &q Sintetizador0|S1|synth|channelData[3].envelope.start [0] $end
$var wire 1 'q Sintetizador0|S1|synth|channelData[2].envelope.start [7] $end
$var wire 1 (q Sintetizador0|S1|synth|channelData[2].envelope.start [6] $end
$var wire 1 )q Sintetizador0|S1|synth|channelData[2].envelope.start [5] $end
$var wire 1 *q Sintetizador0|S1|synth|channelData[2].envelope.start [4] $end
$var wire 1 +q Sintetizador0|S1|synth|channelData[2].envelope.start [3] $end
$var wire 1 ,q Sintetizador0|S1|synth|channelData[2].envelope.start [2] $end
$var wire 1 -q Sintetizador0|S1|synth|channelData[2].envelope.start [1] $end
$var wire 1 .q Sintetizador0|S1|synth|channelData[2].envelope.start [0] $end
$var wire 1 /q Sintetizador0|S1|synth|channelData[1].envelope.start [7] $end
$var wire 1 0q Sintetizador0|S1|synth|channelData[1].envelope.start [6] $end
$var wire 1 1q Sintetizador0|S1|synth|channelData[1].envelope.start [5] $end
$var wire 1 2q Sintetizador0|S1|synth|channelData[1].envelope.start [4] $end
$var wire 1 3q Sintetizador0|S1|synth|channelData[1].envelope.start [3] $end
$var wire 1 4q Sintetizador0|S1|synth|channelData[1].envelope.start [2] $end
$var wire 1 5q Sintetizador0|S1|synth|channelData[1].envelope.start [1] $end
$var wire 1 6q Sintetizador0|S1|synth|channelData[1].envelope.start [0] $end
$var wire 1 7q Sintetizador0|S1|synth|channelData[7].filter.z2 [31] $end
$var wire 1 8q Sintetizador0|S1|synth|channelData[7].filter.z2 [30] $end
$var wire 1 9q Sintetizador0|S1|synth|channelData[7].filter.z2 [29] $end
$var wire 1 :q Sintetizador0|S1|synth|channelData[7].filter.z2 [28] $end
$var wire 1 ;q Sintetizador0|S1|synth|channelData[7].filter.z2 [27] $end
$var wire 1 <q Sintetizador0|S1|synth|channelData[7].filter.z2 [26] $end
$var wire 1 =q Sintetizador0|S1|synth|channelData[7].filter.z2 [25] $end
$var wire 1 >q Sintetizador0|S1|synth|channelData[7].filter.z2 [24] $end
$var wire 1 ?q Sintetizador0|S1|synth|channelData[7].filter.z2 [23] $end
$var wire 1 @q Sintetizador0|S1|synth|channelData[7].filter.z2 [22] $end
$var wire 1 Aq Sintetizador0|S1|synth|channelData[7].filter.z2 [21] $end
$var wire 1 Bq Sintetizador0|S1|synth|channelData[7].filter.z2 [20] $end
$var wire 1 Cq Sintetizador0|S1|synth|channelData[7].filter.z2 [19] $end
$var wire 1 Dq Sintetizador0|S1|synth|channelData[7].filter.z2 [18] $end
$var wire 1 Eq Sintetizador0|S1|synth|channelData[7].filter.z2 [17] $end
$var wire 1 Fq Sintetizador0|S1|synth|channelData[7].filter.z2 [16] $end
$var wire 1 Gq Sintetizador0|S1|synth|channelData[7].filter.z2 [15] $end
$var wire 1 Hq Sintetizador0|S1|synth|channelData[7].filter.z2 [14] $end
$var wire 1 Iq Sintetizador0|S1|synth|channelData[7].filter.z2 [13] $end
$var wire 1 Jq Sintetizador0|S1|synth|channelData[7].filter.z2 [12] $end
$var wire 1 Kq Sintetizador0|S1|synth|channelData[7].filter.z2 [11] $end
$var wire 1 Lq Sintetizador0|S1|synth|channelData[7].filter.z2 [10] $end
$var wire 1 Mq Sintetizador0|S1|synth|channelData[7].filter.z2 [9] $end
$var wire 1 Nq Sintetizador0|S1|synth|channelData[7].filter.z2 [8] $end
$var wire 1 Oq Sintetizador0|S1|synth|channelData[7].filter.z2 [7] $end
$var wire 1 Pq Sintetizador0|S1|synth|channelData[7].filter.z2 [6] $end
$var wire 1 Qq Sintetizador0|S1|synth|channelData[7].filter.z2 [5] $end
$var wire 1 Rq Sintetizador0|S1|synth|channelData[7].filter.z2 [4] $end
$var wire 1 Sq Sintetizador0|S1|synth|channelData[7].filter.z2 [3] $end
$var wire 1 Tq Sintetizador0|S1|synth|channelData[7].filter.z2 [2] $end
$var wire 1 Uq Sintetizador0|S1|synth|channelData[7].filter.z2 [1] $end
$var wire 1 Vq Sintetizador0|S1|synth|channelData[7].filter.z2 [0] $end
$var wire 1 Wq Sintetizador0|S1|synth|channelData[2].filter.z2 [31] $end
$var wire 1 Xq Sintetizador0|S1|synth|channelData[2].filter.z2 [30] $end
$var wire 1 Yq Sintetizador0|S1|synth|channelData[2].filter.z2 [29] $end
$var wire 1 Zq Sintetizador0|S1|synth|channelData[2].filter.z2 [28] $end
$var wire 1 [q Sintetizador0|S1|synth|channelData[2].filter.z2 [27] $end
$var wire 1 \q Sintetizador0|S1|synth|channelData[2].filter.z2 [26] $end
$var wire 1 ]q Sintetizador0|S1|synth|channelData[2].filter.z2 [25] $end
$var wire 1 ^q Sintetizador0|S1|synth|channelData[2].filter.z2 [24] $end
$var wire 1 _q Sintetizador0|S1|synth|channelData[2].filter.z2 [23] $end
$var wire 1 `q Sintetizador0|S1|synth|channelData[2].filter.z2 [22] $end
$var wire 1 aq Sintetizador0|S1|synth|channelData[2].filter.z2 [21] $end
$var wire 1 bq Sintetizador0|S1|synth|channelData[2].filter.z2 [20] $end
$var wire 1 cq Sintetizador0|S1|synth|channelData[2].filter.z2 [19] $end
$var wire 1 dq Sintetizador0|S1|synth|channelData[2].filter.z2 [18] $end
$var wire 1 eq Sintetizador0|S1|synth|channelData[2].filter.z2 [17] $end
$var wire 1 fq Sintetizador0|S1|synth|channelData[2].filter.z2 [16] $end
$var wire 1 gq Sintetizador0|S1|synth|channelData[2].filter.z2 [15] $end
$var wire 1 hq Sintetizador0|S1|synth|channelData[2].filter.z2 [14] $end
$var wire 1 iq Sintetizador0|S1|synth|channelData[2].filter.z2 [13] $end
$var wire 1 jq Sintetizador0|S1|synth|channelData[2].filter.z2 [12] $end
$var wire 1 kq Sintetizador0|S1|synth|channelData[2].filter.z2 [11] $end
$var wire 1 lq Sintetizador0|S1|synth|channelData[2].filter.z2 [10] $end
$var wire 1 mq Sintetizador0|S1|synth|channelData[2].filter.z2 [9] $end
$var wire 1 nq Sintetizador0|S1|synth|channelData[2].filter.z2 [8] $end
$var wire 1 oq Sintetizador0|S1|synth|channelData[2].filter.z2 [7] $end
$var wire 1 pq Sintetizador0|S1|synth|channelData[2].filter.z2 [6] $end
$var wire 1 qq Sintetizador0|S1|synth|channelData[2].filter.z2 [5] $end
$var wire 1 rq Sintetizador0|S1|synth|channelData[2].filter.z2 [4] $end
$var wire 1 sq Sintetizador0|S1|synth|channelData[2].filter.z2 [3] $end
$var wire 1 tq Sintetizador0|S1|synth|channelData[2].filter.z2 [2] $end
$var wire 1 uq Sintetizador0|S1|synth|channelData[2].filter.z2 [1] $end
$var wire 1 vq Sintetizador0|S1|synth|channelData[2].filter.z2 [0] $end
$var wire 1 wq Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [9] $end
$var wire 1 xq Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [8] $end
$var wire 1 yq Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [7] $end
$var wire 1 zq Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [6] $end
$var wire 1 {q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [5] $end
$var wire 1 |q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [4] $end
$var wire 1 }q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [3] $end
$var wire 1 ~q Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [2] $end
$var wire 1 !r Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [1] $end
$var wire 1 "r Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [0] $end
$var wire 1 #r Sintetizador0|S1|synth|channelData[1].filter.z2 [31] $end
$var wire 1 $r Sintetizador0|S1|synth|channelData[1].filter.z2 [30] $end
$var wire 1 %r Sintetizador0|S1|synth|channelData[1].filter.z2 [29] $end
$var wire 1 &r Sintetizador0|S1|synth|channelData[1].filter.z2 [28] $end
$var wire 1 'r Sintetizador0|S1|synth|channelData[1].filter.z2 [27] $end
$var wire 1 (r Sintetizador0|S1|synth|channelData[1].filter.z2 [26] $end
$var wire 1 )r Sintetizador0|S1|synth|channelData[1].filter.z2 [25] $end
$var wire 1 *r Sintetizador0|S1|synth|channelData[1].filter.z2 [24] $end
$var wire 1 +r Sintetizador0|S1|synth|channelData[1].filter.z2 [23] $end
$var wire 1 ,r Sintetizador0|S1|synth|channelData[1].filter.z2 [22] $end
$var wire 1 -r Sintetizador0|S1|synth|channelData[1].filter.z2 [21] $end
$var wire 1 .r Sintetizador0|S1|synth|channelData[1].filter.z2 [20] $end
$var wire 1 /r Sintetizador0|S1|synth|channelData[1].filter.z2 [19] $end
$var wire 1 0r Sintetizador0|S1|synth|channelData[1].filter.z2 [18] $end
$var wire 1 1r Sintetizador0|S1|synth|channelData[1].filter.z2 [17] $end
$var wire 1 2r Sintetizador0|S1|synth|channelData[1].filter.z2 [16] $end
$var wire 1 3r Sintetizador0|S1|synth|channelData[1].filter.z2 [15] $end
$var wire 1 4r Sintetizador0|S1|synth|channelData[1].filter.z2 [14] $end
$var wire 1 5r Sintetizador0|S1|synth|channelData[1].filter.z2 [13] $end
$var wire 1 6r Sintetizador0|S1|synth|channelData[1].filter.z2 [12] $end
$var wire 1 7r Sintetizador0|S1|synth|channelData[1].filter.z2 [11] $end
$var wire 1 8r Sintetizador0|S1|synth|channelData[1].filter.z2 [10] $end
$var wire 1 9r Sintetizador0|S1|synth|channelData[1].filter.z2 [9] $end
$var wire 1 :r Sintetizador0|S1|synth|channelData[1].filter.z2 [8] $end
$var wire 1 ;r Sintetizador0|S1|synth|channelData[1].filter.z2 [7] $end
$var wire 1 <r Sintetizador0|S1|synth|channelData[1].filter.z2 [6] $end
$var wire 1 =r Sintetizador0|S1|synth|channelData[1].filter.z2 [5] $end
$var wire 1 >r Sintetizador0|S1|synth|channelData[1].filter.z2 [4] $end
$var wire 1 ?r Sintetizador0|S1|synth|channelData[1].filter.z2 [3] $end
$var wire 1 @r Sintetizador0|S1|synth|channelData[1].filter.z2 [2] $end
$var wire 1 Ar Sintetizador0|S1|synth|channelData[1].filter.z2 [1] $end
$var wire 1 Br Sintetizador0|S1|synth|channelData[1].filter.z2 [0] $end
$var wire 1 Cr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [30] $end
$var wire 1 Dr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [29] $end
$var wire 1 Er auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [28] $end
$var wire 1 Fr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [27] $end
$var wire 1 Gr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [26] $end
$var wire 1 Hr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [25] $end
$var wire 1 Ir auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [24] $end
$var wire 1 Jr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [23] $end
$var wire 1 Kr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [22] $end
$var wire 1 Lr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [21] $end
$var wire 1 Mr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [20] $end
$var wire 1 Nr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [19] $end
$var wire 1 Or auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [18] $end
$var wire 1 Pr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [17] $end
$var wire 1 Qr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [16] $end
$var wire 1 Rr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [15] $end
$var wire 1 Sr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [14] $end
$var wire 1 Tr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [13] $end
$var wire 1 Ur auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [12] $end
$var wire 1 Vr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [11] $end
$var wire 1 Wr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [10] $end
$var wire 1 Xr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [9] $end
$var wire 1 Yr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [8] $end
$var wire 1 Zr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [7] $end
$var wire 1 [r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [6] $end
$var wire 1 \r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [5] $end
$var wire 1 ]r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [4] $end
$var wire 1 ^r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [3] $end
$var wire 1 _r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [2] $end
$var wire 1 `r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [1] $end
$var wire 1 ar auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [0] $end
$var wire 1 br Sintetizador0|S1|synth|noteController|pitch [6] $end
$var wire 1 cr Sintetizador0|S1|synth|noteController|pitch [5] $end
$var wire 1 dr Sintetizador0|S1|synth|noteController|pitch [4] $end
$var wire 1 er Sintetizador0|S1|synth|noteController|pitch [3] $end
$var wire 1 fr Sintetizador0|S1|synth|noteController|pitch [2] $end
$var wire 1 gr Sintetizador0|S1|synth|noteController|pitch [1] $end
$var wire 1 hr Sintetizador0|S1|synth|noteController|pitch [0] $end
$var wire 1 ir Sintetizador0|SSC1|oSynth [7] $end
$var wire 1 jr Sintetizador0|SSC1|oSynth [6] $end
$var wire 1 kr Sintetizador0|SSC1|oSynth [5] $end
$var wire 1 lr Sintetizador0|SSC1|oSynth [4] $end
$var wire 1 mr Sintetizador0|SSC1|oSynth [3] $end
$var wire 1 nr Sintetizador0|SSC1|oSynth [2] $end
$var wire 1 or Sintetizador0|SSC1|oSynth [1] $end
$var wire 1 pr Sintetizador0|SSC1|oSynth [0] $end
$var wire 1 qr Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [3] $end
$var wire 1 rr Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [2] $end
$var wire 1 sr Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [1] $end
$var wire 1 tr Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [0] $end
$var wire 1 ur auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [30] $end
$var wire 1 vr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [29] $end
$var wire 1 wr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [28] $end
$var wire 1 xr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [27] $end
$var wire 1 yr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [26] $end
$var wire 1 zr auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [25] $end
$var wire 1 {r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [24] $end
$var wire 1 |r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [23] $end
$var wire 1 }r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [22] $end
$var wire 1 ~r auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [21] $end
$var wire 1 !s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [20] $end
$var wire 1 "s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [19] $end
$var wire 1 #s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [18] $end
$var wire 1 $s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [17] $end
$var wire 1 %s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [16] $end
$var wire 1 &s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [15] $end
$var wire 1 's auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [14] $end
$var wire 1 (s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [13] $end
$var wire 1 )s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [12] $end
$var wire 1 *s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [11] $end
$var wire 1 +s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [10] $end
$var wire 1 ,s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [9] $end
$var wire 1 -s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [8] $end
$var wire 1 .s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [7] $end
$var wire 1 /s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [6] $end
$var wire 1 0s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [5] $end
$var wire 1 1s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [4] $end
$var wire 1 2s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3] $end
$var wire 1 3s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [2] $end
$var wire 1 4s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [1] $end
$var wire 1 5s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [0] $end
$var wire 1 6s Sintetizador0|S1|synth|noteController|oNOTE.pitch [6] $end
$var wire 1 7s Sintetizador0|S1|synth|noteController|oNOTE.pitch [5] $end
$var wire 1 8s Sintetizador0|S1|synth|noteController|oNOTE.pitch [4] $end
$var wire 1 9s Sintetizador0|S1|synth|noteController|oNOTE.pitch [3] $end
$var wire 1 :s Sintetizador0|S1|synth|noteController|oNOTE.pitch [2] $end
$var wire 1 ;s Sintetizador0|S1|synth|noteController|oNOTE.pitch [1] $end
$var wire 1 <s Sintetizador0|S1|synth|noteController|oNOTE.pitch [0] $end
$var wire 1 =s Sintetizador0|SSC1|occupied [0] $end
$var wire 1 >s Sintetizador0|SSC1|occupied [1] $end
$var wire 1 ?s Sintetizador0|SSC1|occupied [2] $end
$var wire 1 @s Sintetizador0|SSC1|occupied [3] $end
$var wire 1 As Sintetizador0|SSC1|occupied [4] $end
$var wire 1 Bs Sintetizador0|SSC1|occupied [5] $end
$var wire 1 Cs Sintetizador0|SSC1|occupied [6] $end
$var wire 1 Ds Sintetizador0|SSC1|occupied [7] $end
$var wire 1 Es Sintetizador0|SSC1|iData [31] $end
$var wire 1 Fs Sintetizador0|SSC1|iData [30] $end
$var wire 1 Gs Sintetizador0|SSC1|iData [29] $end
$var wire 1 Hs Sintetizador0|SSC1|iData [28] $end
$var wire 1 Is Sintetizador0|SSC1|iData [27] $end
$var wire 1 Js Sintetizador0|SSC1|iData [26] $end
$var wire 1 Ks Sintetizador0|SSC1|iData [25] $end
$var wire 1 Ls Sintetizador0|SSC1|iData [24] $end
$var wire 1 Ms Sintetizador0|SSC1|iData [23] $end
$var wire 1 Ns Sintetizador0|SSC1|iData [22] $end
$var wire 1 Os Sintetizador0|SSC1|iData [21] $end
$var wire 1 Ps Sintetizador0|SSC1|iData [20] $end
$var wire 1 Qs Sintetizador0|SSC1|iData [19] $end
$var wire 1 Rs Sintetizador0|SSC1|iData [18] $end
$var wire 1 Ss Sintetizador0|SSC1|iData [17] $end
$var wire 1 Ts Sintetizador0|SSC1|iData [16] $end
$var wire 1 Us Sintetizador0|SSC1|iData [15] $end
$var wire 1 Vs Sintetizador0|SSC1|iData [14] $end
$var wire 1 Ws Sintetizador0|SSC1|iData [13] $end
$var wire 1 Xs Sintetizador0|SSC1|iData [12] $end
$var wire 1 Ys Sintetizador0|SSC1|iData [11] $end
$var wire 1 Zs Sintetizador0|SSC1|iData [10] $end
$var wire 1 [s Sintetizador0|SSC1|iData [9] $end
$var wire 1 \s Sintetizador0|SSC1|iData [8] $end
$var wire 1 ]s Sintetizador0|SSC1|iData [7] $end
$var wire 1 ^s Sintetizador0|SSC1|iData [6] $end
$var wire 1 _s Sintetizador0|SSC1|iData [5] $end
$var wire 1 `s Sintetizador0|SSC1|iData [4] $end
$var wire 1 as Sintetizador0|SSC1|iData [3] $end
$var wire 1 bs Sintetizador0|SSC1|iData [2] $end
$var wire 1 cs Sintetizador0|SSC1|iData [1] $end
$var wire 1 ds Sintetizador0|SSC1|iData [0] $end
$var wire 1 es auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15] $end
$var wire 1 fs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14] $end
$var wire 1 gs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13] $end
$var wire 1 hs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12] $end
$var wire 1 is auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11] $end
$var wire 1 js auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10] $end
$var wire 1 ks auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9] $end
$var wire 1 ls auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] $end
$var wire 1 ms auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] $end
$var wire 1 ns auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] $end
$var wire 1 os auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] $end
$var wire 1 ps auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] $end
$var wire 1 qs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] $end
$var wire 1 rs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2] $end
$var wire 1 ss auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] $end
$var wire 1 ts auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0] $end
$var wire 1 us auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2] $end
$var wire 1 vs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1] $end
$var wire 1 ws auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0] $end
$var wire 1 xs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [30] $end
$var wire 1 ys auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [29] $end
$var wire 1 zs auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [28] $end
$var wire 1 {s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [27] $end
$var wire 1 |s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [26] $end
$var wire 1 }s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [25] $end
$var wire 1 ~s auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [24] $end
$var wire 1 !t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [23] $end
$var wire 1 "t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [22] $end
$var wire 1 #t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [21] $end
$var wire 1 $t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [20] $end
$var wire 1 %t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [19] $end
$var wire 1 &t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [18] $end
$var wire 1 't auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [17] $end
$var wire 1 (t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [16] $end
$var wire 1 )t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [15] $end
$var wire 1 *t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [14] $end
$var wire 1 +t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [13] $end
$var wire 1 ,t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [12] $end
$var wire 1 -t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [11] $end
$var wire 1 .t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [10] $end
$var wire 1 /t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [9] $end
$var wire 1 0t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [8] $end
$var wire 1 1t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [7] $end
$var wire 1 2t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [6] $end
$var wire 1 3t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [5] $end
$var wire 1 4t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [4] $end
$var wire 1 5t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] $end
$var wire 1 6t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [2] $end
$var wire 1 7t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [1] $end
$var wire 1 8t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [0] $end
$var wire 1 9t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [30] $end
$var wire 1 :t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [29] $end
$var wire 1 ;t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [28] $end
$var wire 1 <t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [27] $end
$var wire 1 =t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [26] $end
$var wire 1 >t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [25] $end
$var wire 1 ?t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [24] $end
$var wire 1 @t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [23] $end
$var wire 1 At auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [22] $end
$var wire 1 Bt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [21] $end
$var wire 1 Ct auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [20] $end
$var wire 1 Dt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [19] $end
$var wire 1 Et auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [18] $end
$var wire 1 Ft auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [17] $end
$var wire 1 Gt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [16] $end
$var wire 1 Ht auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [15] $end
$var wire 1 It auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [14] $end
$var wire 1 Jt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [13] $end
$var wire 1 Kt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [12] $end
$var wire 1 Lt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [11] $end
$var wire 1 Mt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [10] $end
$var wire 1 Nt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [9] $end
$var wire 1 Ot auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [8] $end
$var wire 1 Pt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [7] $end
$var wire 1 Qt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [6] $end
$var wire 1 Rt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [5] $end
$var wire 1 St auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [4] $end
$var wire 1 Tt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] $end
$var wire 1 Ut auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [2] $end
$var wire 1 Vt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [1] $end
$var wire 1 Wt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [0] $end
$var wire 1 Xt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [30] $end
$var wire 1 Yt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [29] $end
$var wire 1 Zt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [28] $end
$var wire 1 [t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [27] $end
$var wire 1 \t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [26] $end
$var wire 1 ]t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [25] $end
$var wire 1 ^t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [24] $end
$var wire 1 _t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [23] $end
$var wire 1 `t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [22] $end
$var wire 1 at auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [21] $end
$var wire 1 bt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [20] $end
$var wire 1 ct auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [19] $end
$var wire 1 dt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [18] $end
$var wire 1 et auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [17] $end
$var wire 1 ft auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [16] $end
$var wire 1 gt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [15] $end
$var wire 1 ht auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [14] $end
$var wire 1 it auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [13] $end
$var wire 1 jt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [12] $end
$var wire 1 kt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [11] $end
$var wire 1 lt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [10] $end
$var wire 1 mt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [9] $end
$var wire 1 nt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [8] $end
$var wire 1 ot auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [7] $end
$var wire 1 pt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [6] $end
$var wire 1 qt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [5] $end
$var wire 1 rt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [4] $end
$var wire 1 st auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3] $end
$var wire 1 tt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [2] $end
$var wire 1 ut auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [1] $end
$var wire 1 vt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [0] $end
$var wire 1 wt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [30] $end
$var wire 1 xt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [29] $end
$var wire 1 yt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [28] $end
$var wire 1 zt auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [27] $end
$var wire 1 {t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [26] $end
$var wire 1 |t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [25] $end
$var wire 1 }t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [24] $end
$var wire 1 ~t auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [23] $end
$var wire 1 !u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [22] $end
$var wire 1 "u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [21] $end
$var wire 1 #u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [20] $end
$var wire 1 $u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [19] $end
$var wire 1 %u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [18] $end
$var wire 1 &u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [17] $end
$var wire 1 'u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [16] $end
$var wire 1 (u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [15] $end
$var wire 1 )u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [14] $end
$var wire 1 *u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [13] $end
$var wire 1 +u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [12] $end
$var wire 1 ,u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [11] $end
$var wire 1 -u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [10] $end
$var wire 1 .u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [9] $end
$var wire 1 /u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [8] $end
$var wire 1 0u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [7] $end
$var wire 1 1u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [6] $end
$var wire 1 2u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [5] $end
$var wire 1 3u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [4] $end
$var wire 1 4u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [3] $end
$var wire 1 5u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [2] $end
$var wire 1 6u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [1] $end
$var wire 1 7u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [0] $end
$var wire 1 8u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3] $end
$var wire 1 9u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2] $end
$var wire 1 :u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1] $end
$var wire 1 ;u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0] $end
$var wire 1 <u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10] $end
$var wire 1 =u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9] $end
$var wire 1 >u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8] $end
$var wire 1 ?u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7] $end
$var wire 1 @u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6] $end
$var wire 1 Au auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5] $end
$var wire 1 Bu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4] $end
$var wire 1 Cu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3] $end
$var wire 1 Du auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2] $end
$var wire 1 Eu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1] $end
$var wire 1 Fu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0] $end
$var wire 1 Gu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3] $end
$var wire 1 Hu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2] $end
$var wire 1 Iu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1] $end
$var wire 1 Ju auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0] $end
$var wire 1 Ku auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3] $end
$var wire 1 Lu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2] $end
$var wire 1 Mu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1] $end
$var wire 1 Nu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0] $end
$var wire 1 Ou auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [2] $end
$var wire 1 Pu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1] $end
$var wire 1 Qu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0] $end
$var wire 1 Ru auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2] $end
$var wire 1 Su auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1] $end
$var wire 1 Tu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0] $end
$var wire 1 Uu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5] $end
$var wire 1 Vu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4] $end
$var wire 1 Wu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3] $end
$var wire 1 Xu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2] $end
$var wire 1 Yu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1] $end
$var wire 1 Zu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0] $end
$var wire 1 [u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3] $end
$var wire 1 \u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2] $end
$var wire 1 ]u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1] $end
$var wire 1 ^u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0] $end
$var wire 1 _u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3] $end
$var wire 1 `u auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2] $end
$var wire 1 au auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1] $end
$var wire 1 bu auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0] $end
$var wire 1 cu CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [5] $end
$var wire 1 du CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [4] $end
$var wire 1 eu CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [3] $end
$var wire 1 fu CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [2] $end
$var wire 1 gu CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [1] $end
$var wire 1 hu CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0] $end
$var wire 1 iu CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [5] $end
$var wire 1 ju CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [4] $end
$var wire 1 ku CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [3] $end
$var wire 1 lu CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [2] $end
$var wire 1 mu CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1] $end
$var wire 1 nu CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [0] $end
$var wire 1 ou VGA0|VGA0|xx|vgapll_inst|altera_pll_i|fboutclk_wire [1] $end
$var wire 1 pu VGA0|VGA0|xx|vgapll_inst|altera_pll_i|fboutclk_wire [0] $end
$var wire 1 qu VGA0|VGA0|xx|vgapll_inst|altera_pll_i|outclk_wire [1] $end
$var wire 1 ru VGA0|VGA0|xx|vgapll_inst|altera_pll_i|outclk_wire [0] $end
$var wire 1 su MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 tu MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 uu MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 vu MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 wu MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 xu MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 yu MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 zu MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 {u MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 |u MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 }u MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 ~u MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 !v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 "v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 #v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 $v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 %v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 &v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 'v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 (v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 )v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 *v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 +v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 ,v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 -v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 .v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 /v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 0v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 1v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 2v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 3v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 4v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 5v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 6v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 7v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 8v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 9v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 :v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 ;v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 <v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 =v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 >v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 ?v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 @v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 Av MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 Bv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 Cv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 Dv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 Ev MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 Fv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 Gv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 Hv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 Iv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 Jv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 Kv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 Lv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 Mv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 Nv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 Ov MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 Pv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 Qv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 Rv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 Sv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 Tv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 Uv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 Vv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 Wv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 Xv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 Yv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 Zv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 [v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 \v MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 ]v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 ^v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 _v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 `v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 av MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 bv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 cv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 dv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 ev MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 fv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 gv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 hv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 iv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 jv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 kv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 lv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 mv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 nv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 ov MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 pv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 qv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 rv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 sv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 tv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 uv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 vv MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 wv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 xv MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 yv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 zv MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 {v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 |v MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 }v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 ~v MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 !w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 "w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 #w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 $w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 %w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 &w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 'w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 (w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 )w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 *w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 +w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 ,w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 -w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 .w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 /w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 0w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 1w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 2w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 3w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 4w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 5w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 6w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 7w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 8w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 9w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 :w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 ;w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 <w MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 =w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 >w MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 ?w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 @w MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 Aw MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 Bw MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 Cw MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 Dw MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 Ew MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 Fw MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 Gw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 Hw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0] $end
$var wire 1 Iw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0] $end
$var wire 1 Jw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0] $end
$var wire 1 Kw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0] $end
$var wire 1 Lw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0] $end
$var wire 1 Mw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0] $end
$var wire 1 Nw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0] $end
$var wire 1 Ow VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0] $end
$var wire 1 Pw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 Qw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0] $end
$var wire 1 Rw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0] $end
$var wire 1 Sw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 Tw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0] $end
$var wire 1 Uw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0] $end
$var wire 1 Vw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0] $end
$var wire 1 Ww VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0] $end
$var wire 1 Xw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0] $end
$var wire 1 Yw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0] $end
$var wire 1 Zw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0] $end
$var wire 1 [w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0] $end
$var wire 1 \w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 ]w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0] $end
$var wire 1 ^w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0] $end
$var wire 1 _w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 `w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0] $end
$var wire 1 aw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0] $end
$var wire 1 bw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0] $end
$var wire 1 cw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0] $end
$var wire 1 dw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0] $end
$var wire 1 ew VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0] $end
$var wire 1 fw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0] $end
$var wire 1 gw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0] $end
$var wire 1 hw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 iw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0] $end
$var wire 1 jw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0] $end
$var wire 1 kw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 lw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0] $end
$var wire 1 mw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0] $end
$var wire 1 nw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0] $end
$var wire 1 ow VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0] $end
$var wire 1 pw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0] $end
$var wire 1 qw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0] $end
$var wire 1 rw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0] $end
$var wire 1 sw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0] $end
$var wire 1 tw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 uw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0] $end
$var wire 1 vw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0] $end
$var wire 1 ww VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0] $end
$var wire 1 xw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0] $end
$var wire 1 yw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0] $end
$var wire 1 zw VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0] $end
$var wire 1 {w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 |w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 }w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0] $end
$var wire 1 ~w VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0] $end
$var wire 1 !x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0] $end
$var wire 1 "x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 #x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0] $end
$var wire 1 $x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 %x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 &x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0] $end
$var wire 1 'x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0] $end
$var wire 1 (x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0] $end
$var wire 1 )x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0] $end
$var wire 1 *x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0] $end
$var wire 1 +x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0] $end
$var wire 1 ,x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0] $end
$var wire 1 -x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0] $end
$var wire 1 .x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 /x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0] $end
$var wire 1 0x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0] $end
$var wire 1 1x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 2x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0] $end
$var wire 1 3x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0] $end
$var wire 1 4x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0] $end
$var wire 1 5x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 6x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0] $end
$var wire 1 7x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0] $end
$var wire 1 8x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0] $end
$var wire 1 9x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0] $end
$var wire 1 :x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 ;x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0] $end
$var wire 1 <x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0] $end
$var wire 1 =x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0] $end
$var wire 1 >x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0] $end
$var wire 1 ?x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0] $end
$var wire 1 @x VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0] $end
$var wire 1 Ax VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 Bx VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 Cx VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0] $end
$var wire 1 Dx VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0] $end
$var wire 1 Ex VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0] $end
$var wire 1 Fx VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 Gx VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0] $end
$var wire 1 Hx VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0] $end
$var wire 1 Ix MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 Jx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 Kx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 Lx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 Mx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 Nx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 Ox MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 Px MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 Qx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 Rx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 Sx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 Tx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 Ux MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 Vx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 Wx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 Xx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 Yx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 Zx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 [x MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 \x MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 ]x MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 ^x MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 _x MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 `x MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 ax MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 bx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 cx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 dx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 ex MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 fx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 gx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 hx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 ix MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 jx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 kx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 lx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 mx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 nx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 ox MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 px MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 qx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 rx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 sx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 tx MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 ux MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 vx MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 wx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 xx MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 yx CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [63] $end
$var wire 1 zx CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [62] $end
$var wire 1 {x CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [61] $end
$var wire 1 |x CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [60] $end
$var wire 1 }x CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [59] $end
$var wire 1 ~x CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [58] $end
$var wire 1 !y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [57] $end
$var wire 1 "y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [56] $end
$var wire 1 #y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [55] $end
$var wire 1 $y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [54] $end
$var wire 1 %y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [53] $end
$var wire 1 &y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [52] $end
$var wire 1 'y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [51] $end
$var wire 1 (y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [50] $end
$var wire 1 )y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [49] $end
$var wire 1 *y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [48] $end
$var wire 1 +y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [47] $end
$var wire 1 ,y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [46] $end
$var wire 1 -y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [45] $end
$var wire 1 .y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [44] $end
$var wire 1 /y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [43] $end
$var wire 1 0y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [42] $end
$var wire 1 1y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [41] $end
$var wire 1 2y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [40] $end
$var wire 1 3y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [39] $end
$var wire 1 4y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [38] $end
$var wire 1 5y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [37] $end
$var wire 1 6y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [36] $end
$var wire 1 7y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [35] $end
$var wire 1 8y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [34] $end
$var wire 1 9y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [33] $end
$var wire 1 :y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [32] $end
$var wire 1 ;y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [31] $end
$var wire 1 <y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [30] $end
$var wire 1 =y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [29] $end
$var wire 1 >y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [28] $end
$var wire 1 ?y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [27] $end
$var wire 1 @y CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [26] $end
$var wire 1 Ay CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [25] $end
$var wire 1 By CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [24] $end
$var wire 1 Cy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [23] $end
$var wire 1 Dy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [22] $end
$var wire 1 Ey CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [21] $end
$var wire 1 Fy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [20] $end
$var wire 1 Gy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [19] $end
$var wire 1 Hy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [18] $end
$var wire 1 Iy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [17] $end
$var wire 1 Jy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [16] $end
$var wire 1 Ky CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [15] $end
$var wire 1 Ly CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [14] $end
$var wire 1 My CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [13] $end
$var wire 1 Ny CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [12] $end
$var wire 1 Oy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [11] $end
$var wire 1 Py CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [10] $end
$var wire 1 Qy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [9] $end
$var wire 1 Ry CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [8] $end
$var wire 1 Sy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [7] $end
$var wire 1 Ty CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [6] $end
$var wire 1 Uy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [5] $end
$var wire 1 Vy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [4] $end
$var wire 1 Wy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [3] $end
$var wire 1 Xy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [2] $end
$var wire 1 Yy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [1] $end
$var wire 1 Zy CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [0] $end
$var wire 1 [y MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 \y MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 ]y MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 ^y MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 _y CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [63] $end
$var wire 1 `y CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [62] $end
$var wire 1 ay CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [61] $end
$var wire 1 by CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [60] $end
$var wire 1 cy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [59] $end
$var wire 1 dy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [58] $end
$var wire 1 ey CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [57] $end
$var wire 1 fy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [56] $end
$var wire 1 gy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [55] $end
$var wire 1 hy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [54] $end
$var wire 1 iy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [53] $end
$var wire 1 jy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [52] $end
$var wire 1 ky CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [51] $end
$var wire 1 ly CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [50] $end
$var wire 1 my CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [49] $end
$var wire 1 ny CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [48] $end
$var wire 1 oy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [47] $end
$var wire 1 py CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [46] $end
$var wire 1 qy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [45] $end
$var wire 1 ry CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [44] $end
$var wire 1 sy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [43] $end
$var wire 1 ty CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [42] $end
$var wire 1 uy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [41] $end
$var wire 1 vy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [40] $end
$var wire 1 wy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [39] $end
$var wire 1 xy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [38] $end
$var wire 1 yy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [37] $end
$var wire 1 zy CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [36] $end
$var wire 1 {y CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [35] $end
$var wire 1 |y CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [34] $end
$var wire 1 }y CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [33] $end
$var wire 1 ~y CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [32] $end
$var wire 1 !z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [31] $end
$var wire 1 "z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [30] $end
$var wire 1 #z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [29] $end
$var wire 1 $z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [28] $end
$var wire 1 %z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [27] $end
$var wire 1 &z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [26] $end
$var wire 1 'z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [25] $end
$var wire 1 (z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [24] $end
$var wire 1 )z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [23] $end
$var wire 1 *z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [22] $end
$var wire 1 +z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [21] $end
$var wire 1 ,z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [20] $end
$var wire 1 -z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [19] $end
$var wire 1 .z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [18] $end
$var wire 1 /z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [17] $end
$var wire 1 0z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [16] $end
$var wire 1 1z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [15] $end
$var wire 1 2z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [14] $end
$var wire 1 3z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [13] $end
$var wire 1 4z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [12] $end
$var wire 1 5z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [11] $end
$var wire 1 6z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [10] $end
$var wire 1 7z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [9] $end
$var wire 1 8z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [8] $end
$var wire 1 9z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [7] $end
$var wire 1 :z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [6] $end
$var wire 1 ;z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [5] $end
$var wire 1 <z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [4] $end
$var wire 1 =z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [3] $end
$var wire 1 >z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [2] $end
$var wire 1 ?z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [1] $end
$var wire 1 @z CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [0] $end
$var wire 1 Az CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [63] $end
$var wire 1 Bz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [62] $end
$var wire 1 Cz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [61] $end
$var wire 1 Dz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [60] $end
$var wire 1 Ez CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [59] $end
$var wire 1 Fz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [58] $end
$var wire 1 Gz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [57] $end
$var wire 1 Hz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [56] $end
$var wire 1 Iz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [55] $end
$var wire 1 Jz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [54] $end
$var wire 1 Kz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [53] $end
$var wire 1 Lz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [52] $end
$var wire 1 Mz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [51] $end
$var wire 1 Nz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [50] $end
$var wire 1 Oz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [49] $end
$var wire 1 Pz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [48] $end
$var wire 1 Qz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [47] $end
$var wire 1 Rz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [46] $end
$var wire 1 Sz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [45] $end
$var wire 1 Tz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [44] $end
$var wire 1 Uz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [43] $end
$var wire 1 Vz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [42] $end
$var wire 1 Wz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [41] $end
$var wire 1 Xz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [40] $end
$var wire 1 Yz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [39] $end
$var wire 1 Zz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [38] $end
$var wire 1 [z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [37] $end
$var wire 1 \z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [36] $end
$var wire 1 ]z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [35] $end
$var wire 1 ^z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [34] $end
$var wire 1 _z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [33] $end
$var wire 1 `z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [32] $end
$var wire 1 az CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [31] $end
$var wire 1 bz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [30] $end
$var wire 1 cz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [29] $end
$var wire 1 dz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [28] $end
$var wire 1 ez CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [27] $end
$var wire 1 fz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [26] $end
$var wire 1 gz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [25] $end
$var wire 1 hz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [24] $end
$var wire 1 iz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [23] $end
$var wire 1 jz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [22] $end
$var wire 1 kz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [21] $end
$var wire 1 lz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [20] $end
$var wire 1 mz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [19] $end
$var wire 1 nz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [18] $end
$var wire 1 oz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [17] $end
$var wire 1 pz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [16] $end
$var wire 1 qz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [15] $end
$var wire 1 rz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [14] $end
$var wire 1 sz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [13] $end
$var wire 1 tz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [12] $end
$var wire 1 uz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [11] $end
$var wire 1 vz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [10] $end
$var wire 1 wz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [9] $end
$var wire 1 xz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [8] $end
$var wire 1 yz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [7] $end
$var wire 1 zz CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [6] $end
$var wire 1 {z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [5] $end
$var wire 1 |z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [4] $end
$var wire 1 }z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [3] $end
$var wire 1 ~z CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [2] $end
$var wire 1 !{ CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [1] $end
$var wire 1 "{ CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [0] $end
$var wire 1 #{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [63] $end
$var wire 1 ${ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [62] $end
$var wire 1 %{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [61] $end
$var wire 1 &{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [60] $end
$var wire 1 '{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [59] $end
$var wire 1 ({ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [58] $end
$var wire 1 ){ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [57] $end
$var wire 1 *{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [56] $end
$var wire 1 +{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [55] $end
$var wire 1 ,{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [54] $end
$var wire 1 -{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [53] $end
$var wire 1 .{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [52] $end
$var wire 1 /{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [51] $end
$var wire 1 0{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [50] $end
$var wire 1 1{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [49] $end
$var wire 1 2{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [48] $end
$var wire 1 3{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [47] $end
$var wire 1 4{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [46] $end
$var wire 1 5{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [45] $end
$var wire 1 6{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [44] $end
$var wire 1 7{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [43] $end
$var wire 1 8{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [42] $end
$var wire 1 9{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [41] $end
$var wire 1 :{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [40] $end
$var wire 1 ;{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [39] $end
$var wire 1 <{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [38] $end
$var wire 1 ={ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [37] $end
$var wire 1 >{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [36] $end
$var wire 1 ?{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [35] $end
$var wire 1 @{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [34] $end
$var wire 1 A{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [33] $end
$var wire 1 B{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [32] $end
$var wire 1 C{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [31] $end
$var wire 1 D{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [30] $end
$var wire 1 E{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [29] $end
$var wire 1 F{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [28] $end
$var wire 1 G{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [27] $end
$var wire 1 H{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [26] $end
$var wire 1 I{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [25] $end
$var wire 1 J{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [24] $end
$var wire 1 K{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [23] $end
$var wire 1 L{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [22] $end
$var wire 1 M{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [21] $end
$var wire 1 N{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [20] $end
$var wire 1 O{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [19] $end
$var wire 1 P{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [18] $end
$var wire 1 Q{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [17] $end
$var wire 1 R{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [16] $end
$var wire 1 S{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [15] $end
$var wire 1 T{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [14] $end
$var wire 1 U{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [13] $end
$var wire 1 V{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [12] $end
$var wire 1 W{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [11] $end
$var wire 1 X{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [10] $end
$var wire 1 Y{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [9] $end
$var wire 1 Z{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [8] $end
$var wire 1 [{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [7] $end
$var wire 1 \{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [6] $end
$var wire 1 ]{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [5] $end
$var wire 1 ^{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [4] $end
$var wire 1 _{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [3] $end
$var wire 1 `{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [2] $end
$var wire 1 a{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [1] $end
$var wire 1 b{ CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [0] $end
$var wire 1 c{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [63] $end
$var wire 1 d{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [62] $end
$var wire 1 e{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [61] $end
$var wire 1 f{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [60] $end
$var wire 1 g{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [59] $end
$var wire 1 h{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [58] $end
$var wire 1 i{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [57] $end
$var wire 1 j{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [56] $end
$var wire 1 k{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [55] $end
$var wire 1 l{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [54] $end
$var wire 1 m{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [53] $end
$var wire 1 n{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [52] $end
$var wire 1 o{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [51] $end
$var wire 1 p{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [50] $end
$var wire 1 q{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [49] $end
$var wire 1 r{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [48] $end
$var wire 1 s{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [47] $end
$var wire 1 t{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [46] $end
$var wire 1 u{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [45] $end
$var wire 1 v{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [44] $end
$var wire 1 w{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [43] $end
$var wire 1 x{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [42] $end
$var wire 1 y{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [41] $end
$var wire 1 z{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [40] $end
$var wire 1 {{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [39] $end
$var wire 1 |{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [38] $end
$var wire 1 }{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [37] $end
$var wire 1 ~{ CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [36] $end
$var wire 1 !| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [35] $end
$var wire 1 "| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [34] $end
$var wire 1 #| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [33] $end
$var wire 1 $| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [32] $end
$var wire 1 %| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [31] $end
$var wire 1 &| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [30] $end
$var wire 1 '| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [29] $end
$var wire 1 (| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [28] $end
$var wire 1 )| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [27] $end
$var wire 1 *| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [26] $end
$var wire 1 +| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [25] $end
$var wire 1 ,| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [24] $end
$var wire 1 -| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [23] $end
$var wire 1 .| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [22] $end
$var wire 1 /| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [21] $end
$var wire 1 0| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [20] $end
$var wire 1 1| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [19] $end
$var wire 1 2| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [18] $end
$var wire 1 3| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [17] $end
$var wire 1 4| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [16] $end
$var wire 1 5| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [15] $end
$var wire 1 6| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [14] $end
$var wire 1 7| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [13] $end
$var wire 1 8| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [12] $end
$var wire 1 9| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [11] $end
$var wire 1 :| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [10] $end
$var wire 1 ;| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [9] $end
$var wire 1 <| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [8] $end
$var wire 1 =| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [7] $end
$var wire 1 >| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [6] $end
$var wire 1 ?| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [5] $end
$var wire 1 @| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [4] $end
$var wire 1 A| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [3] $end
$var wire 1 B| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [2] $end
$var wire 1 C| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [1] $end
$var wire 1 D| CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [0] $end
$var wire 1 E| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [63] $end
$var wire 1 F| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [62] $end
$var wire 1 G| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [61] $end
$var wire 1 H| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [60] $end
$var wire 1 I| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [59] $end
$var wire 1 J| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [58] $end
$var wire 1 K| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [57] $end
$var wire 1 L| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [56] $end
$var wire 1 M| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [55] $end
$var wire 1 N| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [54] $end
$var wire 1 O| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [53] $end
$var wire 1 P| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [52] $end
$var wire 1 Q| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [51] $end
$var wire 1 R| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [50] $end
$var wire 1 S| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [49] $end
$var wire 1 T| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [48] $end
$var wire 1 U| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [47] $end
$var wire 1 V| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [46] $end
$var wire 1 W| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [45] $end
$var wire 1 X| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [44] $end
$var wire 1 Y| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [43] $end
$var wire 1 Z| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [42] $end
$var wire 1 [| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [41] $end
$var wire 1 \| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [40] $end
$var wire 1 ]| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [39] $end
$var wire 1 ^| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [38] $end
$var wire 1 _| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [37] $end
$var wire 1 `| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [36] $end
$var wire 1 a| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [35] $end
$var wire 1 b| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [34] $end
$var wire 1 c| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [33] $end
$var wire 1 d| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [32] $end
$var wire 1 e| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [31] $end
$var wire 1 f| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [30] $end
$var wire 1 g| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [29] $end
$var wire 1 h| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [28] $end
$var wire 1 i| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [27] $end
$var wire 1 j| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [26] $end
$var wire 1 k| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [25] $end
$var wire 1 l| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [24] $end
$var wire 1 m| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [23] $end
$var wire 1 n| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [22] $end
$var wire 1 o| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [21] $end
$var wire 1 p| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [20] $end
$var wire 1 q| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [19] $end
$var wire 1 r| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [18] $end
$var wire 1 s| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [17] $end
$var wire 1 t| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [16] $end
$var wire 1 u| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [15] $end
$var wire 1 v| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [14] $end
$var wire 1 w| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [13] $end
$var wire 1 x| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [12] $end
$var wire 1 y| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [11] $end
$var wire 1 z| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [10] $end
$var wire 1 {| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [9] $end
$var wire 1 || CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [8] $end
$var wire 1 }| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [7] $end
$var wire 1 ~| CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [6] $end
$var wire 1 !} CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [5] $end
$var wire 1 "} CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [4] $end
$var wire 1 #} CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [3] $end
$var wire 1 $} CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [2] $end
$var wire 1 %} CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [1] $end
$var wire 1 &} CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [0] $end
$var wire 1 '} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 (} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 )} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 *} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 +} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 ,} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 -} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 .} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 /} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 0} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 1} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 2} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 3} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 4} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 5} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 6} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 7} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 8} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 9} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 :} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 ;} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 <} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 =} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 >} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 ?} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 @} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 A} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 B} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 C} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 D} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 E} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 F} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 G} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 H} MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 I} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 J} MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 K} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [63] $end
$var wire 1 L} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [62] $end
$var wire 1 M} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [61] $end
$var wire 1 N} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [60] $end
$var wire 1 O} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [59] $end
$var wire 1 P} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [58] $end
$var wire 1 Q} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [57] $end
$var wire 1 R} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [56] $end
$var wire 1 S} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [55] $end
$var wire 1 T} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [54] $end
$var wire 1 U} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [53] $end
$var wire 1 V} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [52] $end
$var wire 1 W} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [51] $end
$var wire 1 X} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [50] $end
$var wire 1 Y} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [49] $end
$var wire 1 Z} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [48] $end
$var wire 1 [} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [47] $end
$var wire 1 \} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [46] $end
$var wire 1 ]} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [45] $end
$var wire 1 ^} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [44] $end
$var wire 1 _} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [43] $end
$var wire 1 `} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [42] $end
$var wire 1 a} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [41] $end
$var wire 1 b} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [40] $end
$var wire 1 c} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [39] $end
$var wire 1 d} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [38] $end
$var wire 1 e} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [37] $end
$var wire 1 f} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [36] $end
$var wire 1 g} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [35] $end
$var wire 1 h} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [34] $end
$var wire 1 i} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [33] $end
$var wire 1 j} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [32] $end
$var wire 1 k} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [31] $end
$var wire 1 l} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [30] $end
$var wire 1 m} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [29] $end
$var wire 1 n} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [28] $end
$var wire 1 o} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [27] $end
$var wire 1 p} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [26] $end
$var wire 1 q} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [25] $end
$var wire 1 r} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [24] $end
$var wire 1 s} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [23] $end
$var wire 1 t} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [22] $end
$var wire 1 u} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [21] $end
$var wire 1 v} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [20] $end
$var wire 1 w} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [19] $end
$var wire 1 x} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [18] $end
$var wire 1 y} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [17] $end
$var wire 1 z} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [16] $end
$var wire 1 {} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [15] $end
$var wire 1 |} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [14] $end
$var wire 1 }} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [13] $end
$var wire 1 ~} Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [12] $end
$var wire 1 !~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [11] $end
$var wire 1 "~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [10] $end
$var wire 1 #~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [9] $end
$var wire 1 $~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [8] $end
$var wire 1 %~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [7] $end
$var wire 1 &~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [6] $end
$var wire 1 '~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [5] $end
$var wire 1 (~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [4] $end
$var wire 1 )~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [3] $end
$var wire 1 *~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [2] $end
$var wire 1 +~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [1] $end
$var wire 1 ,~ Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [0] $end
$var wire 1 -~ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 .~ MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 /~ MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 0~ MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 1~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [63] $end
$var wire 1 2~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [62] $end
$var wire 1 3~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [61] $end
$var wire 1 4~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [60] $end
$var wire 1 5~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [59] $end
$var wire 1 6~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [58] $end
$var wire 1 7~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [57] $end
$var wire 1 8~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [56] $end
$var wire 1 9~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [55] $end
$var wire 1 :~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [54] $end
$var wire 1 ;~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [53] $end
$var wire 1 <~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [52] $end
$var wire 1 =~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [51] $end
$var wire 1 >~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [50] $end
$var wire 1 ?~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [49] $end
$var wire 1 @~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [48] $end
$var wire 1 A~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [47] $end
$var wire 1 B~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [46] $end
$var wire 1 C~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [45] $end
$var wire 1 D~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [44] $end
$var wire 1 E~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [43] $end
$var wire 1 F~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [42] $end
$var wire 1 G~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [41] $end
$var wire 1 H~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [40] $end
$var wire 1 I~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [39] $end
$var wire 1 J~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [38] $end
$var wire 1 K~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [37] $end
$var wire 1 L~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [36] $end
$var wire 1 M~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [35] $end
$var wire 1 N~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [34] $end
$var wire 1 O~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [33] $end
$var wire 1 P~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [32] $end
$var wire 1 Q~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [31] $end
$var wire 1 R~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [30] $end
$var wire 1 S~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [29] $end
$var wire 1 T~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [28] $end
$var wire 1 U~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [27] $end
$var wire 1 V~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [26] $end
$var wire 1 W~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [25] $end
$var wire 1 X~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [24] $end
$var wire 1 Y~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [23] $end
$var wire 1 Z~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [22] $end
$var wire 1 [~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [21] $end
$var wire 1 \~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [20] $end
$var wire 1 ]~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [19] $end
$var wire 1 ^~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [18] $end
$var wire 1 _~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [17] $end
$var wire 1 `~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [16] $end
$var wire 1 a~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [15] $end
$var wire 1 b~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [14] $end
$var wire 1 c~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [13] $end
$var wire 1 d~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [12] $end
$var wire 1 e~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [11] $end
$var wire 1 f~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [10] $end
$var wire 1 g~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [9] $end
$var wire 1 h~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [8] $end
$var wire 1 i~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [7] $end
$var wire 1 j~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [6] $end
$var wire 1 k~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [5] $end
$var wire 1 l~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [4] $end
$var wire 1 m~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [3] $end
$var wire 1 n~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [2] $end
$var wire 1 o~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [1] $end
$var wire 1 p~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [0] $end
$var wire 1 q~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [63] $end
$var wire 1 r~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [62] $end
$var wire 1 s~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [61] $end
$var wire 1 t~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [60] $end
$var wire 1 u~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [59] $end
$var wire 1 v~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [58] $end
$var wire 1 w~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [57] $end
$var wire 1 x~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [56] $end
$var wire 1 y~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [55] $end
$var wire 1 z~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [54] $end
$var wire 1 {~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [53] $end
$var wire 1 |~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [52] $end
$var wire 1 }~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [51] $end
$var wire 1 ~~ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [50] $end
$var wire 1 !!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [49] $end
$var wire 1 "!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [48] $end
$var wire 1 #!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [47] $end
$var wire 1 $!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [46] $end
$var wire 1 %!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [45] $end
$var wire 1 &!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [44] $end
$var wire 1 '!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [43] $end
$var wire 1 (!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [42] $end
$var wire 1 )!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [41] $end
$var wire 1 *!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [40] $end
$var wire 1 +!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [39] $end
$var wire 1 ,!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [38] $end
$var wire 1 -!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [37] $end
$var wire 1 .!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [36] $end
$var wire 1 /!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [35] $end
$var wire 1 0!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [34] $end
$var wire 1 1!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [33] $end
$var wire 1 2!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [32] $end
$var wire 1 3!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [31] $end
$var wire 1 4!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [30] $end
$var wire 1 5!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [29] $end
$var wire 1 6!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [28] $end
$var wire 1 7!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [27] $end
$var wire 1 8!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [26] $end
$var wire 1 9!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [25] $end
$var wire 1 :!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [24] $end
$var wire 1 ;!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [23] $end
$var wire 1 <!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [22] $end
$var wire 1 =!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [21] $end
$var wire 1 >!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [20] $end
$var wire 1 ?!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [19] $end
$var wire 1 @!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [18] $end
$var wire 1 A!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [17] $end
$var wire 1 B!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [16] $end
$var wire 1 C!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [15] $end
$var wire 1 D!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [14] $end
$var wire 1 E!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [13] $end
$var wire 1 F!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [12] $end
$var wire 1 G!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [11] $end
$var wire 1 H!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [10] $end
$var wire 1 I!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [9] $end
$var wire 1 J!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [8] $end
$var wire 1 K!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [7] $end
$var wire 1 L!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [6] $end
$var wire 1 M!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [5] $end
$var wire 1 N!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [4] $end
$var wire 1 O!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [3] $end
$var wire 1 P!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [2] $end
$var wire 1 Q!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [1] $end
$var wire 1 R!! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [0] $end
$var wire 1 S!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [63] $end
$var wire 1 T!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [62] $end
$var wire 1 U!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [61] $end
$var wire 1 V!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [60] $end
$var wire 1 W!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [59] $end
$var wire 1 X!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [58] $end
$var wire 1 Y!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [57] $end
$var wire 1 Z!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [56] $end
$var wire 1 [!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [55] $end
$var wire 1 \!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [54] $end
$var wire 1 ]!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [53] $end
$var wire 1 ^!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [52] $end
$var wire 1 _!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [51] $end
$var wire 1 `!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [50] $end
$var wire 1 a!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [49] $end
$var wire 1 b!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [48] $end
$var wire 1 c!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [47] $end
$var wire 1 d!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [46] $end
$var wire 1 e!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [45] $end
$var wire 1 f!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [44] $end
$var wire 1 g!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [43] $end
$var wire 1 h!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [42] $end
$var wire 1 i!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [41] $end
$var wire 1 j!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [40] $end
$var wire 1 k!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [39] $end
$var wire 1 l!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [38] $end
$var wire 1 m!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [37] $end
$var wire 1 n!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [36] $end
$var wire 1 o!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [35] $end
$var wire 1 p!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [34] $end
$var wire 1 q!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [33] $end
$var wire 1 r!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [32] $end
$var wire 1 s!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [31] $end
$var wire 1 t!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [30] $end
$var wire 1 u!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [29] $end
$var wire 1 v!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [28] $end
$var wire 1 w!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [27] $end
$var wire 1 x!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [26] $end
$var wire 1 y!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [25] $end
$var wire 1 z!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [24] $end
$var wire 1 {!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [23] $end
$var wire 1 |!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [22] $end
$var wire 1 }!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [21] $end
$var wire 1 ~!! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [20] $end
$var wire 1 !"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [19] $end
$var wire 1 ""! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [18] $end
$var wire 1 #"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [17] $end
$var wire 1 $"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [16] $end
$var wire 1 %"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [15] $end
$var wire 1 &"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [14] $end
$var wire 1 '"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [13] $end
$var wire 1 ("! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [12] $end
$var wire 1 )"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [11] $end
$var wire 1 *"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [10] $end
$var wire 1 +"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [9] $end
$var wire 1 ,"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [8] $end
$var wire 1 -"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [7] $end
$var wire 1 ."! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [6] $end
$var wire 1 /"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [5] $end
$var wire 1 0"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [4] $end
$var wire 1 1"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [3] $end
$var wire 1 2"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [2] $end
$var wire 1 3"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [1] $end
$var wire 1 4"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [0] $end
$var wire 1 5"! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 6"! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 7"! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 8"! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 9"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [63] $end
$var wire 1 :"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [62] $end
$var wire 1 ;"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [61] $end
$var wire 1 <"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [60] $end
$var wire 1 ="! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [59] $end
$var wire 1 >"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [58] $end
$var wire 1 ?"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [57] $end
$var wire 1 @"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [56] $end
$var wire 1 A"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [55] $end
$var wire 1 B"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [54] $end
$var wire 1 C"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [53] $end
$var wire 1 D"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [52] $end
$var wire 1 E"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [51] $end
$var wire 1 F"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [50] $end
$var wire 1 G"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [49] $end
$var wire 1 H"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [48] $end
$var wire 1 I"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [47] $end
$var wire 1 J"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [46] $end
$var wire 1 K"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [45] $end
$var wire 1 L"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [44] $end
$var wire 1 M"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [43] $end
$var wire 1 N"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [42] $end
$var wire 1 O"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [41] $end
$var wire 1 P"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [40] $end
$var wire 1 Q"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [39] $end
$var wire 1 R"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [38] $end
$var wire 1 S"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [37] $end
$var wire 1 T"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [36] $end
$var wire 1 U"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [35] $end
$var wire 1 V"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [34] $end
$var wire 1 W"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [33] $end
$var wire 1 X"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [32] $end
$var wire 1 Y"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [31] $end
$var wire 1 Z"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [30] $end
$var wire 1 ["! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [29] $end
$var wire 1 \"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [28] $end
$var wire 1 ]"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [27] $end
$var wire 1 ^"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [26] $end
$var wire 1 _"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [25] $end
$var wire 1 `"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [24] $end
$var wire 1 a"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [23] $end
$var wire 1 b"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [22] $end
$var wire 1 c"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [21] $end
$var wire 1 d"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [20] $end
$var wire 1 e"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [19] $end
$var wire 1 f"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [18] $end
$var wire 1 g"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [17] $end
$var wire 1 h"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [16] $end
$var wire 1 i"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [15] $end
$var wire 1 j"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [14] $end
$var wire 1 k"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [13] $end
$var wire 1 l"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [12] $end
$var wire 1 m"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [11] $end
$var wire 1 n"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [10] $end
$var wire 1 o"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [9] $end
$var wire 1 p"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [8] $end
$var wire 1 q"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [7] $end
$var wire 1 r"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [6] $end
$var wire 1 s"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [5] $end
$var wire 1 t"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [4] $end
$var wire 1 u"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [3] $end
$var wire 1 v"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [2] $end
$var wire 1 w"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [1] $end
$var wire 1 x"! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [0] $end
$var wire 1 y"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [63] $end
$var wire 1 z"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [62] $end
$var wire 1 {"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [61] $end
$var wire 1 |"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [60] $end
$var wire 1 }"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [59] $end
$var wire 1 ~"! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [58] $end
$var wire 1 !#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [57] $end
$var wire 1 "#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [56] $end
$var wire 1 ##! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [55] $end
$var wire 1 $#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [54] $end
$var wire 1 %#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [53] $end
$var wire 1 &#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [52] $end
$var wire 1 '#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [51] $end
$var wire 1 (#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [50] $end
$var wire 1 )#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [49] $end
$var wire 1 *#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [48] $end
$var wire 1 +#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [47] $end
$var wire 1 ,#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [46] $end
$var wire 1 -#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [45] $end
$var wire 1 .#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [44] $end
$var wire 1 /#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [43] $end
$var wire 1 0#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [42] $end
$var wire 1 1#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [41] $end
$var wire 1 2#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [40] $end
$var wire 1 3#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [39] $end
$var wire 1 4#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [38] $end
$var wire 1 5#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [37] $end
$var wire 1 6#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [36] $end
$var wire 1 7#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [35] $end
$var wire 1 8#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [34] $end
$var wire 1 9#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [33] $end
$var wire 1 :#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [32] $end
$var wire 1 ;#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [31] $end
$var wire 1 <#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [30] $end
$var wire 1 =#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [29] $end
$var wire 1 >#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [28] $end
$var wire 1 ?#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [27] $end
$var wire 1 @#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [26] $end
$var wire 1 A#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [25] $end
$var wire 1 B#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [24] $end
$var wire 1 C#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [23] $end
$var wire 1 D#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [22] $end
$var wire 1 E#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [21] $end
$var wire 1 F#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [20] $end
$var wire 1 G#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [19] $end
$var wire 1 H#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [18] $end
$var wire 1 I#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [17] $end
$var wire 1 J#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [16] $end
$var wire 1 K#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [15] $end
$var wire 1 L#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [14] $end
$var wire 1 M#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [13] $end
$var wire 1 N#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [12] $end
$var wire 1 O#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [11] $end
$var wire 1 P#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [10] $end
$var wire 1 Q#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [9] $end
$var wire 1 R#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [8] $end
$var wire 1 S#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [7] $end
$var wire 1 T#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [6] $end
$var wire 1 U#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [5] $end
$var wire 1 V#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [4] $end
$var wire 1 W#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [3] $end
$var wire 1 X#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [2] $end
$var wire 1 Y#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [1] $end
$var wire 1 Z#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [0] $end
$var wire 1 [#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [63] $end
$var wire 1 \#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [62] $end
$var wire 1 ]#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [61] $end
$var wire 1 ^#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [60] $end
$var wire 1 _#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [59] $end
$var wire 1 `#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [58] $end
$var wire 1 a#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [57] $end
$var wire 1 b#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [56] $end
$var wire 1 c#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [55] $end
$var wire 1 d#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [54] $end
$var wire 1 e#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [53] $end
$var wire 1 f#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [52] $end
$var wire 1 g#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [51] $end
$var wire 1 h#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [50] $end
$var wire 1 i#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [49] $end
$var wire 1 j#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [48] $end
$var wire 1 k#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [47] $end
$var wire 1 l#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [46] $end
$var wire 1 m#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [45] $end
$var wire 1 n#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [44] $end
$var wire 1 o#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [43] $end
$var wire 1 p#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [42] $end
$var wire 1 q#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [41] $end
$var wire 1 r#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [40] $end
$var wire 1 s#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [39] $end
$var wire 1 t#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [38] $end
$var wire 1 u#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [37] $end
$var wire 1 v#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [36] $end
$var wire 1 w#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [35] $end
$var wire 1 x#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [34] $end
$var wire 1 y#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [33] $end
$var wire 1 z#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [32] $end
$var wire 1 {#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [31] $end
$var wire 1 |#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [30] $end
$var wire 1 }#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [29] $end
$var wire 1 ~#! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [28] $end
$var wire 1 !$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [27] $end
$var wire 1 "$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [26] $end
$var wire 1 #$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [25] $end
$var wire 1 $$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [24] $end
$var wire 1 %$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [23] $end
$var wire 1 &$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [22] $end
$var wire 1 '$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [21] $end
$var wire 1 ($! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [20] $end
$var wire 1 )$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [19] $end
$var wire 1 *$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [18] $end
$var wire 1 +$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [17] $end
$var wire 1 ,$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [16] $end
$var wire 1 -$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [15] $end
$var wire 1 .$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [14] $end
$var wire 1 /$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [13] $end
$var wire 1 0$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [12] $end
$var wire 1 1$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [11] $end
$var wire 1 2$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [10] $end
$var wire 1 3$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [9] $end
$var wire 1 4$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [8] $end
$var wire 1 5$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [7] $end
$var wire 1 6$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [6] $end
$var wire 1 7$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [5] $end
$var wire 1 8$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [4] $end
$var wire 1 9$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [3] $end
$var wire 1 :$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [2] $end
$var wire 1 ;$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [1] $end
$var wire 1 <$! Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [0] $end
$var wire 1 =$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 >$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 ?$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 @$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 A$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 B$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 C$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 D$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 E$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 F$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 G$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 H$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 I$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 J$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 K$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 L$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 M$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 N$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 O$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 P$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 Q$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 R$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 S$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 T$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 U$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 V$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 W$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 X$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 Y$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 Z$! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 [$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 \$! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 ]$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [63] $end
$var wire 1 ^$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [62] $end
$var wire 1 _$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [61] $end
$var wire 1 `$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [60] $end
$var wire 1 a$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [59] $end
$var wire 1 b$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [58] $end
$var wire 1 c$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [57] $end
$var wire 1 d$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [56] $end
$var wire 1 e$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [55] $end
$var wire 1 f$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [54] $end
$var wire 1 g$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [53] $end
$var wire 1 h$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [52] $end
$var wire 1 i$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [51] $end
$var wire 1 j$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [50] $end
$var wire 1 k$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [49] $end
$var wire 1 l$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [48] $end
$var wire 1 m$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [47] $end
$var wire 1 n$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [46] $end
$var wire 1 o$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [45] $end
$var wire 1 p$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [44] $end
$var wire 1 q$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [43] $end
$var wire 1 r$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [42] $end
$var wire 1 s$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [41] $end
$var wire 1 t$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [40] $end
$var wire 1 u$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [39] $end
$var wire 1 v$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [38] $end
$var wire 1 w$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [37] $end
$var wire 1 x$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [36] $end
$var wire 1 y$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [35] $end
$var wire 1 z$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [34] $end
$var wire 1 {$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [33] $end
$var wire 1 |$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [32] $end
$var wire 1 }$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [31] $end
$var wire 1 ~$! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [30] $end
$var wire 1 !%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [29] $end
$var wire 1 "%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [28] $end
$var wire 1 #%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [27] $end
$var wire 1 $%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [26] $end
$var wire 1 %%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [25] $end
$var wire 1 &%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [24] $end
$var wire 1 '%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [23] $end
$var wire 1 (%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [22] $end
$var wire 1 )%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [21] $end
$var wire 1 *%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [20] $end
$var wire 1 +%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [19] $end
$var wire 1 ,%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [18] $end
$var wire 1 -%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [17] $end
$var wire 1 .%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [16] $end
$var wire 1 /%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [15] $end
$var wire 1 0%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [14] $end
$var wire 1 1%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [13] $end
$var wire 1 2%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [12] $end
$var wire 1 3%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [11] $end
$var wire 1 4%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [10] $end
$var wire 1 5%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [9] $end
$var wire 1 6%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [8] $end
$var wire 1 7%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [7] $end
$var wire 1 8%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [6] $end
$var wire 1 9%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [5] $end
$var wire 1 :%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [4] $end
$var wire 1 ;%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [3] $end
$var wire 1 <%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [2] $end
$var wire 1 =%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [1] $end
$var wire 1 >%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [0] $end
$var wire 1 ?%! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 @%! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 A%! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 B%! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 C%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [63] $end
$var wire 1 D%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [62] $end
$var wire 1 E%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [61] $end
$var wire 1 F%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [60] $end
$var wire 1 G%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [59] $end
$var wire 1 H%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [58] $end
$var wire 1 I%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [57] $end
$var wire 1 J%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [56] $end
$var wire 1 K%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [55] $end
$var wire 1 L%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [54] $end
$var wire 1 M%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [53] $end
$var wire 1 N%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [52] $end
$var wire 1 O%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [51] $end
$var wire 1 P%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [50] $end
$var wire 1 Q%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [49] $end
$var wire 1 R%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [48] $end
$var wire 1 S%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [47] $end
$var wire 1 T%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [46] $end
$var wire 1 U%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [45] $end
$var wire 1 V%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [44] $end
$var wire 1 W%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [43] $end
$var wire 1 X%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [42] $end
$var wire 1 Y%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [41] $end
$var wire 1 Z%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [40] $end
$var wire 1 [%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [39] $end
$var wire 1 \%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [38] $end
$var wire 1 ]%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [37] $end
$var wire 1 ^%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [36] $end
$var wire 1 _%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [35] $end
$var wire 1 `%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [34] $end
$var wire 1 a%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [33] $end
$var wire 1 b%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [32] $end
$var wire 1 c%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [31] $end
$var wire 1 d%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [30] $end
$var wire 1 e%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [29] $end
$var wire 1 f%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [28] $end
$var wire 1 g%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [27] $end
$var wire 1 h%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [26] $end
$var wire 1 i%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [25] $end
$var wire 1 j%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [24] $end
$var wire 1 k%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [23] $end
$var wire 1 l%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [22] $end
$var wire 1 m%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [21] $end
$var wire 1 n%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [20] $end
$var wire 1 o%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [19] $end
$var wire 1 p%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [18] $end
$var wire 1 q%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [17] $end
$var wire 1 r%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [16] $end
$var wire 1 s%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [15] $end
$var wire 1 t%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [14] $end
$var wire 1 u%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [13] $end
$var wire 1 v%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [12] $end
$var wire 1 w%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [11] $end
$var wire 1 x%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [10] $end
$var wire 1 y%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [9] $end
$var wire 1 z%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [8] $end
$var wire 1 {%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [7] $end
$var wire 1 |%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [6] $end
$var wire 1 }%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [5] $end
$var wire 1 ~%! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [4] $end
$var wire 1 !&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [3] $end
$var wire 1 "&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [2] $end
$var wire 1 #&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [1] $end
$var wire 1 $&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [0] $end
$var wire 1 %&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 &&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 '&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 (&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 )&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 *&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 +&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 ,&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 -&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 .&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 /&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 0&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 1&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 2&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 3&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 4&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 5&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 6&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 7&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 8&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 9&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 :&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 ;&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 <&! Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 =&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 >&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 ?&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 @&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 A&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 B&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 C&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 D&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 E&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 F&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 G&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 H&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 I&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 J&! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 K&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 L&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 M&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 N&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 O&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 P&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 Q&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 R&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 S&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 T&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 U&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 V&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 W&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 X&! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 Y&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 Z&! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 [&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [63] $end
$var wire 1 \&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [62] $end
$var wire 1 ]&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [61] $end
$var wire 1 ^&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [60] $end
$var wire 1 _&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [59] $end
$var wire 1 `&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [58] $end
$var wire 1 a&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [57] $end
$var wire 1 b&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [56] $end
$var wire 1 c&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [55] $end
$var wire 1 d&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [54] $end
$var wire 1 e&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [53] $end
$var wire 1 f&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [52] $end
$var wire 1 g&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [51] $end
$var wire 1 h&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [50] $end
$var wire 1 i&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [49] $end
$var wire 1 j&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [48] $end
$var wire 1 k&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [47] $end
$var wire 1 l&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [46] $end
$var wire 1 m&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [45] $end
$var wire 1 n&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [44] $end
$var wire 1 o&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [43] $end
$var wire 1 p&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [42] $end
$var wire 1 q&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [41] $end
$var wire 1 r&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [40] $end
$var wire 1 s&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [39] $end
$var wire 1 t&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [38] $end
$var wire 1 u&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [37] $end
$var wire 1 v&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [36] $end
$var wire 1 w&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [35] $end
$var wire 1 x&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [34] $end
$var wire 1 y&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [33] $end
$var wire 1 z&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [32] $end
$var wire 1 {&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [31] $end
$var wire 1 |&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [30] $end
$var wire 1 }&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [29] $end
$var wire 1 ~&! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [28] $end
$var wire 1 !'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [27] $end
$var wire 1 "'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [26] $end
$var wire 1 #'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [25] $end
$var wire 1 $'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [24] $end
$var wire 1 %'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [23] $end
$var wire 1 &'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [22] $end
$var wire 1 ''! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [21] $end
$var wire 1 ('! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [20] $end
$var wire 1 )'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [19] $end
$var wire 1 *'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [18] $end
$var wire 1 +'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [17] $end
$var wire 1 ,'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [16] $end
$var wire 1 -'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [15] $end
$var wire 1 .'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [14] $end
$var wire 1 /'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [13] $end
$var wire 1 0'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [12] $end
$var wire 1 1'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [11] $end
$var wire 1 2'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [10] $end
$var wire 1 3'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [9] $end
$var wire 1 4'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [8] $end
$var wire 1 5'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [7] $end
$var wire 1 6'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [6] $end
$var wire 1 7'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [5] $end
$var wire 1 8'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [4] $end
$var wire 1 9'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [3] $end
$var wire 1 :'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [2] $end
$var wire 1 ;'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [1] $end
$var wire 1 <'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [0] $end
$var wire 1 ='! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [63] $end
$var wire 1 >'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [62] $end
$var wire 1 ?'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [61] $end
$var wire 1 @'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [60] $end
$var wire 1 A'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [59] $end
$var wire 1 B'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [58] $end
$var wire 1 C'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [57] $end
$var wire 1 D'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [56] $end
$var wire 1 E'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [55] $end
$var wire 1 F'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [54] $end
$var wire 1 G'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [53] $end
$var wire 1 H'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [52] $end
$var wire 1 I'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [51] $end
$var wire 1 J'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [50] $end
$var wire 1 K'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [49] $end
$var wire 1 L'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [48] $end
$var wire 1 M'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [47] $end
$var wire 1 N'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [46] $end
$var wire 1 O'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [45] $end
$var wire 1 P'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [44] $end
$var wire 1 Q'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [43] $end
$var wire 1 R'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [42] $end
$var wire 1 S'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [41] $end
$var wire 1 T'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [40] $end
$var wire 1 U'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [39] $end
$var wire 1 V'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [38] $end
$var wire 1 W'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [37] $end
$var wire 1 X'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [36] $end
$var wire 1 Y'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [35] $end
$var wire 1 Z'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [34] $end
$var wire 1 ['! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [33] $end
$var wire 1 \'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [32] $end
$var wire 1 ]'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [31] $end
$var wire 1 ^'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [30] $end
$var wire 1 _'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [29] $end
$var wire 1 `'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [28] $end
$var wire 1 a'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [27] $end
$var wire 1 b'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [26] $end
$var wire 1 c'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [25] $end
$var wire 1 d'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [24] $end
$var wire 1 e'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [23] $end
$var wire 1 f'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [22] $end
$var wire 1 g'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [21] $end
$var wire 1 h'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [20] $end
$var wire 1 i'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [19] $end
$var wire 1 j'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [18] $end
$var wire 1 k'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [17] $end
$var wire 1 l'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [16] $end
$var wire 1 m'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [15] $end
$var wire 1 n'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [14] $end
$var wire 1 o'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [13] $end
$var wire 1 p'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [12] $end
$var wire 1 q'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [11] $end
$var wire 1 r'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [10] $end
$var wire 1 s'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [9] $end
$var wire 1 t'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [8] $end
$var wire 1 u'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [7] $end
$var wire 1 v'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [6] $end
$var wire 1 w'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [5] $end
$var wire 1 x'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [4] $end
$var wire 1 y'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [3] $end
$var wire 1 z'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [2] $end
$var wire 1 {'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [1] $end
$var wire 1 |'! Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [0] $end
$var wire 1 }'! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 ~'! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 !(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 "(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 #(! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 $(! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 %(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 &(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 '(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [63] $end
$var wire 1 ((! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [62] $end
$var wire 1 )(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [61] $end
$var wire 1 *(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [60] $end
$var wire 1 +(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [59] $end
$var wire 1 ,(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [58] $end
$var wire 1 -(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [57] $end
$var wire 1 .(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [56] $end
$var wire 1 /(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [55] $end
$var wire 1 0(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [54] $end
$var wire 1 1(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [53] $end
$var wire 1 2(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [52] $end
$var wire 1 3(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [51] $end
$var wire 1 4(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [50] $end
$var wire 1 5(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [49] $end
$var wire 1 6(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [48] $end
$var wire 1 7(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [47] $end
$var wire 1 8(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [46] $end
$var wire 1 9(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [45] $end
$var wire 1 :(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [44] $end
$var wire 1 ;(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [43] $end
$var wire 1 <(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [42] $end
$var wire 1 =(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [41] $end
$var wire 1 >(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [40] $end
$var wire 1 ?(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [39] $end
$var wire 1 @(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [38] $end
$var wire 1 A(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [37] $end
$var wire 1 B(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [36] $end
$var wire 1 C(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [35] $end
$var wire 1 D(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [34] $end
$var wire 1 E(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [33] $end
$var wire 1 F(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [32] $end
$var wire 1 G(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [31] $end
$var wire 1 H(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [30] $end
$var wire 1 I(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [29] $end
$var wire 1 J(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [28] $end
$var wire 1 K(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [27] $end
$var wire 1 L(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [26] $end
$var wire 1 M(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [25] $end
$var wire 1 N(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [24] $end
$var wire 1 O(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [23] $end
$var wire 1 P(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [22] $end
$var wire 1 Q(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [21] $end
$var wire 1 R(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [20] $end
$var wire 1 S(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [19] $end
$var wire 1 T(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [18] $end
$var wire 1 U(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [17] $end
$var wire 1 V(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [16] $end
$var wire 1 W(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [15] $end
$var wire 1 X(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [14] $end
$var wire 1 Y(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [13] $end
$var wire 1 Z(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [12] $end
$var wire 1 [(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [11] $end
$var wire 1 \(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [10] $end
$var wire 1 ](! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [9] $end
$var wire 1 ^(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [8] $end
$var wire 1 _(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [7] $end
$var wire 1 `(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [6] $end
$var wire 1 a(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [5] $end
$var wire 1 b(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [4] $end
$var wire 1 c(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [3] $end
$var wire 1 d(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [2] $end
$var wire 1 e(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [1] $end
$var wire 1 f(! Sintetizador0|SSC1|Mult0~8_RESULTA_bus [0] $end
$var wire 1 g(! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 h(! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 i(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 j(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 k(! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 l(! MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 m(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 n(! MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 o(! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 p(! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 q(! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 r(! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 s(! Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 t(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7] $end
$var wire 1 u(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6] $end
$var wire 1 v(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5] $end
$var wire 1 w(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4] $end
$var wire 1 x(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3] $end
$var wire 1 y(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2] $end
$var wire 1 z(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1] $end
$var wire 1 {(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0] $end
$var wire 1 |(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7] $end
$var wire 1 }(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6] $end
$var wire 1 ~(! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5] $end
$var wire 1 !)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4] $end
$var wire 1 ")! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3] $end
$var wire 1 #)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2] $end
$var wire 1 $)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1] $end
$var wire 1 %)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0] $end
$var wire 1 &)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8] $end
$var wire 1 ')! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7] $end
$var wire 1 ()! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6] $end
$var wire 1 ))! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5] $end
$var wire 1 *)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [4] $end
$var wire 1 +)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3] $end
$var wire 1 ,)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2] $end
$var wire 1 -)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [1] $end
$var wire 1 .)! CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0] $end
$var wire 1 /)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7] $end
$var wire 1 0)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6] $end
$var wire 1 1)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5] $end
$var wire 1 2)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4] $end
$var wire 1 3)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3] $end
$var wire 1 4)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2] $end
$var wire 1 5)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1] $end
$var wire 1 6)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0] $end
$var wire 1 7)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7] $end
$var wire 1 8)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6] $end
$var wire 1 9)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5] $end
$var wire 1 :)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4] $end
$var wire 1 ;)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3] $end
$var wire 1 <)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2] $end
$var wire 1 =)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1] $end
$var wire 1 >)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0] $end
$var wire 1 ?)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8] $end
$var wire 1 @)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7] $end
$var wire 1 A)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6] $end
$var wire 1 B)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5] $end
$var wire 1 C)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [4] $end
$var wire 1 D)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3] $end
$var wire 1 E)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2] $end
$var wire 1 F)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [1] $end
$var wire 1 G)! VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
x%
x&
0'
x(
x)
0*
bx +
x,
bx -
bx .
x/
b1 0
x1
x2
x3
x4
b0 5
x6
bx 7
x8
x9
x:
0;
0<
x=
x>
0?
x@
0A
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0P
0O
0Q
0R
0S
0T
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
0e
0f
0g
0h
0i
1j
xk
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
0\!
1[!
1Z!
1Y!
0X!
0W!
0V!
0c!
1b!
1a!
1`!
0_!
0^!
0]!
0j!
0i!
0h!
0g!
0f!
0e!
1d!
0q!
0p!
0o!
0n!
0m!
0l!
1k!
0x!
0w!
0v!
0u!
0t!
0s!
1r!
0!"
0~!
0}!
0|!
0{!
0z!
1y!
0""
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
x-"
x."
x/"
x0"
11"
09"
08"
07"
06"
05"
04"
03"
02"
0:"
0;"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0D"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
1M"
0N"
0O"
1P"
xQ"
1R"
1S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
1v*
1w*
xx*
xy*
xz*
x{*
x|*
x}*
x~*
x!+
x"+
x#+
x$+
x%+
x&+
x'+
x(+
x)+
x*+
x++
x,+
x-+
x.+
x/+
x0+
x1+
x2+
x3+
x4+
x5+
x6+
x7+
x8+
x9+
x:+
x;+
x<+
x=+
x>+
x?+
x@+
xA+
xB+
xC+
xD+
xE+
xF+
xG+
xH+
xI+
xJ+
xK+
xL+
xM+
xN+
xO+
xP+
xQ+
xR+
xS+
xT+
xU+
xV+
xW+
xX+
xY+
xZ+
x[+
x\+
x]+
x^+
x_+
x`+
xa+
xb+
xc+
xd+
xe+
xf+
xg+
xh+
xi+
xj+
xk+
xl+
xm+
xn+
xo+
xp+
xq+
xr+
xs+
xt+
xu+
xv+
xw+
xx+
xy+
xz+
x{+
x|+
x}+
x~+
x!,
x",
x#,
x$,
x%,
x&,
x',
x(,
x),
0*,
z+,
1,,
0-,
1.,
1/,
00,
z1,
z2,
z3,
z4,
z5,
z6,
x7,
z8,
x9,
z:,
x;,
z<,
x=,
z>,
0?,
0@,
0A,
0B,
1C,
1D,
1E,
1F,
1G,
xH,
1I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
1R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
1--
0.-
0/-
00-
01-
12-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
1I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
1S-
0T-
0U-
0V-
1W-
1X-
0Y-
1Z-
0[-
1\-
1]-
0^-
1_-
1`-
0a-
0b-
0c-
xd-
0e-
0f-
0g-
0h-
1i-
0j-
0k-
0l-
1m-
0n-
0o-
1p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
1{-
0|-
1}-
0~-
1!.
0".
1#.
0$.
1%.
1&.
0'.
1(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
18.
19.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
xH.
1I.
0J.
1K.
0L.
0M.
1N.
0O.
0P.
0Q.
0R.
0S.
0T.
xU.
1V.
0W.
0X.
1Y.
1Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
1d.
0e.
0f.
1g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
1u.
1v.
0w.
0x.
1y.
1z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
16/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
1A/
1B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
1h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
1r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
100
110
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
1B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
1O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
1]0
1^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
1m0
0n0
0o0
0p0
0q0
0r0
0s0
1t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
1c1
0d1
1e1
0f1
0g1
1h1
1i1
0j1
1k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
1&3
0'3
1(3
0)3
1*3
0+3
0,3
0-3
0.3
1/3
003
013
023
033
043
153
163
073
083
093
1:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
1p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
1+4
0,4
1-4
0.4
1/4
004
114
024
034
144
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
1E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
1{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
1E5
0F5
1G5
0H5
0I5
1J5
zK5
zL5
zM5
zN5
zO5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
1\5
0]5
0^5
x_5
0`5
0a5
xb5
1c5
1d5
1e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
1u5
0v5
1w5
0x5
1y5
0z5
1{5
0|5
0}5
0~5
0!6
0"6
1#6
0$6
1%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
1.6
0/6
006
016
026
136
046
056
066
076
086
096
0:6
0;6
1<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
1H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
1i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
1|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
177
087
097
0:7
0;7
0<7
1=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
1J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
1n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
1#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
1H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
1[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
1z8
0{8
0|8
0}8
1~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
1K9
xL9
0M9
0N9
0O9
0P9
1Q9
0R9
1S9
1T9
1U9
1V9
1W9
0X9
0Y9
1Z9
0[9
0\9
1]9
0^9
0_9
x`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
1i9
0j9
0k9
0l9
0m9
1n9
1o9
1p9
1q9
1r9
1s9
0t9
0u9
0v9
1w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
10:
11:
12:
03:
14:
05:
16:
07:
08:
19:
0::
1;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
1n:
1o:
0p:
0q:
0r:
0s:
1t:
0u:
0v:
0w:
1x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
1+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
1P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
1V<
1W<
0X<
0Y<
0Z<
0[<
1\<
0]<
1^<
0_<
0`<
0a<
0b<
1c<
1d<
0e<
0f<
0g<
1h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
1u<
0v<
0w<
0x<
1y<
0z<
1{<
0|<
1}<
1~<
0!=
0"=
1#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
1+=
0,=
1-=
0.=
0/=
00=
11=
12=
13=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
1?=
0@=
0A=
0B=
1C=
0D=
0E=
0F=
1G=
1H=
1I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
1Y=
1Z=
1[=
1\=
1]=
1^=
1_=
1`=
1a=
1b=
1c=
1d=
1e=
1f=
1g=
1h=
1i=
1j=
1k=
1l=
1m=
1n=
1o=
1p=
1q=
1r=
1s=
1t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
04>
05>
16>
17>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
03?
04?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
1o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
1w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
1(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
04@
05@
06@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
1[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
1f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
1r@
0s@
0t@
1u@
1v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
1"A
0#A
1$A
1%A
0&A
0'A
0(A
0)A
0*A
0+A
1,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
17A
18A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
1DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
1oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
1CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
1NB
1OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
1qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
1VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
1fC
0gC
0hC
0iC
0jC
0kC
0lC
1mC
0nC
0oC
0pC
0qC
0rC
1sC
1tC
1uC
1vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
1"D
0#D
0$D
0%D
0&D
0'D
0(D
1)D
0*D
0+D
1,D
1-D
0.D
0/D
10D
11D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
1=D
0>D
0?D
0@D
0AD
0BD
0CD
1DD
1ED
1FD
1GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
1PD
0QD
0RD
0SD
0TD
zUD
1VD
1WD
1XD
1YD
1ZD
1[D
1\D
1]D
1^D
1_D
1`D
1aD
0bD
1cD
0dD
0eD
0fD
0gD
0hD
1iD
0jD
1kD
0lD
0mD
0nD
0oD
0pD
0qD
1rD
0sD
1tD
0uD
0vD
0wD
1xD
0yD
0zD
0{D
1|D
0}D
0~D
0!E
1"E
0#E
0$E
0%E
1&E
0'E
0(E
0)E
1*E
0+E
0,E
0-E
1.E
0/E
00E
01E
12E
03E
04E
05E
16E
07E
08E
09E
1:E
0;E
0<E
0=E
1>E
0?E
0@E
0AE
1BE
0CE
0DE
0EE
1FE
0GE
0HE
0IE
1JE
0KE
0LE
0ME
1NE
0OE
0PE
0QE
1RE
0SE
0TE
0UE
1VE
0WE
0XE
0YE
1ZE
0[E
0\E
0]E
1^E
0_E
0`E
0aE
1bE
0cE
0dE
1eE
1fE
0gE
1hE
0iE
0jE
1kE
0lE
0mE
1nE
0oE
0pE
1qE
0rE
0sE
1tE
0uE
0vE
1wE
0xE
0yE
1zE
0{E
0|E
1}E
0~E
1!F
0"F
1#F
0$F
0%F
1&F
0'F
0(F
1)F
0*F
0+F
1,F
0-F
0.F
1/F
00F
01F
02F
13F
04F
05F
06F
17F
08F
09F
1:F
0;F
0<F
1=F
0>F
0?F
1@F
0AF
0BF
1CF
0DF
0EF
1FF
0GF
0HF
1IF
0JF
0KF
1LF
0MF
0NF
1OF
0PF
0QF
1RF
0SF
0TF
1UF
0VF
0WF
1XF
0YF
0ZF
1[F
0\F
0]F
1^F
0_F
0`F
1aF
0bF
0cF
1dF
0eF
0fF
1gF
0hF
0iF
1jF
0kF
0lF
1mF
0nF
1oF
1pF
0qF
1rF
0sF
0tF
1uF
0vF
0wF
1xF
0yF
0zF
1{F
0|F
0}F
1~F
0!G
0"G
1#G
0$G
1%G
0&G
1'G
0(G
0)G
1*G
0+G
0,G
1-G
0.G
0/G
10G
01G
02G
13G
04G
05G
16G
07G
08G
19G
0:G
0;G
0<G
1=G
0>G
0?G
0@G
1AG
0BG
0CG
1DG
0EG
0FG
1GG
0HG
0IG
1JG
0KG
0LG
1MG
0NG
0OG
1PG
0QG
0RG
1SG
0TG
0UG
1VG
0WG
0XG
1YG
0ZG
0[G
1\G
0]G
0^G
1_G
0`G
0aG
1bG
0cG
0dG
1eG
0fG
0gG
1hG
0iG
0jG
1kG
0lG
0mG
1nG
0oG
0pG
1qG
0rG
0sG
1tG
0uG
1vG
0wG
1xG
0yG
1zG
0{G
1|G
0}G
0~G
1!H
0"H
0#H
1$H
0%H
0&H
1'H
0(H
0)H
1*H
0+H
1,H
0-H
1.H
0/H
00H
11H
02H
03H
14H
05H
06H
17H
08H
09H
1:H
0;H
0<H
1=H
0>H
0?H
0@H
1AH
0BH
1CH
0DH
0EH
0FH
1GH
0HH
0IH
0JH
0KH
1LH
0MH
0NH
1OH
0PH
0QH
1RH
0SH
0TH
1UH
0VH
0WH
1XH
0YH
0ZH
1[H
0\H
0]H
1^H
0_H
0`H
1aH
0bH
0cH
1dH
0eH
0fH
1gH
0hH
0iH
1jH
0kH
0lH
1mH
0nH
0oH
1pH
0qH
0rH
1sH
0tH
0uH
1vH
0wH
0xH
1yH
0zH
0{H
1|H
0}H
0~H
1!I
0"I
1#I
1$I
0%I
1&I
0'I
0(I
1)I
0*I
0+I
1,I
0-I
0.I
1/I
00I
01I
12I
03I
04I
15I
06I
07I
18I
09I
1:I
0;I
1<I
0=I
0>I
1?I
0@I
0AI
1BI
0CI
0DI
1EI
0FI
0GI
1HI
0II
0JI
1KI
0LI
0MI
1NI
0OI
1PI
1QI
1RI
1SI
0TI
0UI
1VI
0WI
0XI
0YI
0ZI
1[I
0\I
0]I
1^I
0_I
0`I
1aI
0bI
0cI
1dI
0eI
0fI
1gI
0hI
0iI
1jI
0kI
0lI
1mI
0nI
0oI
1pI
0qI
0rI
1sI
0tI
0uI
1vI
0wI
0xI
1yI
0zI
0{I
1|I
0}I
0~I
1!J
0"J
0#J
1$J
0%J
0&J
1'J
0(J
0)J
1*J
0+J
0,J
1-J
0.J
0/J
10J
01J
02J
13J
04J
15J
16J
07J
18J
09J
0:J
1;J
0<J
0=J
1>J
0?J
0@J
1AJ
0BJ
0CJ
1DJ
0EJ
0FJ
1GJ
0HJ
0IJ
1JJ
0KJ
0LJ
1MJ
0NJ
0OJ
1PJ
0QJ
0RJ
1SJ
0TJ
0UJ
1VJ
0WJ
1XJ
0YJ
1ZJ
0[J
0\J
1]J
0^J
0_J
0`J
1aJ
1bJ
0cJ
0dJ
0eJ
1fJ
0gJ
0hJ
1iJ
0jJ
0kJ
1lJ
0mJ
0nJ
1oJ
0pJ
0qJ
1rJ
0sJ
0tJ
1uJ
0vJ
0wJ
1xJ
0yJ
0zJ
1{J
0|J
0}J
1~J
0!K
0"K
1#K
0$K
0%K
1&K
0'K
0(K
1)K
0*K
0+K
1,K
0-K
0.K
1/K
00K
01K
12K
03K
14K
15K
06K
17K
08K
09K
1:K
0;K
0<K
1=K
0>K
0?K
1@K
0AK
0BK
1CK
0DK
0EK
1FK
0GK
0HK
1IK
0JK
0KK
1LK
0MK
0NK
1OK
0PK
0QK
1RK
0SK
0TK
1UK
0VK
0WK
1XK
0YK
0ZK
1[K
0\K
1]K
0^K
1_K
0`K
0aK
0bK
1cK
0dK
0eK
1fK
0gK
1hK
0iK
0jK
0kK
0lK
0mK
0nK
0oK
1pK
0qK
1rK
0sK
0tK
0uK
1vK
0wK
0xK
1yK
0zK
0{K
1|K
0}K
0~K
1!L
0"L
0#L
1$L
0%L
0&L
1'L
0(L
0)L
1*L
0+L
0,L
1-L
0.L
0/L
10L
01L
02L
13L
04L
05L
16L
07L
08L
19L
0:L
0;L
1<L
0=L
0>L
1?L
0@L
0AL
1BL
0CL
0DL
1EL
0FL
0GL
1HL
0IL
1JL
1KL
0LL
1ML
0NL
0OL
1PL
0QL
0RL
1SL
0TL
0UL
1VL
0WL
1XL
0YL
1ZL
0[L
0\L
1]L
0^L
0_L
1`L
0aL
0bL
1cL
0dL
0eL
1fL
0gL
0hL
1iL
0jL
0kL
1lL
0mL
0nL
1oL
0pL
0qL
0rL
1sL
0tL
0uL
1vL
0wL
1xL
0yL
0zL
0{L
1|L
0}L
0~L
0!M
0"M
0#M
1$M
0%M
0&M
0'M
1(M
0)M
0*M
1+M
0,M
0-M
0.M
0/M
00M
11M
02M
03M
14M
05M
06M
17M
08M
09M
1:M
0;M
0<M
1=M
0>M
0?M
1@M
0AM
0BM
1CM
0DM
0EM
1FM
0GM
0HM
1IM
0JM
0KM
1LM
0MM
0NM
1OM
0PM
0QM
1RM
0SM
0TM
1UM
0VM
0WM
1XM
0YM
0ZM
1[M
0\M
0]M
1^M
0_M
1`M
1aM
0bM
1cM
0dM
0eM
1fM
0gM
0hM
1iM
0jM
0kM
1lM
0mM
0nM
1oM
0pM
0qM
1rM
0sM
0tM
1uM
0vM
0wM
1xM
0yM
0zM
1{M
0|M
0}M
1~M
0!N
0"N
1#N
0$N
0%N
1&N
0'N
1(N
0)N
1*N
0+N
0,N
0-N
0.N
0/N
00N
01N
02N
03N
04N
05N
06N
07N
08N
09N
0:N
0;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0DN
0EN
0FN
0GN
0HN
1IN
0JN
1KN
1LN
0MN
0NN
1ON
0PN
1QN
0RN
0SN
0TN
0UN
0VN
0WN
0XN
0YN
0ZN
0[N
0\N
0]N
0^N
0_N
0`N
1aN
1bN
0cN
0dN
0eN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
0uN
0vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
0~N
0!O
0"O
0#O
0$O
0%O
0&O
1'O
0(O
0)O
0*O
0+O
0,O
0-O
0.O
0/O
00O
01O
02O
03O
04O
05O
16O
07O
08O
09O
0:O
0;O
0<O
0=O
0>O
0?O
0@O
0AO
0BO
0CO
0DO
0EO
0FO
0GO
0HO
0IO
1JO
0KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
0SO
1TO
1UO
0VO
0WO
0XO
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0iO
0jO
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0yO
0zO
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
0+P
0,P
0-P
0.P
0/P
00P
01P
02P
03P
04P
05P
06P
07P
08P
09P
0:P
0;P
0<P
0=P
0>P
0?P
0@P
0AP
0BP
0CP
0DP
0EP
0FP
0GP
0HP
0IP
0JP
0KP
0LP
0MP
0NP
0OP
0PP
0QP
0RP
0SP
0TP
0UP
0VP
0WP
0XP
0YP
0ZP
0[P
0\P
0]P
0^P
0_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0mP
0nP
0oP
0pP
0qP
0rP
0sP
0tP
0uP
0vP
0wP
0xP
0yP
0zP
0{P
0|P
0}P
0~P
0!Q
0"Q
0#Q
0$Q
0%Q
0&Q
0'Q
0(Q
0)Q
0*Q
0+Q
0,Q
0-Q
0.Q
0/Q
00Q
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0@Q
0AQ
0BQ
0CQ
0DQ
0EQ
0FQ
0GQ
0HQ
0IQ
0JQ
0KQ
0LQ
0MQ
0NQ
0OQ
0PQ
0QQ
0RQ
0SQ
0TQ
0UQ
0VQ
0WQ
0XQ
0YQ
1ZQ
0[Q
0\Q
0]Q
1^Q
1_Q
1`Q
1aQ
1bQ
1cQ
1dQ
1eQ
1fQ
1gQ
1hQ
1iQ
1jQ
1kQ
1lQ
1mQ
1nQ
1oQ
1pQ
1qQ
1rQ
1sQ
1tQ
1uQ
1vQ
1wQ
1xQ
1yQ
1zQ
0{Q
0|Q
0}Q
0~Q
0!R
0"R
0#R
0$R
0%R
0&R
0'R
0(R
0)R
0*R
0+R
0,R
0-R
0.R
0/R
00R
01R
02R
03R
04R
05R
06R
07R
08R
09R
0:R
0;R
0<R
0=R
0>R
0?R
0@R
0AR
0BR
0CR
0DR
0ER
0FR
0GR
0HR
0IR
0JR
0KR
0LR
0MR
0NR
0OR
0PR
0QR
0RR
0SR
0TR
0UR
0VR
0WR
0XR
0YR
0ZR
0[R
0\R
0]R
0^R
0_R
0`R
0aR
0bR
0cR
0dR
0eR
0fR
0gR
0hR
0iR
0jR
0kR
0lR
0mR
0nR
0oR
0pR
0qR
0rR
0sR
0tR
0uR
0vR
0wR
0xR
0yR
0zR
1{R
0|R
0}R
0~R
0!S
0"S
0#S
0$S
0%S
0&S
0'S
0(S
0)S
0*S
0+S
0,S
0-S
0.S
0/S
00S
01S
02S
03S
04S
05S
06S
07S
08S
09S
0:S
0;S
0<S
0=S
0>S
0?S
0@S
0AS
0BS
0CS
0DS
0ES
0FS
0GS
0HS
0IS
0JS
0KS
0LS
0MS
0NS
0OS
0PS
0QS
0RS
0SS
0TS
0US
0VS
0WS
0XS
0YS
0ZS
0[S
0\S
0]S
0^S
0_S
0`S
0aS
0bS
0cS
0dS
0eS
0fS
0gS
0hS
0iS
0jS
0kS
0lS
0mS
0nS
0oS
0pS
0qS
0rS
0sS
0tS
0uS
0vS
0wS
0xS
0yS
0zS
0{S
0|S
0}S
0~S
0!T
0"T
0#T
0$T
0%T
0&T
0'T
0(T
0)T
0*T
0+T
0,T
0-T
0.T
0/T
00T
01T
02T
03T
04T
05T
06T
07T
08T
09T
0:T
0;T
0<T
0=T
0>T
0?T
0@T
0AT
1BT
0CT
0DT
0ET
0FT
0GT
0HT
0IT
0JT
0KT
0LT
0MT
0NT
0OT
0PT
0QT
0RT
0ST
0TT
0UT
0VT
0WT
0XT
0YT
0ZT
0[T
0\T
0]T
0^T
0_T
0`T
0aT
0bT
0cT
0dT
0eT
0fT
0gT
0hT
0iT
0jT
0kT
0lT
0mT
0nT
0oT
0pT
0qT
0rT
0sT
0tT
0uT
0vT
0wT
0xT
0yT
0zT
0{T
0|T
0}T
0~T
0!U
0"U
1#U
0$U
0%U
0&U
0'U
0(U
0)U
0*U
0+U
0,U
0-U
0.U
0/U
00U
01U
02U
03U
04U
05U
06U
07U
08U
09U
0:U
0;U
0<U
0=U
0>U
0?U
0@U
0AU
0BU
0CU
0DU
0EU
0FU
0GU
0HU
0IU
0JU
0KU
0LU
0MU
0NU
0OU
0PU
0QU
0RU
0SU
0TU
0UU
0VU
0WU
0XU
0YU
0ZU
0[U
0\U
0]U
1^U
0_U
0`U
1aU
1bU
0cU
0dU
0eU
0fU
0gU
1hU
0iU
0jU
1kU
0lU
0mU
1nU
0oU
0pU
1qU
0rU
1sU
1tU
1uU
0vU
0wU
1xU
0yU
0zU
1{U
0|U
0}U
1~U
0!V
0"V
1#V
0$V
0%V
1&V
0'V
1(V
1)V
1*V
0+V
0,V
1-V
0.V
0/V
00V
01V
02V
03V
04V
05V
06V
07V
08V
09V
0:V
0;V
0<V
0=V
0>V
0?V
0@V
0AV
0BV
0CV
0DV
0EV
0FV
0GV
0HV
0IV
0JV
0KV
0LV
0MV
0NV
0OV
0PV
0QV
0RV
0SV
0TV
0UV
0VV
0WV
0XV
0YV
0ZV
z[V
0\V
z]V
z^V
z_V
z`V
zaV
zbV
xcV
zdV
xeV
zfV
xgV
zhV
xiV
zjV
0kV
0lV
0mV
0nV
1oV
1pV
1qV
1rV
1sV
0tV
0uV
0vV
0wV
0xV
0yV
0zV
0{V
0|V
0}V
0~V
0!W
0"W
0#W
0$W
0%W
0&W
0'W
0(W
0)W
0*W
1+W
1,W
0-W
1.W
1/W
00W
11W
12W
03W
14W
15W
06W
07W
08W
19W
0:W
0;W
0<W
0=W
0>W
0?W
0@W
0AW
0BW
0CW
0DW
0EW
0FW
0GW
0HW
0IW
0JW
0KW
0LW
0MW
0NW
0OW
0PW
0QW
0RW
0SW
0TW
0UW
0VW
0WW
0XW
0YW
0ZW
0[W
0\W
0]W
0^W
0_W
0`W
0aW
0bW
0cW
0dW
0eW
0fW
0gW
0hW
0iW
0jW
0kW
0lW
0mW
0nW
0oW
0pW
0qW
0rW
0sW
0tW
0uW
0vW
0wW
1xW
0yW
0zW
0{W
0|W
1}W
0~W
0!X
0"X
0#X
0$X
0%X
0&X
0'X
1(X
0)X
0*X
0+X
0,X
0-X
0.X
0/X
00X
01X
12X
03X
04X
05X
16X
17X
18X
09X
0:X
0;X
0<X
0=X
0>X
0?X
1@X
0AX
0BX
0CX
0DX
0EX
0FX
0GX
0HX
0IX
0JX
0KX
0LX
0MX
0NX
0OX
0PX
0QX
0RX
0SX
0TX
0UX
0VX
0WX
1XX
0YX
0ZX
0[X
0\X
0]X
0^X
1_X
0`X
0aX
0bX
0cX
0dX
0eX
0fX
0gX
0hX
0iX
0jX
0kX
0lX
0mX
0nX
0oX
0pX
0qX
0rX
0sX
0tX
0uX
0vX
0wX
0xX
0yX
0zX
0{X
0|X
0}X
0~X
0!Y
0"Y
0#Y
0$Y
0%Y
1&Y
0'Y
0(Y
0)Y
0*Y
0+Y
0,Y
0-Y
0.Y
0/Y
00Y
01Y
02Y
03Y
04Y
05Y
06Y
07Y
08Y
09Y
1:Y
0;Y
1<Y
0=Y
0>Y
0?Y
0@Y
0AY
0BY
0CY
0DY
0EY
0FY
0GY
0HY
0IY
0JY
0KY
0LY
0MY
0NY
0OY
0PY
0QY
0RY
0SY
0TY
0UY
0VY
0WY
0XY
0YY
0ZY
0[Y
0\Y
0]Y
0^Y
0_Y
0`Y
0aY
0bY
0cY
0dY
0eY
0fY
0gY
0hY
0iY
0jY
0kY
0lY
0mY
0nY
0oY
0pY
0qY
0rY
0sY
0tY
1uY
0vY
0wY
zxY
0$Z
0#Z
0"Z
0!Z
0~Y
0}Y
0|Y
0{Y
0zY
0yY
0.Z
0-Z
0,Z
0+Z
0*Z
0)Z
0(Z
0'Z
0&Z
0%Z
0BZ
0AZ
0@Z
0?Z
0>Z
0=Z
0<Z
0;Z
0:Z
09Z
08Z
07Z
06Z
05Z
04Z
03Z
02Z
01Z
00Z
0/Z
0bZ
0aZ
0`Z
0_Z
0^Z
0]Z
0\Z
0[Z
0ZZ
0YZ
0XZ
0WZ
0VZ
0UZ
0TZ
0SZ
0RZ
0QZ
0PZ
0OZ
0NZ
0MZ
0LZ
0KZ
0JZ
0IZ
0HZ
0GZ
0FZ
0EZ
0DZ
0CZ
0lZ
0kZ
0jZ
0iZ
0hZ
0gZ
0fZ
0eZ
0dZ
0cZ
0.[
0-[
0,[
0+[
0*[
0)[
0([
0'[
0&[
0%[
0$[
0#[
0"[
0![
0~Z
0}Z
0|Z
0{Z
0zZ
0yZ
0xZ
0wZ
0vZ
0uZ
0tZ
0sZ
0rZ
0qZ
0pZ
0oZ
0nZ
0mZ
0N[
0M[
0L[
0K[
0J[
0I[
0H[
0G[
0F[
0E[
0D[
0C[
0B[
0A[
0@[
0?[
0>[
0=[
0<[
0;[
0:[
09[
08[
07[
06[
05[
04[
03[
02[
01[
00[
0/[
0S[
0R[
0Q[
0P[
0O[
0s[
0r[
0q[
0p[
0o[
0n[
0m[
0l[
0k[
0j[
0i[
0h[
0g[
0f[
0e[
0d[
0c[
0b[
0a[
0`[
0_[
0^[
0][
0\[
0[[
0Z[
0Y[
0X[
0W[
0V[
0U[
0T[
0&\
0%\
0$\
0#\
0"\
0!\
0~[
0}[
0|[
0{[
0z[
0y[
0x[
0w[
0v[
0u[
0t[
0F\
0E\
0D\
0C\
0B\
0A\
0@\
0?\
0>\
0=\
0<\
0;\
0:\
09\
08\
07\
06\
05\
04\
03\
02\
01\
00\
0/\
0.\
0-\
0,\
0+\
0*\
0)\
0(\
0'\
0L\
0K\
0J\
0I\
0H\
0G\
0S\
0R\
0Q\
0P\
0O\
0N\
0M\
0s\
0r\
0q\
0p\
0o\
0n\
0m\
0l\
0k\
0j\
0i\
0h\
0g\
0f\
0e\
0d\
0c\
0b\
0a\
0`\
0_\
0^\
0]\
0\\
0[\
0Z\
0Y\
0X\
0W\
0V\
0U\
0T\
0w\
0v\
0u\
0t\
09]
08]
07]
06]
05]
04]
03]
02]
01]
00]
0/]
0.]
0-]
0,]
0+]
0*]
0)]
0(]
0']
0&]
0%]
0$]
0#]
0"]
0!]
0~\
0}\
0|\
0{\
0z\
0y\
0x\
0@]
0?]
0>]
0=]
0<]
0;]
0:]
0`]
0_]
0^]
0]]
0\]
0[]
0Z]
0Y]
0X]
0W]
0V]
0U]
0T]
0S]
0R]
0Q]
0P]
0O]
0N]
0M]
0L]
0K]
0J]
0I]
0H]
0G]
0F]
0E]
0D]
0C]
0B]
0A]
zp]
0o]
0n]
0m]
0l]
0k]
0j]
0i]
0h]
0g]
0f]
0e]
0d]
0c]
0b]
0a]
0"^
0!^
0~]
0}]
0|]
0{]
0z]
0y]
0x]
0w]
0v]
0u]
0t]
0s]
0r]
0q]
0,^
0+^
0*^
0)^
0(^
0'^
0&^
0%^
0$^
0#^
0=^
0<^
0;^
0:^
09^
08^
07^
06^
05^
04^
03^
02^
01^
00^
0/^
0.^
0-^
0]^
0\^
0[^
0Z^
0Y^
0X^
0W^
0V^
0U^
0T^
0S^
0R^
0Q^
0P^
0O^
0N^
0M^
0L^
0K^
0J^
0I^
0H^
0G^
0F^
0E^
0D^
0C^
0B^
0A^
0@^
0?^
0>^
zf^
ze^
0d^
zc^
zb^
za^
z`^
z_^
z^^
0(_
0'_
0&_
0%_
0$_
0#_
0"_
0!_
0~^
0}^
0|^
0{^
0z^
0y^
0x^
0w^
0v^
0u^
0t^
0s^
0r^
0q^
0p^
0o^
0n^
0m^
0l^
0k^
0j^
0i^
0h^
0g^
0H_
0G_
0F_
0E_
0D_
0C_
0B_
0A_
0@_
0?_
0>_
0=_
0<_
0;_
0:_
09_
08_
07_
06_
05_
04_
03_
02_
01_
00_
0/_
0._
0-_
0,_
0+_
0*_
0)_
0h_
0g_
0f_
0e_
0d_
0c_
0b_
0a_
0`_
0__
0^_
0]_
0\_
0[_
0Z_
0Y_
0X_
0W_
0V_
0U_
0T_
0S_
0R_
0Q_
0P_
0O_
0N_
0M_
0L_
0K_
0J_
0I_
0*`
0)`
0(`
0'`
0&`
0%`
0$`
0#`
0"`
0!`
0~_
0}_
0|_
0{_
0z_
0y_
0x_
0w_
0v_
0u_
0t_
0s_
0r_
0q_
0p_
0o_
0n_
0m_
0l_
0k_
0j_
0i_
04`
03`
02`
01`
00`
0/`
0.`
0-`
0,`
0+`
08`
07`
06`
05`
0X`
0W`
0V`
0U`
0T`
0S`
0R`
0Q`
0P`
0O`
0N`
0M`
0L`
0K`
0J`
0I`
0H`
0G`
0F`
0E`
0D`
0C`
0B`
0A`
0@`
0?`
0>`
0=`
0<`
0;`
0:`
09`
0x`
0w`
0v`
0u`
0t`
0s`
0r`
0q`
0p`
0o`
0n`
0m`
0l`
0k`
0j`
0i`
0h`
0g`
0f`
0e`
0d`
0c`
0b`
0a`
0``
0_`
0^`
0]`
0\`
0[`
0Z`
0Y`
0:a
09a
08a
07a
06a
05a
04a
03a
02a
01a
00a
0/a
0.a
0-a
0,a
0+a
0*a
0)a
0(a
0'a
0&a
0%a
0$a
0#a
0"a
0!a
0~`
0}`
0|`
0{`
0z`
0y`
z=a
z<a
0;a
0Ma
0La
0Ka
0Ja
0Ia
0Ha
0Ga
0Fa
0Ea
0Da
0Ca
0Ba
0Aa
0@a
0?a
0>a
0Va
0Ua
0Ta
0Sa
0Ra
0Qa
0Pa
0Oa
0Na
0na
0ma
0la
0ka
0ja
0ia
0ha
0ga
0fa
0ea
0da
0ca
0ba
0aa
0`a
0_a
z^a
z]a
z\a
z[a
zZa
zYa
zXa
zWa
0~a
0}a
0|a
0{a
0za
0ya
0xa
0wa
0va
0ua
0ta
0sa
0ra
0qa
0pa
0oa
0+b
0*b
0)b
0(b
0'b
0&b
0%b
0$b
0#b
0"b
0!b
0;b
0:b
09b
08b
07b
06b
05b
04b
03b
02b
01b
00b
0/b
0.b
0-b
0,b
0Cb
0Bb
0Ab
0@b
0?b
0>b
0=b
0<b
0Ob
0Nb
0Mb
0Lb
0Kb
0Jb
0Ib
0Hb
0Gb
0Fb
0Eb
0Db
0Zb
0Yb
0Xb
0Wb
0Vb
0Ub
0Tb
0Sb
0Rb
0Qb
0Pb
0zb
0yb
0xb
0wb
0vb
0ub
0tb
0sb
0rb
0qb
0pb
0ob
0nb
0mb
0lb
0kb
0jb
0ib
0hb
0gb
0fb
0eb
0db
0cb
0bb
0ab
0`b
0_b
0^b
0]b
0\b
0[b
0&c
0%c
0$c
0#c
0"c
0!c
0~b
0}b
0|b
0{b
0>c
0=c
0<c
0;c
0:c
09c
08c
07c
06c
05c
04c
03c
02c
01c
00c
0/c
z.c
z-c
z,c
z+c
z*c
z)c
z(c
z'c
0^c
0]c
0\c
0[c
0Zc
0Yc
0Xc
0Wc
0Vc
0Uc
0Tc
0Sc
0Rc
0Qc
0Pc
0Oc
0Nc
0Mc
0Lc
0Kc
0Jc
0Ic
0Hc
0Gc
0Fc
0Ec
0Dc
0Cc
0Bc
0Ac
0@c
0?c
0nc
0mc
0lc
0kc
0jc
0ic
0hc
0gc
0fc
0ec
0dc
0cc
0bc
0ac
0`c
0_c
00d
0/d
0.d
0-d
0,d
0+d
0*d
0)d
0(d
0'd
0&d
0%d
0$d
0#d
0"d
0!d
0~c
0}c
0|c
0{c
0zc
0yc
0xc
0wc
0vc
0uc
0tc
0sc
0rc
0qc
0pc
0oc
07d
06d
05d
04d
03d
02d
01d
0Qd
0Pd
0Od
0Nd
0Md
0Ld
0Kd
0Jd
0Id
0Hd
0Gd
0Fd
0Ed
0Dd
0Cd
0Bd
0Ad
0@d
0?d
0>d
0=d
0<d
0;d
0:d
09d
08d
0qd
0pd
0od
0nd
0md
0ld
0kd
0jd
0id
0hd
0gd
0fd
0ed
0dd
0cd
0bd
0ad
0`d
0_d
0^d
0]d
0\d
0[d
0Zd
0Yd
0Xd
0Wd
0Vd
0Ud
0Td
0Sd
0Rd
0xd
0wd
0vd
0ud
0td
0sd
0rd
0"e
0!e
0~d
0}d
0|d
0{d
0zd
0yd
z2e
z1e
z0e
z/e
z.e
z-e
z,e
z+e
0*e
z)e
0(e
z'e
z&e
0%e
z$e
z#e
0?e
0>e
0=e
0<e
0;e
0:e
09e
08e
07e
06e
05e
04e
03e
0_e
0^e
0]e
0\e
0[e
0Ze
0Ye
0Xe
0We
0Ve
0Ue
0Te
0Se
0Re
0Qe
0Pe
0Oe
0Ne
0Me
0Le
0Ke
0Je
0Ie
0He
0Ge
0Fe
0Ee
0De
0Ce
0Be
0Ae
0@e
0ge
0fe
0ee
0de
0ce
0be
0ae
0`e
0oe
0ne
0me
0le
0ke
0je
0ie
0he
0we
0ve
0ue
0te
0se
0re
0qe
0pe
0{e
0ze
0ye
0xe
0'f
0&f
0%f
0$f
0#f
0"f
0!f
0~e
0}e
0|e
0Gf
0Ff
0Ef
0Df
0Cf
0Bf
0Af
0@f
0?f
0>f
0=f
0<f
0;f
0:f
09f
08f
07f
06f
05f
04f
03f
02f
01f
00f
0/f
0.f
0-f
0,f
0+f
0*f
0)f
0(f
0gf
0ff
0ef
0df
0cf
0bf
0af
0`f
0_f
0^f
0]f
0\f
0[f
0Zf
0Yf
0Xf
0Wf
0Vf
0Uf
0Tf
0Sf
0Rf
0Qf
0Pf
0Of
0Nf
0Mf
0Lf
0Kf
0Jf
0If
0Hf
0wf
0vf
0uf
0tf
0sf
0rf
0qf
0pf
zof
znf
zmf
zlf
zkf
zjf
zif
zhf
0{f
0zf
0yf
0xf
1-g
0,g
0+g
1*g
0)g
0(g
1'g
0&g
1%g
0$g
0#g
1"g
0!g
0~f
1}f
1|f
0Mg
0Lg
0Kg
0Jg
0Ig
0Hg
0Gg
0Fg
0Eg
0Dg
0Cg
0Bg
0Ag
0@g
0?g
0>g
0=g
0<g
0;g
0:g
09g
08g
07g
06g
05g
04g
03g
02g
01g
00g
0/g
0.g
0mg
0lg
0kg
0jg
0ig
0hg
0gg
0fg
0eg
0dg
0cg
0bg
0ag
0`g
0_g
0^g
0]g
0\g
0[g
0Zg
0Yg
0Xg
0Wg
0Vg
0Ug
0Tg
0Sg
0Rg
0Qg
0Pg
0Og
0Ng
0ug
0tg
0sg
0rg
0qg
0pg
0og
0ng
0}g
0|g
0{g
0zg
0yg
0xg
0wg
0vg
0/h
0.h
0-h
0,h
0+h
0*h
0)h
0(h
0'h
0&h
0%h
0$h
0#h
0"h
0!h
0~g
03h
02h
01h
00h
zSh
zRh
0Qh
0Ph
0Oh
0Nh
0Mh
0Lh
0Kh
0Jh
0Ih
0Hh
0Gh
0Fh
0Eh
0Dh
0Ch
0Bh
0Ah
0@h
0?h
0>h
z=h
0<h
0;h
0:h
09h
08h
07h
06h
05h
04h
0Uh
0Th
0\h
0[h
0Zh
0Yh
0Xh
0Wh
0Vh
0|h
0{h
0zh
0yh
0xh
0wh
0vh
0uh
0th
0sh
0rh
0qh
0ph
0oh
0nh
0mh
0lh
0kh
0jh
0ih
0hh
0gh
0fh
0eh
0dh
0ch
0bh
0ah
0`h
0_h
0^h
0]h
0"i
0!i
0~h
0}h
0)i
0(i
0'i
0&i
0%i
0$i
0#i
0-i
0,i
0+i
0*i
04i
z3i
z2i
z1i
z0i
z/i
z.i
08i
07i
06i
05i
0Bi
0Ai
0@i
0?i
0>i
0=i
0<i
0;i
0:i
09i
zRi
zQi
zPi
zOi
zNi
zMi
zLi
zKi
0Ji
zIi
0Hi
zGi
zFi
0Ei
zDi
zCi
0bi
0ai
0`i
0_i
0^i
0]i
0\i
0[i
0Zi
0Yi
0Xi
0Wi
0Vi
0Ui
0Ti
0Si
0$j
0#j
0"j
0!j
0~i
0}i
0|i
0{i
0zi
0yi
0xi
0wi
0vi
0ui
0ti
0si
0ri
0qi
0pi
0oi
0ni
0mi
0li
0ki
0ji
0ii
0hi
0gi
0fi
0ei
0di
0ci
z'j
z&j
0%j
z*j
z)j
1(j
z-j
z,j
0+j
z0j
z/j
0.j
z3j
z2j
01j
05j
04j
0:j
09j
08j
07j
06j
0@j
0?j
0>j
0=j
0<j
0;j
0Hj
0Gj
0Fj
0Ej
0Dj
0Cj
0Bj
0Aj
0Mj
0Lj
0Kj
0Jj
0Ij
0Sj
zRj
zQj
zPj
zOj
zNj
0Yj
0Xj
0Wj
0Vj
0Uj
0Tj
0yj
0xj
0wj
0vj
0uj
0tj
0sj
0rj
0qj
0pj
0oj
0nj
0mj
0lj
0kj
0jj
0ij
0hj
0gj
0fj
0ej
0dj
0cj
0bj
0aj
0`j
0_j
0^j
0]j
0\j
0[j
0Zj
0~j
0}j
0|j
0{j
0zj
0&k
0%k
0$k
0#k
0"k
0!k
00k
0/k
0.k
0-k
0,k
0+k
0*k
0)k
0(k
0'k
05k
04k
03k
02k
01k
0;k
0:k
09k
08k
07k
06k
0@k
0?k
0>k
0=k
0<k
0Fk
0Ek
0Dk
0Ck
0Bk
0Ak
0Jk
0Ik
0Hk
0Gk
0Nk
0Mk
0Lk
zKk
0bk
0ak
0`k
0_k
0^k
0]k
0\k
0[k
0Zk
0Yk
0Xk
0Wk
0Vk
0Uk
0Tk
0Sk
0Rk
0Qk
0Pk
0Ok
0rk
0qk
0pk
0ok
0nk
0mk
0lk
0kk
0jk
0ik
0hk
0gk
0fk
0ek
0dk
0ck
z4l
z3l
z2l
z1l
z0l
z/l
z.l
z-l
0,l
z+l
0*l
z)l
z(l
0'l
z&l
z%l
z$l
z#l
z"l
z!l
z~k
z}k
z|k
z{k
zzk
zyk
zxk
zwk
zvk
zuk
ztk
zsk
0Tl
0Sl
0Rl
0Ql
0Pl
0Ol
0Nl
0Ml
0Ll
0Kl
0Jl
0Il
0Hl
0Gl
0Fl
0El
0Dl
0Cl
0Bl
0Al
0@l
0?l
0>l
0=l
0<l
0;l
0:l
09l
08l
07l
06l
05l
ztl
zsl
zrl
zql
zpl
zol
znl
zml
0ll
zkl
0jl
zil
zhl
0gl
zfl
zel
zdl
zcl
zbl
zal
z`l
z_l
z^l
z]l
z\l
z[l
zZl
zYl
zXl
zWl
zVl
zUl
0vl
0ul
0xl
0wl
0~l
0}l
0|l
0{l
0zl
0yl
0@m
0?m
0>m
0=m
0<m
0;m
0:m
09m
08m
07m
06m
05m
04m
03m
02m
01m
00m
0/m
0.m
0-m
0,m
0+m
0*m
0)m
0(m
0'm
0&m
0%m
0$m
0#m
0"m
0!m
0Dm
0Cm
0Bm
0Am
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Km
0Jm
0Im
0Hm
0Gm
0Fm
0Em
0lm
0km
0jm
0im
0hm
0gm
0fm
0em
0dm
0cm
0bm
0am
0`m
0_m
0^m
0]m
z\m
z[m
0Zm
zYm
zXm
zWm
0Vm
zUm
0|m
0{m
0zm
0ym
0xm
0wm
0vm
0um
0tm
0sm
0rm
0qm
0pm
0om
0nm
0mm
06n
05n
04n
03n
02n
01n
00n
0/n
0.n
0-n
0,n
0+n
0*n
0)n
0(n
0'n
z&n
z%n
0$n
z#n
z"n
z!n
0~m
z}m
0Fn
0En
0Dn
0Cn
0Bn
0An
0@n
0?n
0>n
0=n
0<n
0;n
0:n
09n
08n
07n
0Jn
0In
0Hn
0Gn
0Zn
0Yn
0Xn
0Wn
0Vn
0Un
0Tn
0Sn
0Rn
0Qn
0Pn
0On
0Nn
0Mn
0Ln
0Kn
0jn
0in
0hn
0gn
0fn
0en
0dn
0cn
0bn
0an
0`n
0_n
0^n
0]n
0\n
0[n
0,o
0+o
0*o
0)o
0(o
0'o
0&o
0%o
0$o
0#o
0"o
0!o
0~n
0}n
0|n
0{n
0zn
0yn
0xn
0wn
0vn
0un
0tn
0sn
0rn
0qn
0pn
0on
0nn
0mn
0ln
0kn
06o
05o
04o
03o
02o
01o
00o
0/o
0.o
0-o
0Vo
0Uo
0To
0So
0Ro
0Qo
0Po
0Oo
0No
0Mo
0Lo
0Ko
0Jo
0Io
0Ho
0Go
0Fo
0Eo
0Do
0Co
0Bo
0Ao
0@o
0?o
0>o
0=o
0<o
0;o
0:o
09o
08o
07o
0^o
0]o
0\o
0[o
0Zo
0Yo
0Xo
0Wo
0~o
0}o
0|o
0{o
0zo
0yo
0xo
0wo
0vo
0uo
0to
0so
0ro
0qo
0po
0oo
0no
0mo
0lo
0ko
0jo
0io
0ho
0go
0fo
0eo
0do
0co
0bo
0ao
0`o
0_o
0@p
0?p
0>p
0=p
0<p
0;p
0:p
09p
08p
07p
06p
05p
04p
03p
02p
01p
00p
0/p
0.p
0-p
0,p
0+p
0*p
0)p
0(p
0'p
0&p
0%p
0$p
0#p
0"p
0!p
0Jp
0Ip
0Hp
0Gp
0Fp
0Ep
0Dp
0Cp
0Bp
0Ap
0Rp
0Qp
0Pp
0Op
0Np
0Mp
0Lp
0Kp
0rp
0qp
0pp
0op
0np
0mp
0lp
0kp
0jp
0ip
0hp
0gp
0fp
0ep
0dp
0cp
0bp
0ap
0`p
0_p
0^p
0]p
0\p
0[p
0Zp
0Yp
0Xp
0Wp
0Vp
0Up
0Tp
0Sp
0|p
0{p
0zp
0yp
0xp
0wp
0vp
0up
0tp
0sp
0&q
0%q
0$q
0#q
0"q
0!q
0~p
0}p
0.q
0-q
0,q
0+q
0*q
0)q
0(q
0'q
06q
05q
04q
03q
02q
01q
00q
0/q
0Vq
0Uq
0Tq
0Sq
0Rq
0Qq
0Pq
0Oq
0Nq
0Mq
0Lq
0Kq
0Jq
0Iq
0Hq
0Gq
0Fq
0Eq
0Dq
0Cq
0Bq
0Aq
0@q
0?q
0>q
0=q
0<q
0;q
0:q
09q
08q
07q
0vq
0uq
0tq
0sq
0rq
0qq
0pq
0oq
0nq
0mq
0lq
0kq
0jq
0iq
0hq
0gq
0fq
0eq
0dq
0cq
0bq
0aq
0`q
0_q
0^q
0]q
0\q
0[q
0Zq
0Yq
0Xq
0Wq
0"r
0!r
0~q
0}q
0|q
0{q
0zq
0yq
0xq
0wq
0Br
0Ar
0@r
0?r
0>r
0=r
0<r
0;r
0:r
09r
08r
07r
06r
05r
04r
03r
02r
01r
00r
0/r
0.r
0-r
0,r
0+r
0*r
0)r
0(r
0'r
0&r
0%r
0$r
0#r
zar
z`r
z_r
0^r
z]r
z\r
z[r
zZr
zYr
zXr
zWr
zVr
zUr
zTr
zSr
zRr
zQr
zPr
zOr
zNr
zMr
zLr
zKr
zJr
zIr
zHr
zGr
zFr
zEr
zDr
zCr
0hr
zgr
zfr
0er
zdr
0cr
zbr
0pr
0or
znr
zmr
0lr
zkr
0jr
zir
0tr
0sr
0rr
0qr
z5s
z4s
z3s
02s
z1s
z0s
z/s
z.s
z-s
z,s
z+s
z*s
z)s
z(s
z's
z&s
z%s
z$s
z#s
z"s
z!s
z~r
z}r
z|r
z{r
zzr
zyr
zxr
zwr
zvr
zur
0<s
z;s
z:s
09s
z8s
07s
z6s
0Ds
0Cs
0Bs
0As
0@s
0?s
0>s
0=s
zds
zcs
zbs
zas
z`s
z_s
z^s
z]s
0\s
z[s
0Zs
zYs
zXs
0Ws
zVs
zUs
0Ts
zSs
0Rs
zQs
zPs
zOs
zNs
zMs
0Ls
zKs
0Js
zIs
zHs
zGs
zFs
zEs
0ts
0ss
0rs
0qs
0ps
0os
0ns
0ms
0ls
0ks
0js
0is
0hs
0gs
0fs
0es
0ws
0vs
0us
z8t
z7t
z6t
05t
z4t
z3t
z2t
z1t
z0t
z/t
z.t
z-t
z,t
z+t
z*t
z)t
z(t
z't
z&t
z%t
z$t
z#t
z"t
z!t
z~s
z}s
z|s
z{s
zzs
zys
zxs
zWt
zVt
zUt
0Tt
zSt
zRt
zQt
zPt
zOt
zNt
zMt
zLt
zKt
zJt
zIt
zHt
zGt
zFt
zEt
zDt
zCt
zBt
zAt
z@t
z?t
z>t
z=t
z<t
z;t
z:t
z9t
zvt
zut
ztt
0st
zrt
zqt
zpt
zot
znt
zmt
zlt
zkt
zjt
zit
zht
zgt
zft
zet
zdt
zct
zbt
zat
z`t
z_t
z^t
z]t
z\t
z[t
zZt
zYt
zXt
z7u
z6u
z5u
04u
z3u
z2u
z1u
z0u
z/u
z.u
z-u
z,u
z+u
z*u
z)u
z(u
z'u
z&u
z%u
z$u
z#u
z"u
z!u
z~t
z}t
z|t
z{t
zzt
zyt
zxt
zwt
0;u
0:u
09u
08u
0Fu
0Eu
0Du
0Cu
0Bu
0Au
0@u
0?u
0>u
0=u
0<u
0Ju
0Iu
0Hu
0Gu
0Nu
0Mu
0Lu
0Ku
0Qu
0Pu
0Ou
0Tu
0Su
0Ru
0Zu
0Yu
0Xu
0Wu
0Vu
0Uu
0^u
0]u
0\u
0[u
0bu
0au
0`u
0_u
0hu
zgu
zfu
zeu
zdu
zcu
znu
0mu
zlu
zku
0ju
ziu
0pu
zou
0ru
zqu
0su
0tu
0uu
0vu
0wu
0xu
0yu
0zu
0{u
0|u
0}u
0~u
0!v
0"v
0#v
0$v
0%v
0&v
0'v
0(v
0)v
0*v
0+v
0,v
0-v
0.v
0/v
00v
01v
02v
03v
04v
05v
06v
07v
08v
09v
0:v
0;v
0<v
0=v
0>v
0?v
0@v
0Av
0Bv
0Cv
0Dv
0Ev
0Fv
0Gv
0Hv
0Iv
0Jv
0Kv
0Lv
0Mv
0Nv
0Ov
0Pv
0Qv
0Rv
0Sv
0Tv
0Uv
0Vv
0Wv
0Xv
0Yv
0Zv
0[v
0\v
0]v
0^v
0_v
0`v
0av
0bv
0cv
0dv
0ev
0fv
0gv
0hv
0iv
0jv
0kv
0lv
0mv
0nv
0ov
0pv
0qv
0rv
0sv
0tv
0uv
0vv
0wv
0xv
0yv
0zv
0{v
0|v
0}v
0~v
0!w
0"w
0#w
0$w
0%w
0&w
0'w
0(w
0)w
0*w
0+w
0,w
0-w
0.w
0/w
00w
01w
02w
03w
04w
05w
06w
07w
08w
09w
0:w
0;w
0<w
0=w
0>w
0?w
0@w
0Aw
0Bw
0Cw
0Dw
0Ew
0Fw
0Gw
0Hw
0Iw
0Jw
0Kw
0Lw
0Mw
0Nw
0Ow
0Pw
0Qw
0Rw
0Sw
0Tw
0Uw
0Vw
0Ww
0Xw
0Yw
0Zw
0[w
0\w
0]w
0^w
0_w
0`w
0aw
0bw
0cw
0dw
0ew
0fw
0gw
0hw
0iw
0jw
0kw
0lw
0mw
0nw
0ow
0pw
0qw
0rw
0sw
0tw
0uw
0vw
0ww
0xw
0yw
0zw
0{w
0|w
0}w
0~w
0!x
0"x
0#x
0$x
0%x
0&x
0'x
0(x
0)x
0*x
0+x
0,x
0-x
0.x
0/x
00x
01x
02x
03x
04x
05x
06x
07x
08x
09x
0:x
0;x
0<x
0=x
0>x
0?x
0@x
0Ax
0Bx
0Cx
0Dx
0Ex
0Fx
0Gx
0Hx
0Ix
0Jx
0Kx
0Lx
0Mx
0Nx
0Ox
0Px
0Qx
0Rx
0Sx
0Tx
0Ux
0Vx
0Wx
0Xx
0Yx
0Zx
0[x
0\x
0]x
0^x
0_x
0`x
0ax
0bx
0cx
0dx
0ex
0fx
0gx
0hx
0ix
0jx
0kx
0lx
0mx
0nx
0ox
0px
0qx
0rx
0sx
0tx
0ux
0vx
0wx
0xx
0Zy
0Yy
0Xy
0Wy
0Vy
0Uy
0Ty
0Sy
0Ry
0Qy
0Py
0Oy
0Ny
0My
0Ly
0Ky
0Jy
0Iy
0Hy
0Gy
0Fy
0Ey
0Dy
0Cy
0By
0Ay
0@y
0?y
0>y
0=y
0<y
0;y
0:y
09y
08y
07y
06y
05y
04y
03y
02y
01y
00y
0/y
0.y
0-y
0,y
0+y
0*y
0)y
0(y
0'y
0&y
0%y
0$y
0#y
0"y
0!y
0~x
0}x
0|x
0{x
0zx
0yx
0[y
0\y
0]y
0^y
0@z
0?z
0>z
0=z
0<z
0;z
0:z
09z
08z
07z
06z
05z
04z
03z
02z
01z
00z
0/z
0.z
0-z
0,z
0+z
0*z
0)z
0(z
0'z
0&z
0%z
0$z
0#z
0"z
0!z
0~y
0}y
0|y
0{y
0zy
0yy
0xy
0wy
0vy
0uy
0ty
0sy
0ry
0qy
0py
0oy
0ny
0my
0ly
0ky
0jy
0iy
0hy
0gy
0fy
0ey
0dy
0cy
0by
0ay
0`y
0_y
0"{
0!{
0~z
0}z
0|z
0{z
0zz
0yz
0xz
0wz
0vz
0uz
0tz
0sz
0rz
0qz
0pz
0oz
0nz
0mz
0lz
0kz
0jz
0iz
0hz
0gz
0fz
0ez
0dz
0cz
0bz
0az
0`z
0_z
0^z
0]z
0\z
0[z
0Zz
0Yz
0Xz
0Wz
0Vz
0Uz
0Tz
0Sz
0Rz
0Qz
0Pz
0Oz
0Nz
0Mz
0Lz
0Kz
0Jz
0Iz
0Hz
0Gz
0Fz
0Ez
0Dz
0Cz
0Bz
0Az
0b{
0a{
0`{
0_{
0^{
0]{
0\{
0[{
0Z{
0Y{
0X{
0W{
0V{
0U{
0T{
0S{
0R{
0Q{
0P{
0O{
0N{
0M{
0L{
0K{
0J{
0I{
0H{
0G{
0F{
0E{
0D{
0C{
0B{
0A{
0@{
0?{
0>{
0={
0<{
0;{
0:{
09{
08{
07{
06{
05{
04{
03{
02{
01{
00{
0/{
0.{
0-{
0,{
0+{
0*{
0){
0({
0'{
0&{
0%{
0${
0#{
0D|
0C|
0B|
0A|
0@|
0?|
0>|
0=|
0<|
0;|
0:|
09|
08|
07|
06|
05|
04|
03|
02|
01|
00|
0/|
0.|
0-|
0,|
0+|
0*|
0)|
0(|
0'|
0&|
0%|
0$|
0#|
0"|
0!|
0~{
0}{
0|{
0{{
0z{
0y{
0x{
0w{
0v{
0u{
0t{
0s{
0r{
0q{
0p{
0o{
0n{
0m{
0l{
0k{
0j{
0i{
0h{
0g{
0f{
0e{
0d{
0c{
0&}
0%}
0$}
0#}
0"}
0!}
0~|
0}|
0||
0{|
0z|
0y|
0x|
0w|
0v|
0u|
0t|
0s|
0r|
0q|
0p|
0o|
0n|
0m|
0l|
0k|
0j|
0i|
0h|
0g|
0f|
0e|
0d|
0c|
0b|
0a|
0`|
0_|
0^|
0]|
0\|
0[|
0Z|
0Y|
0X|
0W|
0V|
0U|
0T|
0S|
0R|
0Q|
0P|
0O|
0N|
0M|
0L|
0K|
0J|
0I|
0H|
0G|
0F|
0E|
0'}
0(}
0)}
0*}
0+}
0,}
0-}
0.}
0/}
00}
01}
02}
03}
04}
05}
06}
07}
08}
09}
0:}
0;}
0<}
0=}
0>}
0?}
0@}
0A}
0B}
0C}
0D}
0E}
0F}
0G}
0H}
0I}
0J}
0,~
0+~
0*~
0)~
0(~
0'~
0&~
0%~
0$~
0#~
0"~
0!~
0~}
0}}
0|}
0{}
0z}
0y}
0x}
0w}
0v}
0u}
0t}
0s}
0r}
0q}
0p}
0o}
0n}
0m}
0l}
0k}
0j}
0i}
0h}
0g}
0f}
0e}
0d}
0c}
0b}
0a}
0`}
0_}
0^}
0]}
0\}
0[}
0Z}
0Y}
0X}
0W}
0V}
0U}
0T}
0S}
0R}
0Q}
0P}
0O}
0N}
0M}
0L}
0K}
0-~
0.~
0/~
00~
0p~
0o~
0n~
0m~
0l~
0k~
0j~
0i~
0h~
0g~
0f~
0e~
0d~
0c~
0b~
0a~
0`~
0_~
0^~
0]~
0\~
0[~
0Z~
0Y~
0X~
0W~
0V~
0U~
0T~
0S~
0R~
0Q~
0P~
0O~
0N~
0M~
0L~
0K~
0J~
0I~
0H~
0G~
0F~
0E~
0D~
0C~
0B~
0A~
0@~
0?~
0>~
0=~
0<~
0;~
0:~
09~
08~
07~
06~
05~
04~
03~
02~
01~
0R!!
0Q!!
0P!!
0O!!
0N!!
0M!!
0L!!
0K!!
0J!!
0I!!
0H!!
0G!!
0F!!
0E!!
0D!!
0C!!
0B!!
0A!!
0@!!
0?!!
0>!!
0=!!
0<!!
0;!!
0:!!
09!!
08!!
07!!
06!!
05!!
04!!
03!!
02!!
01!!
00!!
0/!!
0.!!
0-!!
0,!!
0+!!
0*!!
0)!!
0(!!
0'!!
0&!!
0%!!
0$!!
0#!!
0"!!
0!!!
0~~
0}~
0|~
0{~
0z~
0y~
0x~
0w~
0v~
0u~
0t~
0s~
0r~
0q~
04"!
03"!
02"!
01"!
00"!
0/"!
0."!
0-"!
0,"!
0+"!
0*"!
0)"!
0("!
0'"!
0&"!
0%"!
0$"!
0#"!
0""!
0!"!
0~!!
0}!!
0|!!
0{!!
0z!!
0y!!
0x!!
0w!!
0v!!
0u!!
0t!!
0s!!
0r!!
0q!!
0p!!
0o!!
0n!!
0m!!
0l!!
0k!!
0j!!
0i!!
0h!!
0g!!
0f!!
0e!!
0d!!
0c!!
0b!!
0a!!
0`!!
0_!!
0^!!
0]!!
0\!!
0[!!
0Z!!
0Y!!
0X!!
0W!!
0V!!
0U!!
0T!!
0S!!
05"!
06"!
07"!
08"!
1x"!
0w"!
0v"!
1u"!
0t"!
0s"!
1r"!
0q"!
1p"!
0o"!
0n"!
1m"!
0l"!
0k"!
1j"!
1i"!
0h"!
0g"!
0f"!
0e"!
0d"!
0c"!
0b"!
0a"!
0`"!
0_"!
0^"!
0]"!
0\"!
0["!
0Z"!
0Y"!
0X"!
0W"!
0V"!
0U"!
0T"!
0S"!
0R"!
0Q"!
0P"!
0O"!
0N"!
0M"!
0L"!
0K"!
0J"!
0I"!
0H"!
0G"!
0F"!
0E"!
0D"!
0C"!
0B"!
0A"!
0@"!
0?"!
0>"!
0="!
0<"!
0;"!
0:"!
09"!
0Z#!
0Y#!
0X#!
0W#!
0V#!
0U#!
0T#!
0S#!
0R#!
0Q#!
0P#!
0O#!
0N#!
0M#!
0L#!
0K#!
0J#!
0I#!
0H#!
0G#!
0F#!
0E#!
0D#!
0C#!
0B#!
0A#!
0@#!
0?#!
0>#!
0=#!
0<#!
0;#!
0:#!
09#!
08#!
07#!
06#!
05#!
04#!
03#!
02#!
01#!
00#!
0/#!
0.#!
0-#!
0,#!
0+#!
0*#!
0)#!
0(#!
0'#!
0&#!
0%#!
0$#!
0##!
0"#!
0!#!
0~"!
0}"!
0|"!
0{"!
0z"!
0y"!
0<$!
0;$!
0:$!
09$!
08$!
07$!
06$!
05$!
04$!
03$!
02$!
01$!
00$!
0/$!
0.$!
0-$!
0,$!
0+$!
0*$!
0)$!
0($!
0'$!
0&$!
0%$!
0$$!
0#$!
0"$!
0!$!
0~#!
0}#!
0|#!
0{#!
0z#!
0y#!
0x#!
0w#!
0v#!
0u#!
0t#!
0s#!
0r#!
0q#!
0p#!
0o#!
0n#!
0m#!
0l#!
0k#!
0j#!
0i#!
0h#!
0g#!
0f#!
0e#!
0d#!
0c#!
0b#!
0a#!
0`#!
0_#!
0^#!
0]#!
0\#!
0[#!
0=$!
0>$!
0?$!
0@$!
0A$!
0B$!
0C$!
0D$!
0E$!
0F$!
0G$!
0H$!
0I$!
0J$!
0K$!
0L$!
0M$!
0N$!
0O$!
0P$!
0Q$!
0R$!
0S$!
0T$!
0U$!
0V$!
0W$!
0X$!
0Y$!
0Z$!
0[$!
0\$!
0>%!
0=%!
0<%!
0;%!
0:%!
09%!
08%!
07%!
06%!
05%!
04%!
03%!
02%!
01%!
00%!
0/%!
0.%!
0-%!
0,%!
0+%!
0*%!
0)%!
0(%!
0'%!
0&%!
0%%!
0$%!
0#%!
0"%!
0!%!
0~$!
0}$!
0|$!
0{$!
0z$!
0y$!
0x$!
0w$!
0v$!
0u$!
0t$!
0s$!
0r$!
0q$!
0p$!
0o$!
0n$!
0m$!
0l$!
0k$!
0j$!
0i$!
0h$!
0g$!
0f$!
0e$!
0d$!
0c$!
0b$!
0a$!
0`$!
0_$!
0^$!
0]$!
0?%!
0@%!
0A%!
0B%!
0$&!
0#&!
0"&!
0!&!
0~%!
0}%!
0|%!
0{%!
0z%!
0y%!
0x%!
0w%!
0v%!
0u%!
0t%!
0s%!
0r%!
0q%!
0p%!
0o%!
0n%!
0m%!
0l%!
0k%!
0j%!
0i%!
0h%!
0g%!
0f%!
0e%!
0d%!
0c%!
0b%!
0a%!
0`%!
0_%!
0^%!
0]%!
0\%!
0[%!
0Z%!
0Y%!
0X%!
0W%!
0V%!
0U%!
0T%!
0S%!
0R%!
0Q%!
0P%!
0O%!
0N%!
0M%!
0L%!
0K%!
0J%!
0I%!
0H%!
0G%!
0F%!
0E%!
0D%!
0C%!
0%&!
0&&!
0'&!
0(&!
0)&!
0*&!
0+&!
0,&!
0-&!
0.&!
0/&!
00&!
01&!
02&!
03&!
04&!
05&!
06&!
07&!
08&!
09&!
0:&!
0;&!
0<&!
0=&!
0>&!
0?&!
0@&!
0A&!
0B&!
0C&!
0D&!
0E&!
0F&!
0G&!
0H&!
0I&!
0J&!
0K&!
0L&!
0M&!
0N&!
0O&!
0P&!
0Q&!
0R&!
0S&!
0T&!
0U&!
0V&!
0W&!
0X&!
0Y&!
0Z&!
0<'!
0;'!
0:'!
09'!
08'!
07'!
06'!
05'!
04'!
03'!
02'!
01'!
00'!
0/'!
0.'!
0-'!
0,'!
0+'!
0*'!
0)'!
0('!
0''!
0&'!
0%'!
0$'!
0#'!
0"'!
0!'!
0~&!
0}&!
0|&!
0{&!
0z&!
0y&!
0x&!
0w&!
0v&!
0u&!
0t&!
0s&!
0r&!
0q&!
0p&!
0o&!
0n&!
0m&!
0l&!
0k&!
0j&!
0i&!
0h&!
0g&!
0f&!
0e&!
0d&!
0c&!
0b&!
0a&!
0`&!
0_&!
0^&!
0]&!
0\&!
0[&!
0|'!
0{'!
0z'!
0y'!
0x'!
0w'!
0v'!
0u'!
0t'!
0s'!
0r'!
0q'!
0p'!
0o'!
0n'!
0m'!
0l'!
0k'!
0j'!
0i'!
0h'!
0g'!
0f'!
0e'!
0d'!
0c'!
0b'!
0a'!
0`'!
0_'!
0^'!
0]'!
0\'!
0['!
0Z'!
0Y'!
0X'!
0W'!
0V'!
0U'!
0T'!
0S'!
0R'!
0Q'!
0P'!
0O'!
0N'!
0M'!
0L'!
0K'!
0J'!
0I'!
0H'!
0G'!
0F'!
0E'!
0D'!
0C'!
0B'!
0A'!
0@'!
0?'!
0>'!
0='!
0}'!
0~'!
0!(!
0"(!
0#(!
0$(!
0%(!
0&(!
0f(!
0e(!
0d(!
0c(!
0b(!
0a(!
0`(!
0_(!
0^(!
0](!
0\(!
0[(!
0Z(!
0Y(!
0X(!
0W(!
0V(!
0U(!
0T(!
0S(!
0R(!
0Q(!
0P(!
0O(!
0N(!
0M(!
0L(!
0K(!
0J(!
0I(!
0H(!
0G(!
0F(!
0E(!
0D(!
0C(!
0B(!
0A(!
0@(!
0?(!
0>(!
0=(!
0<(!
0;(!
0:(!
09(!
08(!
07(!
06(!
05(!
04(!
03(!
02(!
01(!
00(!
0/(!
0.(!
0-(!
0,(!
0+(!
0*(!
0)(!
0((!
0'(!
0g(!
0h(!
0i(!
0j(!
0k(!
0l(!
0m(!
0n(!
0o(!
0p(!
0q(!
0r(!
0s(!
0{(!
0z(!
0y(!
0x(!
1w(!
1v(!
1u(!
1t(!
z%)!
z$)!
z#)!
z")!
z!)!
z~(!
z}(!
z|(!
x.)!
x-)!
x,)!
x+)!
x*)!
x))!
x()!
x')!
x&)!
06)!
05)!
04)!
03)!
12)!
11)!
10)!
1/)!
z>)!
z=)!
z<)!
z;)!
z:)!
z9)!
z8)!
z7)!
xG)!
xF)!
xE)!
xD)!
xC)!
xB)!
xA)!
x@)!
x?)!
$end
#20000
1'
1*
1ZV
1*,
10,
1\V
1K,
1_e
1L.
1J.
1bk
1xl
1pu
1W.
1u0
1-,
0,,
0R,
1O,
0t0
02)!
16)!
0oV
1kV
1v0
#20001
19w
1Ew
1}u
11v
1Iv
1Ov
1wu
1C}
1G}
1-~
15"!
1=$!
1A$!
1E$!
1I$!
1K&!
1O&!
1S&!
1W&!
1}'!
1#(!
1g(!
1k(!
1CZ
1DZ
1EZ
1FZ
1GZ
1HZ
1IZ
1JZ
1SZ
1TZ
1UZ
1VZ
1WZ
1XZ
1YZ
1ZZ
1.[
1%[
1&[
1*[
1-[
1uZ
1wZ
1H:
1J:
1jU
1?:
1zU
1A:
1T:
1M:
1gU
1!=
1U<
0P;
1f:
1Y:
1S:
1Q:
1D:
1U:
0V<
0W<
1V:
1P:
1X=
1R:
1]:
1W:
1TB
0DA
0f@
1@@
1[B
0[=
1]B
1R<
0Y=
1v<
0\=
1iB
0Z=
1PB
0^<
1\B
0VC
1t<
1T<
0]=
1vB
0]B
1x<
1_B
0^=
1'C
0.W
0/W
0kD
0}<
0_=
12C
0}W
0`=
1>C
0a=
1GC
0b=
1RC
0c=
1^C
0d=
1@B
0e=
15A
0f=
1+A
0g=
1)B
0h=
15B
0i=
1o@
0j=
1b@
0k=
1U@
0l=
1J@
0m=
1vA
0n=
1s@
0o=
1=@
0p=
1eA
0q=
1YA
0r=
1NA
0s=
1AA
0t=
1hA
0w?
1u=
0(@
1x?
1)@
#20416
01)!
15)!
0pV
1lV
#20832
00)!
14)!
0qV
1mV
#21248
0/)!
13)!
0rV
1nV
#21667
12)!
06)!
1oV
0kV
#22083
11)!
05)!
1pV
0lV
#22499
10)!
04)!
1qV
0mV
#22915
1/)!
03)!
1rV
0nV
#23334
02)!
16)!
0oV
1kV
1ru
1;"
1,^
1vY
1=Y
1`X
1'W
0sV
1(W
#23750
01)!
15)!
0pV
1lV
#24166
00)!
14)!
0qV
1mV
#24582
0/)!
13)!
0rV
1nV
#25001
12)!
06)!
1oV
0kV
#25417
11)!
05)!
1pV
0lV
#25833
10)!
04)!
1qV
0mV
#26249
1/)!
03)!
1rV
0nV
#26668
02)!
16)!
0oV
1kV
#27084
01)!
15)!
0pV
1lV
#27500
00)!
14)!
0qV
1mV
#27916
0/)!
13)!
0rV
1nV
#28335
12)!
06)!
1oV
0kV
#28751
11)!
05)!
1pV
0lV
#29167
10)!
04)!
1qV
0mV
#29583
1/)!
03)!
1rV
0nV
#30000
b0 0
0.,
#30002
02)!
16)!
0oV
1kV
#30418
01)!
15)!
0pV
1lV
#30834
00)!
14)!
0qV
1mV
#31250
0/)!
13)!
0rV
1nV
#31669
12)!
06)!
1oV
0kV
#32085
11)!
05)!
1pV
0lV
#32501
10)!
04)!
1qV
0mV
#32917
1/)!
03)!
1rV
0nV
#33336
02)!
16)!
0oV
1kV
#33752
01)!
15)!
0pV
1lV
#34168
00)!
14)!
0qV
1mV
#34584
0/)!
13)!
0rV
1nV
#35003
12)!
06)!
1oV
0kV
#35419
11)!
05)!
1pV
0lV
#35835
10)!
04)!
1qV
0mV
#36251
1/)!
03)!
1rV
0nV
#36670
02)!
16)!
0oV
1kV
#37086
01)!
15)!
0pV
1lV
#37502
00)!
14)!
0qV
1mV
#37918
0/)!
13)!
0rV
1nV
#38337
12)!
06)!
1oV
0kV
#38753
11)!
05)!
1pV
0lV
#39169
10)!
04)!
1qV
0mV
#39585
1/)!
03)!
1rV
0nV
#40000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#50000
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
#60000
1'
1*
1ZV
1*,
10,
1\V
1K,
1^e
0_e
0bk
1ak
1wl
0xl
1pu
0u0
1w0
1,,
1R,
1t0
0v0
02)!
16)!
0w0
0oV
1kV
1v0
1x0
0x0
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
0pu
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
1oV
0kV
#60001
0C}
0G}
0-~
05"!
0=$!
0A$!
0E$!
0I$!
0K&!
0O&!
0S&!
0W&!
0}'!
0#(!
0g(!
0k(!
0CZ
0DZ
0EZ
0FZ
0GZ
0HZ
0IZ
0JZ
0SZ
0TZ
0UZ
0VZ
0WZ
0XZ
0YZ
0ZZ
#80000
0'
0*
0ZV
0*,
00,
0\V
0K,
#100000
1'
1*
1ZV
1*,
10,
1\V
1K,
1_e
1bk
1xl
1pu
1S,
1u0
0R,
0O,
0t0
02)!
16)!
1w0
0oV
1kV
1T,
0v0
1x0
0ru
0;"
#100416
01)!
15)!
0pV
1lV
#100832
00)!
14)!
0qV
1mV
#101248
0/)!
13)!
0rV
1nV
#101667
12)!
06)!
1oV
0kV
#102083
11)!
05)!
1pV
0lV
#102499
10)!
04)!
1qV
0mV
#102915
1/)!
03)!
1rV
0nV
#103334
02)!
16)!
0oV
1kV
#103750
01)!
15)!
0pV
1lV
#104166
00)!
14)!
0qV
1mV
#104582
0/)!
13)!
0rV
1nV
#105001
12)!
06)!
1oV
0kV
#105417
11)!
05)!
1pV
0lV
#105833
10)!
04)!
1qV
0mV
#106249
1/)!
03)!
1rV
0nV
#106668
02)!
16)!
0oV
1kV
#107084
01)!
15)!
0pV
1lV
#107500
00)!
14)!
0qV
1mV
#107916
0/)!
13)!
0rV
1nV
#108335
12)!
06)!
1oV
0kV
#108751
11)!
05)!
1pV
0lV
#109167
10)!
04)!
1qV
0mV
#109583
1/)!
03)!
1rV
0nV
#110002
02)!
16)!
0oV
1kV
#110418
01)!
15)!
0pV
1lV
#110834
00)!
14)!
0qV
1mV
#111250
0/)!
13)!
0rV
1nV
#111669
12)!
06)!
1oV
0kV
#112085
11)!
05)!
1pV
0lV
#112501
10)!
04)!
1qV
0mV
#112917
1/)!
03)!
1rV
0nV
#113336
02)!
16)!
0oV
1kV
#113752
01)!
15)!
0pV
1lV
#114168
00)!
14)!
0qV
1mV
#114584
0/)!
13)!
0rV
1nV
#115003
12)!
06)!
1oV
0kV
#115419
11)!
05)!
1pV
0lV
#115835
10)!
04)!
1qV
0mV
#116251
1/)!
03)!
1rV
0nV
#116670
02)!
16)!
0oV
1kV
#117086
01)!
15)!
0pV
1lV
#117502
00)!
14)!
0qV
1mV
#117918
0/)!
13)!
0rV
1nV
#118337
12)!
06)!
1oV
0kV
#118753
11)!
05)!
1pV
0lV
#119169
10)!
04)!
1qV
0mV
#119585
1/)!
03)!
1rV
0nV
#120000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#130000
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
#140000
1'
1*
1ZV
1*,
10,
1\V
1K,
1]e
0^e
0_e
1`k
0bk
0ak
1pu
0S,
1U,
0u0
0w0
1y0
1R,
0T,
1t0
1v0
0x0
02)!
16)!
0U,
0y0
0oV
1kV
1T,
1V,
0v0
1x0
1z0
0V,
0z0
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
0pu
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
1oV
0kV
1ru
1;"
1+^
0,^
1Hx
1Fx
1Bx
1Ax
1+x
1.x
1)x
1%x
1$x
1"x
1|w
1{w
1ew
1hw
1cw
1_w
1Yw
1\w
1Ww
1Sw
1DX
1HX
1PX
1RX
1bX
1fX
1nX
1pX
1+Y
1.Y
12Y
16Y
1?Y
1CY
1KY
1MY
1eY
1hY
1lY
1pY
1wY
1>Y
1aX
1:"
1D"
1N"
0'W
0&Y
11X
0xW
1)W
1mY
1oY
1fY
1LY
1DY
1FY
13Y
15Y
1,Y
1oX
1gX
1iX
1QX
1IX
1KX
1sV
0(W
1qY
17Y
1A"
1>"
1J"
1G"
0)W
1SX
1qX
1-Y
1NY
1gY
1(W
1*W
07Y
0qY
0J"
0G"
0A"
0>"
0*W
1qY
1rY
1OY
17Y
18Y
1rX
1]X
1TX
18"
16"
14"
12"
1C"
1@"
1="
1A"
1>"
1L"
1I"
1F"
1J"
1G"
#160000
0'
0*
0ZV
0*,
00,
0\V
0K,
#180000
1'
1*
1ZV
1*,
10,
1\V
1K,
1_e
1bk
1pu
1u0
0R,
1O,
0t0
02)!
16)!
0oV
1kV
1v0
#180416
01)!
15)!
0pV
1lV
#180832
00)!
14)!
0qV
1mV
#181248
0/)!
13)!
0rV
1nV
#181667
12)!
06)!
1oV
0kV
#182083
11)!
05)!
1pV
0lV
#182499
10)!
04)!
1qV
0mV
#182915
1/)!
03)!
1rV
0nV
#183334
02)!
16)!
0oV
1kV
#183750
01)!
15)!
0pV
1lV
#184166
00)!
14)!
0qV
1mV
#184582
0/)!
13)!
0rV
1nV
#185001
12)!
06)!
1oV
0kV
#185417
11)!
05)!
1pV
0lV
#185833
10)!
04)!
1qV
0mV
#186249
1/)!
03)!
1rV
0nV
#186668
02)!
16)!
0oV
1kV
#187084
01)!
15)!
0pV
1lV
#187500
00)!
14)!
0qV
1mV
#187916
0/)!
13)!
0rV
1nV
#188335
12)!
06)!
1oV
0kV
#188751
11)!
05)!
1pV
0lV
#189167
10)!
04)!
1qV
0mV
#189583
1/)!
03)!
1rV
0nV
#190002
02)!
16)!
0oV
1kV
#190418
01)!
15)!
0pV
1lV
#190834
00)!
14)!
0qV
1mV
#191250
0/)!
13)!
0rV
1nV
#191669
12)!
06)!
1oV
0kV
#192085
11)!
05)!
1pV
0lV
#192501
10)!
04)!
1qV
0mV
#192917
1/)!
03)!
1rV
0nV
#193336
02)!
16)!
0oV
1kV
#193752
01)!
15)!
0pV
1lV
#194168
00)!
14)!
0qV
1mV
#194584
0/)!
13)!
0rV
1nV
#195003
12)!
06)!
1oV
0kV
#195419
11)!
05)!
1pV
0lV
#195835
10)!
04)!
1qV
0mV
#196251
1/)!
03)!
1rV
0nV
#196670
02)!
16)!
0oV
1kV
0ru
0;"
#197086
01)!
15)!
0pV
1lV
#197502
00)!
14)!
0qV
1mV
#197918
0/)!
13)!
0rV
1nV
#198337
12)!
06)!
1oV
0kV
#198753
11)!
05)!
1pV
0lV
#199169
10)!
04)!
1qV
0mV
#199585
1/)!
03)!
1rV
0nV
#200000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#210000
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
#220000
1'
1*
1ZV
1*,
10,
1\V
1K,
1^e
0_e
0bk
1ak
1pu
0u0
1w0
1R,
1t0
0v0
02)!
16)!
0w0
1y0
0oV
1kV
1v0
0x0
0y0
1x0
1z0
0z0
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
0pu
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
1oV
0kV
#240000
0'
0*
0ZV
0*,
00,
0\V
0K,
#260000
1'
1*
1ZV
1*,
10,
1\V
1K,
1_e
1bk
1pu
1S,
1u0
0R,
0O,
0t0
02)!
16)!
1U,
1w0
0oV
1kV
0T,
0v0
1y0
1V,
0x0
1z0
#260416
01)!
15)!
0pV
1lV
#260832
00)!
14)!
0qV
1mV
#261248
0/)!
13)!
0rV
1nV
#261667
12)!
06)!
1oV
0kV
#262083
11)!
05)!
1pV
0lV
#262499
10)!
04)!
1qV
0mV
#262915
1/)!
03)!
1rV
0nV
#263334
02)!
16)!
0oV
1kV
#263750
01)!
15)!
0pV
1lV
#264166
00)!
14)!
0qV
1mV
#264582
0/)!
13)!
0rV
1nV
#265001
12)!
06)!
1oV
0kV
#265417
11)!
05)!
1pV
0lV
#265833
10)!
04)!
1qV
0mV
#266249
1/)!
03)!
1rV
0nV
#266668
02)!
16)!
0oV
1kV
#267084
01)!
15)!
0pV
1lV
#267500
00)!
14)!
0qV
1mV
#267916
0/)!
13)!
0rV
1nV
#268335
12)!
06)!
1oV
0kV
#268751
11)!
05)!
1pV
0lV
#269167
10)!
04)!
1qV
0mV
#269583
1/)!
03)!
1rV
0nV
#270002
02)!
16)!
0oV
1kV
#270418
01)!
15)!
0pV
1lV
#270834
00)!
14)!
0qV
1mV
#271250
0/)!
13)!
0rV
1nV
#271669
12)!
06)!
1oV
0kV
#272085
11)!
05)!
1pV
0lV
#272501
10)!
04)!
1qV
0mV
#272917
1/)!
03)!
1rV
0nV
#273336
02)!
16)!
0oV
1kV
1ru
1;"
1,^
0:Y
1%W
1'W
0sV
1)W
0(W
1*W
#273752
01)!
15)!
0pV
1lV
#274168
00)!
14)!
0qV
1mV
#274584
0/)!
13)!
0rV
1nV
#275003
12)!
06)!
1oV
0kV
#275419
11)!
05)!
1pV
0lV
#275835
10)!
04)!
1qV
0mV
#276251
1/)!
03)!
1rV
0nV
#276670
02)!
16)!
0oV
1kV
#277086
01)!
15)!
0pV
1lV
#277502
00)!
14)!
0qV
1mV
#277918
0/)!
13)!
0rV
1nV
#278337
12)!
06)!
1oV
0kV
#278753
11)!
05)!
1pV
0lV
#279169
10)!
04)!
1qV
0mV
#279585
1/)!
03)!
1rV
0nV
#280000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#290000
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
#300000
1'
1*
1ZV
1*,
10,
1\V
1K,
1\e
0]e
0^e
0_e
1_k
0`k
0bk
0ak
1pu
0S,
0U,
1W,
0u0
0w0
0y0
1{0
1R,
1T,
0V,
1t0
1v0
1x0
0z0
02)!
16)!
0W,
0{0
0oV
1kV
0T,
1V,
1X,
0v0
0x0
1z0
1|0
0X,
0|0
x2)!
x6)!
x1)!
x5)!
x0)!
x4)!
x/)!
x3)!
0pu
12)!
06)!
11)!
05)!
10)!
04)!
1/)!
03)!
1oV
0kV
#320000
0'
0*
0ZV
0*,
00,
0\V
0K,
#340000
1'
1*
1ZV
1*,
10,
1\V
1K,
1_e
1bk
1pu
1u0
0R,
1O,
0t0
02)!
16)!
0oV
1kV
1v0
#340416
01)!
15)!
0pV
1lV
#340832
00)!
14)!
0qV
1mV
#341248
0/)!
13)!
0rV
1nV
#343333
12)!
06)!
1oV
0kV
#343749
11)!
05)!
1pV
0lV
#344165
10)!
04)!
1qV
0mV
#344581
1/)!
03)!
1rV
0nV
#346666
02)!
16)!
0oV
1kV
#347082
01)!
15)!
0pV
1lV
#347498
00)!
14)!
0qV
1mV
#347914
0/)!
13)!
0rV
1nV
#349999
12)!
06)!
1oV
0kV
#350415
11)!
05)!
1pV
0lV
#350831
10)!
04)!
1qV
0mV
#351247
1/)!
03)!
1rV
0nV
#353332
02)!
16)!
0oV
1kV
#353748
01)!
15)!
0pV
1lV
#354164
00)!
14)!
0qV
1mV
#354580
0/)!
13)!
0rV
1nV
#356665
12)!
06)!
1oV
0kV
#357081
11)!
05)!
1pV
0lV
#357497
10)!
04)!
1qV
0mV
#357913
1/)!
03)!
1rV
0nV
#359998
02)!
16)!
0oV
1kV
0ru
0;"
#360000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#360414
01)!
15)!
0pV
1lV
#360830
00)!
14)!
0qV
1mV
#361246
0/)!
13)!
0rV
1nV
#363331
12)!
06)!
1oV
0kV
#363747
11)!
05)!
1pV
0lV
#364163
10)!
04)!
1qV
0mV
#364579
1/)!
03)!
1rV
0nV
#366664
02)!
16)!
0oV
1kV
#367080
01)!
15)!
0pV
1lV
#367496
00)!
14)!
0qV
1mV
#367912
0/)!
13)!
0rV
1nV
#369997
12)!
06)!
1oV
0kV
#370413
11)!
05)!
1pV
0lV
#370829
10)!
04)!
1qV
0mV
#371245
1/)!
03)!
1rV
0nV
#373330
02)!
16)!
0oV
1kV
#373746
01)!
15)!
0pV
1lV
#374162
00)!
14)!
0qV
1mV
#374578
0/)!
13)!
0rV
1nV
#376663
12)!
06)!
1oV
0kV
#377079
11)!
05)!
1pV
0lV
#377495
10)!
04)!
1qV
0mV
#377911
1/)!
03)!
1rV
0nV
#380000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1^e
0_e
0bk
1ak
02)!
16)!
0u0
1w0
0oV
1kV
1R,
1t0
0v0
0w0
1v0
1x0
0x0
#380416
01)!
15)!
0pV
1lV
#380832
00)!
14)!
0qV
1mV
#381248
0/)!
13)!
0rV
1nV
#383333
12)!
06)!
1oV
0kV
#383749
11)!
05)!
1pV
0lV
#384165
10)!
04)!
1qV
0mV
#384581
1/)!
03)!
1rV
0nV
#386666
02)!
16)!
0oV
1kV
#387082
01)!
15)!
0pV
1lV
#387498
00)!
14)!
0qV
1mV
#387914
0/)!
13)!
0rV
1nV
#389999
12)!
06)!
1oV
0kV
#390415
11)!
05)!
1pV
0lV
#390831
10)!
04)!
1qV
0mV
#391247
1/)!
03)!
1rV
0nV
#393332
02)!
16)!
0oV
1kV
#393748
01)!
15)!
0pV
1lV
#394164
00)!
14)!
0qV
1mV
#394580
0/)!
13)!
0rV
1nV
#396665
12)!
06)!
1oV
0kV
#397081
11)!
05)!
1pV
0lV
#397497
10)!
04)!
1qV
0mV
#397913
1/)!
03)!
1rV
0nV
#399998
02)!
16)!
0oV
1kV
1ru
1;"
1*^
0+^
0,^
0%W
0'W
0gY
0-Y
1&Y
01X
1xW
0)W
08X
1tV
1sV
1(W
0*W
0tV
0(W
1*W
1uV
0uV
#400000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#400414
01)!
15)!
0pV
1lV
#400830
00)!
14)!
0qV
1mV
#401246
0/)!
13)!
0rV
1nV
#403331
12)!
06)!
1oV
0kV
#403747
11)!
05)!
1pV
0lV
#404163
10)!
04)!
1qV
0mV
#404579
1/)!
03)!
1rV
0nV
#406664
02)!
16)!
0oV
1kV
#407080
01)!
15)!
0pV
1lV
#407496
00)!
14)!
0qV
1mV
#407912
0/)!
13)!
0rV
1nV
#409997
12)!
06)!
1oV
0kV
#410413
11)!
05)!
1pV
0lV
#410829
10)!
04)!
1qV
0mV
#411245
1/)!
03)!
1rV
0nV
#413330
02)!
16)!
0oV
1kV
#413746
01)!
15)!
0pV
1lV
#414162
00)!
14)!
0qV
1mV
#414578
0/)!
13)!
0rV
1nV
#416663
12)!
06)!
1oV
0kV
#417079
11)!
05)!
1pV
0lV
#417495
10)!
04)!
1qV
0mV
#417911
1/)!
03)!
1rV
0nV
#420000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1S,
1u0
0oV
1kV
0R,
0O,
0t0
1w0
1T,
0v0
1x0
#420416
01)!
15)!
0pV
1lV
#420832
00)!
14)!
0qV
1mV
#421248
0/)!
13)!
0rV
1nV
#423333
12)!
06)!
1oV
0kV
#423749
11)!
05)!
1pV
0lV
#424165
10)!
04)!
1qV
0mV
#424581
1/)!
03)!
1rV
0nV
#426666
02)!
16)!
0oV
1kV
#427082
01)!
15)!
0pV
1lV
#427498
00)!
14)!
0qV
1mV
#427914
0/)!
13)!
0rV
1nV
#429999
12)!
06)!
1oV
0kV
#430415
11)!
05)!
1pV
0lV
#430831
10)!
04)!
1qV
0mV
#431247
1/)!
03)!
1rV
0nV
#433332
02)!
16)!
0oV
1kV
#433748
01)!
15)!
0pV
1lV
#434164
00)!
14)!
0qV
1mV
#434580
0/)!
13)!
0rV
1nV
#436665
12)!
06)!
1oV
0kV
#437081
11)!
05)!
1pV
0lV
#437497
10)!
04)!
1qV
0mV
#437913
1/)!
03)!
1rV
0nV
#439998
02)!
16)!
0oV
1kV
0ru
0;"
#440000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#440414
01)!
15)!
0pV
1lV
#440830
00)!
14)!
0qV
1mV
#441246
0/)!
13)!
0rV
1nV
#443331
12)!
06)!
1oV
0kV
#443747
11)!
05)!
1pV
0lV
#444163
10)!
04)!
1qV
0mV
#444579
1/)!
03)!
1rV
0nV
#446664
02)!
16)!
0oV
1kV
#447080
01)!
15)!
0pV
1lV
#447496
00)!
14)!
0qV
1mV
#447912
0/)!
13)!
0rV
1nV
#449997
12)!
06)!
1oV
0kV
#450413
11)!
05)!
1pV
0lV
#450829
10)!
04)!
1qV
0mV
#451245
1/)!
03)!
1rV
0nV
#453330
02)!
16)!
0oV
1kV
#453746
01)!
15)!
0pV
1lV
#454162
00)!
14)!
0qV
1mV
#454578
0/)!
13)!
0rV
1nV
#456663
12)!
06)!
1oV
0kV
#457079
11)!
05)!
1pV
0lV
#457495
10)!
04)!
1qV
0mV
#457911
1/)!
03)!
1rV
0nV
#460000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1]e
0^e
0_e
1`k
0bk
0ak
02)!
16)!
0S,
1U,
0u0
0w0
1y0
0oV
1kV
1R,
0T,
1t0
1v0
0x0
0U,
1W,
0y0
1{0
1T,
0V,
0v0
1x0
0z0
0W,
0{0
1V,
1X,
1z0
1|0
0X,
0|0
#460416
01)!
15)!
0pV
1lV
#460832
00)!
14)!
0qV
1mV
#461248
0/)!
13)!
0rV
1nV
#463333
12)!
06)!
1oV
0kV
#463749
11)!
05)!
1pV
0lV
#464165
10)!
04)!
1qV
0mV
#464581
1/)!
03)!
1rV
0nV
#466666
02)!
16)!
0oV
1kV
#467082
01)!
15)!
0pV
1lV
#467498
00)!
14)!
0qV
1mV
#467914
0/)!
13)!
0rV
1nV
#469999
12)!
06)!
1oV
0kV
#470415
11)!
05)!
1pV
0lV
#470831
10)!
04)!
1qV
0mV
#471247
1/)!
03)!
1rV
0nV
#473332
02)!
16)!
0oV
1kV
#473748
01)!
15)!
0pV
1lV
#474164
00)!
14)!
0qV
1mV
#474580
0/)!
13)!
0rV
1nV
#476665
12)!
06)!
1oV
0kV
#477081
11)!
05)!
1pV
0lV
#477497
10)!
04)!
1qV
0mV
#477913
1/)!
03)!
1rV
0nV
#479998
02)!
16)!
0oV
1kV
1ru
1;"
1,^
1'W
0sV
1(W
#480000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#480414
01)!
15)!
0pV
1lV
#480830
00)!
14)!
0qV
1mV
#481246
0/)!
13)!
0rV
1nV
#483331
12)!
06)!
1oV
0kV
#483747
11)!
05)!
1pV
0lV
#484163
10)!
04)!
1qV
0mV
#484579
1/)!
03)!
1rV
0nV
#486664
02)!
16)!
0oV
1kV
#487080
01)!
15)!
0pV
1lV
#487496
00)!
14)!
0qV
1mV
#487912
0/)!
13)!
0rV
1nV
#489997
12)!
06)!
1oV
0kV
#490413
11)!
05)!
1pV
0lV
#490829
10)!
04)!
1qV
0mV
#491245
1/)!
03)!
1rV
0nV
#493330
02)!
16)!
0oV
1kV
#493746
01)!
15)!
0pV
1lV
#494162
00)!
14)!
0qV
1mV
#494578
0/)!
13)!
0rV
1nV
#496663
12)!
06)!
1oV
0kV
#497079
11)!
05)!
1pV
0lV
#497495
10)!
04)!
1qV
0mV
#497911
1/)!
03)!
1rV
0nV
#500000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1u0
0oV
1kV
0R,
1O,
0t0
1v0
#500416
01)!
15)!
0pV
1lV
#500832
00)!
14)!
0qV
1mV
#501248
0/)!
13)!
0rV
1nV
#503333
12)!
06)!
1oV
0kV
#503749
11)!
05)!
1pV
0lV
#504165
10)!
04)!
1qV
0mV
#504581
1/)!
03)!
1rV
0nV
#506666
02)!
16)!
0oV
1kV
#507082
01)!
15)!
0pV
1lV
#507498
00)!
14)!
0qV
1mV
#507914
0/)!
13)!
0rV
1nV
#509999
12)!
06)!
1oV
0kV
#510415
11)!
05)!
1pV
0lV
#510831
10)!
04)!
1qV
0mV
#511247
1/)!
03)!
1rV
0nV
#513332
02)!
16)!
0oV
1kV
#513748
01)!
15)!
0pV
1lV
#514164
00)!
14)!
0qV
1mV
#514580
0/)!
13)!
0rV
1nV
#516665
12)!
06)!
1oV
0kV
#517081
11)!
05)!
1pV
0lV
#517497
10)!
04)!
1qV
0mV
#517913
1/)!
03)!
1rV
0nV
#519998
02)!
16)!
0oV
1kV
0ru
0;"
#520000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#520414
01)!
15)!
0pV
1lV
#520830
00)!
14)!
0qV
1mV
#521246
0/)!
13)!
0rV
1nV
#523331
12)!
06)!
1oV
0kV
#523747
11)!
05)!
1pV
0lV
#524163
10)!
04)!
1qV
0mV
#524579
1/)!
03)!
1rV
0nV
#526664
02)!
16)!
0oV
1kV
#527080
01)!
15)!
0pV
1lV
#527496
00)!
14)!
0qV
1mV
#527912
0/)!
13)!
0rV
1nV
#529997
12)!
06)!
1oV
0kV
#530413
11)!
05)!
1pV
0lV
#530829
10)!
04)!
1qV
0mV
#531245
1/)!
03)!
1rV
0nV
#533330
02)!
16)!
0oV
1kV
#533746
01)!
15)!
0pV
1lV
#534162
00)!
14)!
0qV
1mV
#534578
0/)!
13)!
0rV
1nV
#536663
12)!
06)!
1oV
0kV
#537079
11)!
05)!
1pV
0lV
#537495
10)!
04)!
1qV
0mV
#537911
1/)!
03)!
1rV
0nV
#540000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1^e
0_e
0bk
1ak
02)!
16)!
0u0
1w0
0oV
1kV
1R,
1t0
0v0
0w0
1y0
1v0
0x0
0y0
1{0
1x0
0z0
0{0
1z0
1|0
0|0
#540416
01)!
15)!
0pV
1lV
#540832
00)!
14)!
0qV
1mV
#541248
0/)!
13)!
0rV
1nV
#543333
12)!
06)!
1oV
0kV
#543749
11)!
05)!
1pV
0lV
#544165
10)!
04)!
1qV
0mV
#544581
1/)!
03)!
1rV
0nV
#546666
02)!
16)!
0oV
1kV
#547082
01)!
15)!
0pV
1lV
#547498
00)!
14)!
0qV
1mV
#547914
0/)!
13)!
0rV
1nV
#549999
12)!
06)!
1oV
0kV
#550415
11)!
05)!
1pV
0lV
#550831
10)!
04)!
1qV
0mV
#551247
1/)!
03)!
1rV
0nV
#553332
02)!
16)!
0oV
1kV
#553748
01)!
15)!
0pV
1lV
#554164
00)!
14)!
0qV
1mV
#554580
0/)!
13)!
0rV
1nV
#556665
12)!
06)!
1oV
0kV
#557081
11)!
05)!
1pV
0lV
#557497
10)!
04)!
1qV
0mV
#557913
1/)!
03)!
1rV
0nV
#559998
02)!
16)!
0oV
1kV
1ru
1;"
1+^
0,^
0'W
1gY
1-Y
0&Y
11X
0xW
1)W
1sV
0(W
0)W
1tV
1(W
0*W
0tV
1*W
1uV
0uV
#560000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#560414
01)!
15)!
0pV
1lV
#560830
00)!
14)!
0qV
1mV
#561246
0/)!
13)!
0rV
1nV
#563331
12)!
06)!
1oV
0kV
#563747
11)!
05)!
1pV
0lV
#564163
10)!
04)!
1qV
0mV
#564579
1/)!
03)!
1rV
0nV
#566664
02)!
16)!
0oV
1kV
#567080
01)!
15)!
0pV
1lV
#567496
00)!
14)!
0qV
1mV
#567912
0/)!
13)!
0rV
1nV
#569997
12)!
06)!
1oV
0kV
#570413
11)!
05)!
1pV
0lV
#570829
10)!
04)!
1qV
0mV
#571245
1/)!
03)!
1rV
0nV
#573330
02)!
16)!
0oV
1kV
#573746
01)!
15)!
0pV
1lV
#574162
00)!
14)!
0qV
1mV
#574578
0/)!
13)!
0rV
1nV
#576663
12)!
06)!
1oV
0kV
#577079
11)!
05)!
1pV
0lV
#577495
10)!
04)!
1qV
0mV
#577911
1/)!
03)!
1rV
0nV
#580000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1S,
1u0
0oV
1kV
0R,
0O,
0t0
1U,
1w0
0T,
0v0
1W,
1y0
0V,
0x0
1{0
1X,
0z0
1|0
#580416
01)!
15)!
0pV
1lV
#580832
00)!
14)!
0qV
1mV
#581248
0/)!
13)!
0rV
1nV
#583333
12)!
06)!
1oV
0kV
#583749
11)!
05)!
1pV
0lV
#584165
10)!
04)!
1qV
0mV
#584581
1/)!
03)!
1rV
0nV
#586666
02)!
16)!
0oV
1kV
#587082
01)!
15)!
0pV
1lV
#587498
00)!
14)!
0qV
1mV
#587914
0/)!
13)!
0rV
1nV
#589999
12)!
06)!
1oV
0kV
#590415
11)!
05)!
1pV
0lV
#590831
10)!
04)!
1qV
0mV
#591247
1/)!
03)!
1rV
0nV
#593332
02)!
16)!
0oV
1kV
#593748
01)!
15)!
0pV
1lV
#594164
00)!
14)!
0qV
1mV
#594580
0/)!
13)!
0rV
1nV
#596665
12)!
06)!
1oV
0kV
#597081
11)!
05)!
1pV
0lV
#597497
10)!
04)!
1qV
0mV
#597913
1/)!
03)!
1rV
0nV
#599998
02)!
16)!
0oV
1kV
0ru
0;"
#600000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#600414
01)!
15)!
0pV
1lV
#600830
00)!
14)!
0qV
1mV
#601246
0/)!
13)!
0rV
1nV
#603331
12)!
06)!
1oV
0kV
#603747
11)!
05)!
1pV
0lV
#604163
10)!
04)!
1qV
0mV
#604579
1/)!
03)!
1rV
0nV
#606664
02)!
16)!
0oV
1kV
#607080
01)!
15)!
0pV
1lV
#607496
00)!
14)!
0qV
1mV
#607912
0/)!
13)!
0rV
1nV
#609997
12)!
06)!
1oV
0kV
#610413
11)!
05)!
1pV
0lV
#610829
10)!
04)!
1qV
0mV
#611245
1/)!
03)!
1rV
0nV
#613330
02)!
16)!
0oV
1kV
#613746
01)!
15)!
0pV
1lV
#614162
00)!
14)!
0qV
1mV
#614578
0/)!
13)!
0rV
1nV
#616663
12)!
06)!
1oV
0kV
#617079
11)!
05)!
1pV
0lV
#617495
10)!
04)!
1qV
0mV
#617911
1/)!
03)!
1rV
0nV
#620000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1[e
0\e
0]e
0^e
0_e
1^k
0_k
0`k
0bk
0ak
02)!
16)!
0S,
0U,
0W,
1Y,
0u0
0w0
0y0
0{0
1}0
0oV
1kV
1R,
1T,
1V,
0X,
1t0
1v0
1x0
1z0
0|0
0Y,
0}0
0T,
0V,
1X,
1Z,
0v0
0x0
0z0
1|0
1~0
0Z,
0~0
#620416
01)!
15)!
0pV
1lV
#620832
00)!
14)!
0qV
1mV
#621248
0/)!
13)!
0rV
1nV
#623333
12)!
06)!
1oV
0kV
#623749
11)!
05)!
1pV
0lV
#624165
10)!
04)!
1qV
0mV
#624581
1/)!
03)!
1rV
0nV
#626666
02)!
16)!
0oV
1kV
#627082
01)!
15)!
0pV
1lV
#627498
00)!
14)!
0qV
1mV
#627914
0/)!
13)!
0rV
1nV
#629999
12)!
06)!
1oV
0kV
#630415
11)!
05)!
1pV
0lV
#630831
10)!
04)!
1qV
0mV
#631247
1/)!
03)!
1rV
0nV
#633332
02)!
16)!
0oV
1kV
#633748
01)!
15)!
0pV
1lV
#634164
00)!
14)!
0qV
1mV
#634580
0/)!
13)!
0rV
1nV
#636665
12)!
06)!
1oV
0kV
#637081
11)!
05)!
1pV
0lV
#637497
10)!
04)!
1qV
0mV
#637913
1/)!
03)!
1rV
0nV
#639998
02)!
16)!
0oV
1kV
1ru
1;"
1,^
1%W
1'W
0sV
1)W
0(W
1tV
0*W
1uV
#640000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#640414
01)!
15)!
0pV
1lV
#640830
00)!
14)!
0qV
1mV
#641246
0/)!
13)!
0rV
1nV
#643331
12)!
06)!
1oV
0kV
#643747
11)!
05)!
1pV
0lV
#644163
10)!
04)!
1qV
0mV
#644579
1/)!
03)!
1rV
0nV
#646664
02)!
16)!
0oV
1kV
#647080
01)!
15)!
0pV
1lV
#647496
00)!
14)!
0qV
1mV
#647912
0/)!
13)!
0rV
1nV
#649997
12)!
06)!
1oV
0kV
#650413
11)!
05)!
1pV
0lV
#650829
10)!
04)!
1qV
0mV
#651245
1/)!
03)!
1rV
0nV
#653330
02)!
16)!
0oV
1kV
#653746
01)!
15)!
0pV
1lV
#654162
00)!
14)!
0qV
1mV
#654578
0/)!
13)!
0rV
1nV
#656663
12)!
06)!
1oV
0kV
#657079
11)!
05)!
1pV
0lV
#657495
10)!
04)!
1qV
0mV
#657911
1/)!
03)!
1rV
0nV
#660000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1u0
0oV
1kV
0R,
1O,
0t0
1v0
#660416
01)!
15)!
0pV
1lV
#660832
00)!
14)!
0qV
1mV
#661248
0/)!
13)!
0rV
1nV
#663333
12)!
06)!
1oV
0kV
#663749
11)!
05)!
1pV
0lV
#664165
10)!
04)!
1qV
0mV
#664581
1/)!
03)!
1rV
0nV
#666666
02)!
16)!
0oV
1kV
#667082
01)!
15)!
0pV
1lV
#667498
00)!
14)!
0qV
1mV
#667914
0/)!
13)!
0rV
1nV
#669999
12)!
06)!
1oV
0kV
#670415
11)!
05)!
1pV
0lV
#670831
10)!
04)!
1qV
0mV
#671247
1/)!
03)!
1rV
0nV
#673332
02)!
16)!
0oV
1kV
#673748
01)!
15)!
0pV
1lV
#674164
00)!
14)!
0qV
1mV
#674580
0/)!
13)!
0rV
1nV
#676665
12)!
06)!
1oV
0kV
#677081
11)!
05)!
1pV
0lV
#677497
10)!
04)!
1qV
0mV
#677913
1/)!
03)!
1rV
0nV
#679998
02)!
16)!
0oV
1kV
0ru
0;"
#680000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#680414
01)!
15)!
0pV
1lV
#680830
00)!
14)!
0qV
1mV
#681246
0/)!
13)!
0rV
1nV
#683331
12)!
06)!
1oV
0kV
#683747
11)!
05)!
1pV
0lV
#684163
10)!
04)!
1qV
0mV
#684579
1/)!
03)!
1rV
0nV
#686664
02)!
16)!
0oV
1kV
#687080
01)!
15)!
0pV
1lV
#687496
00)!
14)!
0qV
1mV
#687912
0/)!
13)!
0rV
1nV
#689997
12)!
06)!
1oV
0kV
#690413
11)!
05)!
1pV
0lV
#690829
10)!
04)!
1qV
0mV
#691245
1/)!
03)!
1rV
0nV
#693330
02)!
16)!
0oV
1kV
#693746
01)!
15)!
0pV
1lV
#694162
00)!
14)!
0qV
1mV
#694578
0/)!
13)!
0rV
1nV
#696663
12)!
06)!
1oV
0kV
#697079
11)!
05)!
1pV
0lV
#697495
10)!
04)!
1qV
0mV
#697911
1/)!
03)!
1rV
0nV
#700000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1^e
0_e
0bk
1ak
02)!
16)!
0u0
1w0
0oV
1kV
1R,
1t0
0v0
0w0
1v0
1x0
0x0
#700416
01)!
15)!
0pV
1lV
#700832
00)!
14)!
0qV
1mV
#701248
0/)!
13)!
0rV
1nV
#703333
12)!
06)!
1oV
0kV
#703749
11)!
05)!
1pV
0lV
#704165
10)!
04)!
1qV
0mV
#704581
1/)!
03)!
1rV
0nV
#706666
02)!
16)!
0oV
1kV
#707082
01)!
15)!
0pV
1lV
#707498
00)!
14)!
0qV
1mV
#707914
0/)!
13)!
0rV
1nV
#709999
12)!
06)!
1oV
0kV
#710415
11)!
05)!
1pV
0lV
#710831
10)!
04)!
1qV
0mV
#711247
1/)!
03)!
1rV
0nV
#713332
02)!
16)!
0oV
1kV
#713748
01)!
15)!
0pV
1lV
#714164
00)!
14)!
0qV
1mV
#714580
0/)!
13)!
0rV
1nV
#716665
12)!
06)!
1oV
0kV
#717081
11)!
05)!
1pV
0lV
#717497
10)!
04)!
1qV
0mV
#717913
1/)!
03)!
1rV
0nV
#719998
02)!
16)!
0oV
1kV
1ru
1;"
0*^
0+^
0,^
1)^
1vV
0%W
0'W
0gY
0-Y
1&Y
01X
1xW
0)W
18X
0tV
0uV
1sV
1(W
1*W
0vV
1wV
0(W
0*W
1uV
0wV
#720000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#720414
01)!
15)!
0pV
1lV
#720830
00)!
14)!
0qV
1mV
#721246
0/)!
13)!
0rV
1nV
#723331
12)!
06)!
1oV
0kV
#723747
11)!
05)!
1pV
0lV
#724163
10)!
04)!
1qV
0mV
#724579
1/)!
03)!
1rV
0nV
#726664
02)!
16)!
0oV
1kV
#727080
01)!
15)!
0pV
1lV
#727496
00)!
14)!
0qV
1mV
#727912
0/)!
13)!
0rV
1nV
#729997
12)!
06)!
1oV
0kV
#730413
11)!
05)!
1pV
0lV
#730829
10)!
04)!
1qV
0mV
#731245
1/)!
03)!
1rV
0nV
#733330
02)!
16)!
0oV
1kV
#733746
01)!
15)!
0pV
1lV
#734162
00)!
14)!
0qV
1mV
#734578
0/)!
13)!
0rV
1nV
#736663
12)!
06)!
1oV
0kV
#737079
11)!
05)!
1pV
0lV
#737495
10)!
04)!
1qV
0mV
#737911
1/)!
03)!
1rV
0nV
#740000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1S,
1u0
0oV
1kV
0R,
0O,
0t0
1w0
1T,
0v0
1x0
#740416
01)!
15)!
0pV
1lV
#740832
00)!
14)!
0qV
1mV
#741248
0/)!
13)!
0rV
1nV
#743333
12)!
06)!
1oV
0kV
#743749
11)!
05)!
1pV
0lV
#744165
10)!
04)!
1qV
0mV
#744581
1/)!
03)!
1rV
0nV
#746666
02)!
16)!
0oV
1kV
#747082
01)!
15)!
0pV
1lV
#747498
00)!
14)!
0qV
1mV
#747914
0/)!
13)!
0rV
1nV
#749999
12)!
06)!
1oV
0kV
#750415
11)!
05)!
1pV
0lV
#750831
10)!
04)!
1qV
0mV
#751247
1/)!
03)!
1rV
0nV
#753332
02)!
16)!
0oV
1kV
#753748
01)!
15)!
0pV
1lV
#754164
00)!
14)!
0qV
1mV
#754580
0/)!
13)!
0rV
1nV
#756665
12)!
06)!
1oV
0kV
#757081
11)!
05)!
1pV
0lV
#757497
10)!
04)!
1qV
0mV
#757913
1/)!
03)!
1rV
0nV
#759998
02)!
16)!
0oV
1kV
0ru
0;"
#760000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#760414
01)!
15)!
0pV
1lV
#760830
00)!
14)!
0qV
1mV
#761246
0/)!
13)!
0rV
1nV
#763331
12)!
06)!
1oV
0kV
#763747
11)!
05)!
1pV
0lV
#764163
10)!
04)!
1qV
0mV
#764579
1/)!
03)!
1rV
0nV
#766664
02)!
16)!
0oV
1kV
#767080
01)!
15)!
0pV
1lV
#767496
00)!
14)!
0qV
1mV
#767912
0/)!
13)!
0rV
1nV
#769997
12)!
06)!
1oV
0kV
#770413
11)!
05)!
1pV
0lV
#770829
10)!
04)!
1qV
0mV
#771245
1/)!
03)!
1rV
0nV
#773330
02)!
16)!
0oV
1kV
#773746
01)!
15)!
0pV
1lV
#774162
00)!
14)!
0qV
1mV
#774578
0/)!
13)!
0rV
1nV
#776663
12)!
06)!
1oV
0kV
#777079
11)!
05)!
1pV
0lV
#777495
10)!
04)!
1qV
0mV
#777911
1/)!
03)!
1rV
0nV
#780000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1]e
0^e
0_e
1`k
0bk
0ak
02)!
16)!
0S,
1U,
0u0
0w0
1y0
0oV
1kV
1R,
0T,
1t0
1v0
0x0
0U,
0y0
1T,
1V,
0v0
1x0
1z0
0V,
0z0
#780416
01)!
15)!
0pV
1lV
#780832
00)!
14)!
0qV
1mV
#781248
0/)!
13)!
0rV
1nV
#783333
12)!
06)!
1oV
0kV
#783749
11)!
05)!
1pV
0lV
#784165
10)!
04)!
1qV
0mV
#784581
1/)!
03)!
1rV
0nV
#786666
02)!
16)!
0oV
1kV
#787082
01)!
15)!
0pV
1lV
#787498
00)!
14)!
0qV
1mV
#787914
0/)!
13)!
0rV
1nV
#789999
12)!
06)!
1oV
0kV
#790415
11)!
05)!
1pV
0lV
#790831
10)!
04)!
1qV
0mV
#791247
1/)!
03)!
1rV
0nV
#793332
02)!
16)!
0oV
1kV
#793748
01)!
15)!
0pV
1lV
#794164
00)!
14)!
0qV
1mV
#794580
0/)!
13)!
0rV
1nV
#796665
12)!
06)!
1oV
0kV
#797081
11)!
05)!
1pV
0lV
#797497
10)!
04)!
1qV
0mV
#797913
1/)!
03)!
1rV
0nV
#799998
02)!
16)!
0oV
1kV
1ru
1;"
1,^
1'W
0sV
1(W
#800000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#800414
01)!
15)!
0pV
1lV
#800830
00)!
14)!
0qV
1mV
#801246
0/)!
13)!
0rV
1nV
#803331
12)!
06)!
1oV
0kV
#803747
11)!
05)!
1pV
0lV
#804163
10)!
04)!
1qV
0mV
#804579
1/)!
03)!
1rV
0nV
#806664
02)!
16)!
0oV
1kV
#807080
01)!
15)!
0pV
1lV
#807496
00)!
14)!
0qV
1mV
#807912
0/)!
13)!
0rV
1nV
#809997
12)!
06)!
1oV
0kV
#810413
11)!
05)!
1pV
0lV
#810829
10)!
04)!
1qV
0mV
#811245
1/)!
03)!
1rV
0nV
#813330
02)!
16)!
0oV
1kV
#813746
01)!
15)!
0pV
1lV
#814162
00)!
14)!
0qV
1mV
#814578
0/)!
13)!
0rV
1nV
#816663
12)!
06)!
1oV
0kV
#817079
11)!
05)!
1pV
0lV
#817495
10)!
04)!
1qV
0mV
#817911
1/)!
03)!
1rV
0nV
#820000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1u0
0oV
1kV
0R,
1O,
0t0
1v0
#820416
01)!
15)!
0pV
1lV
#820832
00)!
14)!
0qV
1mV
#821248
0/)!
13)!
0rV
1nV
#823333
12)!
06)!
1oV
0kV
#823749
11)!
05)!
1pV
0lV
#824165
10)!
04)!
1qV
0mV
#824581
1/)!
03)!
1rV
0nV
#826666
02)!
16)!
0oV
1kV
#827082
01)!
15)!
0pV
1lV
#827498
00)!
14)!
0qV
1mV
#827914
0/)!
13)!
0rV
1nV
#829999
12)!
06)!
1oV
0kV
#830415
11)!
05)!
1pV
0lV
#830831
10)!
04)!
1qV
0mV
#831247
1/)!
03)!
1rV
0nV
#833332
02)!
16)!
0oV
1kV
#833748
01)!
15)!
0pV
1lV
#834164
00)!
14)!
0qV
1mV
#834580
0/)!
13)!
0rV
1nV
#836665
12)!
06)!
1oV
0kV
#837081
11)!
05)!
1pV
0lV
#837497
10)!
04)!
1qV
0mV
#837913
1/)!
03)!
1rV
0nV
#839998
02)!
16)!
0oV
1kV
0ru
0;"
#840000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#840414
01)!
15)!
0pV
1lV
#840830
00)!
14)!
0qV
1mV
#841246
0/)!
13)!
0rV
1nV
#843331
12)!
06)!
1oV
0kV
#843747
11)!
05)!
1pV
0lV
#844163
10)!
04)!
1qV
0mV
#844579
1/)!
03)!
1rV
0nV
#846664
02)!
16)!
0oV
1kV
#847080
01)!
15)!
0pV
1lV
#847496
00)!
14)!
0qV
1mV
#847912
0/)!
13)!
0rV
1nV
#849997
12)!
06)!
1oV
0kV
#850413
11)!
05)!
1pV
0lV
#850829
10)!
04)!
1qV
0mV
#851245
1/)!
03)!
1rV
0nV
#853330
02)!
16)!
0oV
1kV
#853746
01)!
15)!
0pV
1lV
#854162
00)!
14)!
0qV
1mV
#854578
0/)!
13)!
0rV
1nV
#856663
12)!
06)!
1oV
0kV
#857079
11)!
05)!
1pV
0lV
#857495
10)!
04)!
1qV
0mV
#857911
1/)!
03)!
1rV
0nV
#860000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1^e
0_e
0bk
1ak
02)!
16)!
0u0
1w0
0oV
1kV
1R,
1t0
0v0
0w0
1y0
1v0
0x0
0y0
1x0
1z0
0z0
#860416
01)!
15)!
0pV
1lV
#860832
00)!
14)!
0qV
1mV
#861248
0/)!
13)!
0rV
1nV
#863333
12)!
06)!
1oV
0kV
#863749
11)!
05)!
1pV
0lV
#864165
10)!
04)!
1qV
0mV
#864581
1/)!
03)!
1rV
0nV
#866666
02)!
16)!
0oV
1kV
#867082
01)!
15)!
0pV
1lV
#867498
00)!
14)!
0qV
1mV
#867914
0/)!
13)!
0rV
1nV
#869999
12)!
06)!
1oV
0kV
#870415
11)!
05)!
1pV
0lV
#870831
10)!
04)!
1qV
0mV
#871247
1/)!
03)!
1rV
0nV
#873332
02)!
16)!
0oV
1kV
#873748
01)!
15)!
0pV
1lV
#874164
00)!
14)!
0qV
1mV
#874580
0/)!
13)!
0rV
1nV
#876665
12)!
06)!
1oV
0kV
#877081
11)!
05)!
1pV
0lV
#877497
10)!
04)!
1qV
0mV
#877913
1/)!
03)!
1rV
0nV
#879998
02)!
16)!
0oV
1kV
1ru
1;"
1+^
0,^
0Hx
0Fx
0Bx
0Ax
0eY
0hY
0lY
0pY
0'W
1gY
1-Y
0&Y
11X
0xW
1)W
0mY
0oY
0fY
1sV
0(W
0qY
0J"
0G"
0)W
0gY
1(W
1*W
1qY
1J"
1G"
0*W
0qY
0J"
0G"
#880000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#880414
01)!
15)!
0pV
1lV
#880830
00)!
14)!
0qV
1mV
#881246
0/)!
13)!
0rV
1nV
#883331
12)!
06)!
1oV
0kV
#883747
11)!
05)!
1pV
0lV
#884163
10)!
04)!
1qV
0mV
#884579
1/)!
03)!
1rV
0nV
#886664
02)!
16)!
0oV
1kV
#887080
01)!
15)!
0pV
1lV
#887496
00)!
14)!
0qV
1mV
#887912
0/)!
13)!
0rV
1nV
#889997
12)!
06)!
1oV
0kV
#890413
11)!
05)!
1pV
0lV
#890829
10)!
04)!
1qV
0mV
#891245
1/)!
03)!
1rV
0nV
#893330
02)!
16)!
0oV
1kV
#893746
01)!
15)!
0pV
1lV
#894162
00)!
14)!
0qV
1mV
#894578
0/)!
13)!
0rV
1nV
#896663
12)!
06)!
1oV
0kV
#897079
11)!
05)!
1pV
0lV
#897495
10)!
04)!
1qV
0mV
#897911
1/)!
03)!
1rV
0nV
#900000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1S,
1u0
0oV
1kV
0R,
0O,
0t0
1U,
1w0
0T,
0v0
1y0
1V,
0x0
1z0
#900416
01)!
15)!
0pV
1lV
#900832
00)!
14)!
0qV
1mV
#901248
0/)!
13)!
0rV
1nV
#903333
12)!
06)!
1oV
0kV
#903749
11)!
05)!
1pV
0lV
#904165
10)!
04)!
1qV
0mV
#904581
1/)!
03)!
1rV
0nV
#906666
02)!
16)!
0oV
1kV
#907082
01)!
15)!
0pV
1lV
#907498
00)!
14)!
0qV
1mV
#907914
0/)!
13)!
0rV
1nV
#909999
12)!
06)!
1oV
0kV
#910415
11)!
05)!
1pV
0lV
#910831
10)!
04)!
1qV
0mV
#911247
1/)!
03)!
1rV
0nV
#913332
02)!
16)!
0oV
1kV
#913748
01)!
15)!
0pV
1lV
#914164
00)!
14)!
0qV
1mV
#914580
0/)!
13)!
0rV
1nV
#916665
12)!
06)!
1oV
0kV
#917081
11)!
05)!
1pV
0lV
#917497
10)!
04)!
1qV
0mV
#917913
1/)!
03)!
1rV
0nV
#919998
02)!
16)!
0oV
1kV
0ru
0;"
#920000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#920414
01)!
15)!
0pV
1lV
#920830
00)!
14)!
0qV
1mV
#921246
0/)!
13)!
0rV
1nV
#923331
12)!
06)!
1oV
0kV
#923747
11)!
05)!
1pV
0lV
#924163
10)!
04)!
1qV
0mV
#924579
1/)!
03)!
1rV
0nV
#926664
02)!
16)!
0oV
1kV
#927080
01)!
15)!
0pV
1lV
#927496
00)!
14)!
0qV
1mV
#927912
0/)!
13)!
0rV
1nV
#929997
12)!
06)!
1oV
0kV
#930413
11)!
05)!
1pV
0lV
#930829
10)!
04)!
1qV
0mV
#931245
1/)!
03)!
1rV
0nV
#933330
02)!
16)!
0oV
1kV
#933746
01)!
15)!
0pV
1lV
#934162
00)!
14)!
0qV
1mV
#934578
0/)!
13)!
0rV
1nV
#936663
12)!
06)!
1oV
0kV
#937079
11)!
05)!
1pV
0lV
#937495
10)!
04)!
1qV
0mV
#937911
1/)!
03)!
1rV
0nV
#940000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1\e
0]e
0^e
0_e
1_k
0`k
0bk
0ak
02)!
16)!
0S,
0U,
1W,
0u0
0w0
0y0
1{0
0oV
1kV
1R,
1T,
0V,
1t0
1v0
1x0
0z0
0W,
1Y,
0{0
1}0
0T,
1V,
0X,
0v0
0x0
1z0
0|0
0Y,
0}0
1X,
1Z,
1|0
1~0
0Z,
0~0
#940416
01)!
15)!
0pV
1lV
#940832
00)!
14)!
0qV
1mV
#941248
0/)!
13)!
0rV
1nV
#943333
12)!
06)!
1oV
0kV
#943749
11)!
05)!
1pV
0lV
#944165
10)!
04)!
1qV
0mV
#944581
1/)!
03)!
1rV
0nV
#946666
02)!
16)!
0oV
1kV
#947082
01)!
15)!
0pV
1lV
#947498
00)!
14)!
0qV
1mV
#947914
0/)!
13)!
0rV
1nV
#949999
12)!
06)!
1oV
0kV
#950415
11)!
05)!
1pV
0lV
#950831
10)!
04)!
1qV
0mV
#951247
1/)!
03)!
1rV
0nV
#953332
02)!
16)!
0oV
1kV
#953748
01)!
15)!
0pV
1lV
#954164
00)!
14)!
0qV
1mV
#954580
0/)!
13)!
0rV
1nV
#956665
12)!
06)!
1oV
0kV
#957081
11)!
05)!
1pV
0lV
#957497
10)!
04)!
1qV
0mV
#957913
1/)!
03)!
1rV
0nV
#959998
02)!
16)!
0oV
1kV
1ru
1;"
1,^
1%W
1'W
0sV
1)W
0(W
1*W
#960000
0'
0*
0ZV
0*,
00,
0\V
0K,
0pu
#960414
01)!
15)!
0pV
1lV
#960830
00)!
14)!
0qV
1mV
#961246
0/)!
13)!
0rV
1nV
#963331
12)!
06)!
1oV
0kV
#963747
11)!
05)!
1pV
0lV
#964163
10)!
04)!
1qV
0mV
#964579
1/)!
03)!
1rV
0nV
#966664
02)!
16)!
0oV
1kV
#967080
01)!
15)!
0pV
1lV
#967496
00)!
14)!
0qV
1mV
#967912
0/)!
13)!
0rV
1nV
#969997
12)!
06)!
1oV
0kV
#970413
11)!
05)!
1pV
0lV
#970829
10)!
04)!
1qV
0mV
#971245
1/)!
03)!
1rV
0nV
#973330
02)!
16)!
0oV
1kV
#973746
01)!
15)!
0pV
1lV
#974162
00)!
14)!
0qV
1mV
#974578
0/)!
13)!
0rV
1nV
#976663
12)!
06)!
1oV
0kV
#977079
11)!
05)!
1pV
0lV
#977495
10)!
04)!
1qV
0mV
#977911
1/)!
03)!
1rV
0nV
#980000
1'
1*
1ZV
1*,
10,
1\V
1K,
1pu
1_e
1bk
02)!
16)!
1u0
0oV
1kV
0R,
1O,
0t0
1v0
#980416
01)!
15)!
0pV
1lV
#980832
00)!
14)!
0qV
1mV
#981248
0/)!
13)!
0rV
1nV
#983333
12)!
06)!
1oV
0kV
#983749
11)!
05)!
1pV
0lV
#984165
10)!
04)!
1qV
0mV
#984581
1/)!
03)!
1rV
0nV
#986666
02)!
16)!
0oV
1kV
#987082
01)!
15)!
0pV
1lV
#987498
00)!
14)!
0qV
1mV
#987914
0/)!
13)!
0rV
1nV
#989999
12)!
06)!
1oV
0kV
#990415
11)!
05)!
1pV
0lV
#990831
10)!
04)!
1qV
0mV
#991247
1/)!
03)!
1rV
0nV
#993332
02)!
16)!
0oV
1kV
#993748
01)!
15)!
0pV
1lV
#994164
00)!
14)!
0qV
1mV
#994580
0/)!
13)!
0rV
1nV
#996665
12)!
06)!
1oV
0kV
#997081
11)!
05)!
1pV
0lV
#997497
10)!
04)!
1qV
0mV
#997913
1/)!
03)!
1rV
0nV
#999998
02)!
16)!
0oV
1kV
0ru
0;"
#1000000
