{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023640 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023640 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023640 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1546115023640 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023733 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023733 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023733 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1546115023733 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023837 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023837 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v " "Source file: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1546115023837 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1546115023837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546115024930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115024949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:23:44 2018 " "Processing started: Sat Dec 29 12:23:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115024949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115024949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Max_10_Buffer -c Max_10_Buffer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Max_10_Buffer -c Max_10_Buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115024950 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115026019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546115026091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(45) " "Verilog HDL information at clock_dividers.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546115044289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_2 " "Found entity 1: divide_2" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115044289 ""} { "Info" "ISGN_ENTITY_NAME" "2 divide_4 " "Found entity 2: divide_4" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115044289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115044289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file vsync_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_filter " "Found entity 1: vsync_filter" {  } { { "vsync_filter.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/vsync_filter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115044307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115044307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-rtl " "Found design unit 1: spi_slave-rtl" {  } { { "spi_slave.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_slave.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045129 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_slave.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file single_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_mux " "Found entity 1: single_mux" {  } { { "single_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_buffer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file single_buffer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_buffer_top " "Found entity 1: single_buffer_top" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_capture " "Found entity 1: pixel_capture" {  } { { "pixel_capture.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_capture.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file single_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_ctrl " "Found entity 1: single_ctrl" {  } { { "single_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_writer.v(58) " "Verilog HDL information at pixel_writer.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_writer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546115045183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_writer " "Found entity 1: pixel_writer" {  } { { "pixel_writer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(137) " "Verilog HDL warning at sram_controller.v(137): extended using \"x\" or \"z\"" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546115045200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Found entity 1: sram_ctrl" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll120_100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll120_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll120_100 " "Found entity 1: pll120_100" {  } { { "pll120_100.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pll120_100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll120_60.v 1 1 " "Found 1 design units, including 1 entities, in source file pll120_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll120_60 " "Found entity 1: pll120_60" {  } { { "pll120_60.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pll120_60.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_and_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_and_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_and_sram " "Found entity 1: mux_and_sram" {  } { { "mux_and_sram.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_input.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_input " "Found entity 1: pixel_input" {  } { { "pixel_input.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_output.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_output " "Found entity 1: pixel_output" {  } { { "pixel_output.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll120_30.v 1 1 " "Found 1 design units, including 1 entities, in source file pll120_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll120_30 " "Found entity 1: pll120_30" {  } { { "pll120_30.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pll120_30.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_input_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_input_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_input_tb " "Found entity 1: pixel_input_tb" {  } { { "pixel_input_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045279 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_and_sram_tb.v(35) " "Verilog HDL warning at mux_and_sram_tb.v(35): extended using \"x\" or \"z\"" {  } { { "mux_and_sram_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram_tb.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546115045297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_and_sram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_and_sram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_and_sram_tb " "Found entity 1: mux_and_sram_tb" {  } { { "mux_and_sram_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_output_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_output_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_output_tb " "Found entity 1: pixel_output_tb" {  } { { "pixel_output_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546115045314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115045314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_buffer_top " "Elaborating entity \"single_buffer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546115045487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_filter vsync_filter:vf " "Elaborating entity \"vsync_filter\" for hierarchy \"vsync_filter:vf\"" {  } { { "single_buffer_top.v" "vf" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_ctrl single_ctrl:s_ctrl " "Elaborating entity \"single_ctrl\" for hierarchy \"single_ctrl:s_ctrl\"" {  } { { "single_buffer_top.v" "s_ctrl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_and_sram mux_and_sram:ms " "Elaborating entity \"mux_and_sram\" for hierarchy \"mux_and_sram:ms\"" {  } { { "single_buffer_top.v" "ms" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl mux_and_sram:ms\|sram_ctrl:sram " "Elaborating entity \"sram_ctrl\" for hierarchy \"mux_and_sram:ms\|sram_ctrl:sram\"" {  } { { "mux_and_sram.v" "sram" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_mux mux_and_sram:ms\|single_mux:mux " "Elaborating entity \"single_mux\" for hierarchy \"mux_and_sram:ms\|single_mux:mux\"" {  } { { "mux_and_sram.v" "mux" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_input pixel_input:pi " "Elaborating entity \"pixel_input\" for hierarchy \"pixel_input:pi\"" {  } { { "single_buffer_top.v" "pi" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_capture pixel_input:pi\|pixel_capture:pc " "Elaborating entity \"pixel_capture\" for hierarchy \"pixel_input:pi\|pixel_capture:pc\"" {  } { { "pixel_input.v" "pc" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_writer pixel_input:pi\|pixel_writer:pw " "Elaborating entity \"pixel_writer\" for hierarchy \"pixel_input:pi\|pixel_writer:pw\"" {  } { { "pixel_input.v" "pw" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_output pixel_output:po " "Elaborating entity \"pixel_output\" for hierarchy \"pixel_output:po\"" {  } { { "single_buffer_top.v" "po" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller pixel_output:po\|spi_controller:spi_ctrl " "Elaborating entity \"spi_controller\" for hierarchy \"pixel_output:po\|spi_controller:spi_ctrl\"" {  } { { "pixel_output.v" "spi_ctrl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045636 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_controller.v(108) " "Verilog HDL Case Statement information at spi_controller.v(108): all case item expressions in this case statement are onehot" {  } { { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1546115045639 "|single_buffer_top|pixel_output:po|spi_controller:spi_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_controller.v(180) " "Verilog HDL Case Statement information at spi_controller.v(180): all case item expressions in this case statement are onehot" {  } { { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1546115045639 "|single_buffer_top|pixel_output:po|spi_controller:spi_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave pixel_output:po\|spi_slave:spi_sl " "Elaborating entity \"spi_slave\" for hierarchy \"pixel_output:po\|spi_slave:spi_sl\"" {  } { { "pixel_output.v" "spi_sl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_4 divide_4:d4 " "Elaborating entity \"divide_4\" for hierarchy \"divide_4:d4\"" {  } { { "single_buffer_top.v" "d4" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115045643 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1546115046934 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1546115047018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 67 -1 0 } } { "spi_slave.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_slave.vhd" 207 -1 0 } } { "pixel_writer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v" 23 -1 0 } } { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 14 -1 0 } } { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1546115047038 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1546115047038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_a_n GND " "Pin \"sram_ce_a_n\" is stuck at GND" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546115047223 "|single_buffer_top|sram_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_a_n GND " "Pin \"sram_ub_a_n\" is stuck at GND" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546115047223 "|single_buffer_top|sram_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_a_n GND " "Pin \"sram_lb_a_n\" is stuck at GND" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546115047223 "|single_buffer_top|sram_lb_a_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1546115047223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546115047330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1546115048231 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115048387 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1546115049031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1546115049036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049061 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1546115049064 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115049065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115049065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333       clk_in " "   8.333       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115049065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      spi_clk " "  50.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115049065 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049119 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 257 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 257 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1546115049312 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049315 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1546115049353 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.map.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546115049751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546115049751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546115049903 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546115049903 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1546115049903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546115049903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546115049903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115049933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:09 2018 " "Processing ended: Sat Dec 29 12:24:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115049933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115049933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115049933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546115049933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1546115052297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115052348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:11 2018 " "Processing started: Sat Dec 29 12:24:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115052348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546115052348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546115052348 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546115052856 ""}
{ "Info" "0" "" "Project  = Max_10_Buffer" {  } {  } 0 0 "Project  = Max_10_Buffer" 0 0 "Fitter" 0 0 1546115052857 ""}
{ "Info" "0" "" "Revision = Max_10_Buffer" {  } {  } 0 0 "Revision = Max_10_Buffer" 0 0 "Fitter" 0 0 1546115052857 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1546115053082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546115053084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Max_10_Buffer 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"Max_10_Buffer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546115053089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546115053163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546115053163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546115053337 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1546115053944 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115054025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115054025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115054025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115054025 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546115054025 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115054048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546115054048 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115054055 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115054055 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115054055 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115054055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546115054463 ""}  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546115054463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_input:pi\|pixel_capture:pc\|always0~0  " "Automatically promoted node pixel_input:pi\|pixel_capture:pc\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546115054463 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546115054463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546115054703 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1546115055196 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 MAX 10 " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[0\] 3.3-V LVCMOS 38 " "Pin sram_data_io\[0\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[0\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[1\] 3.3-V LVCMOS 39 " "Pin sram_data_io\[1\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[1\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[2\] 3.3-V LVCMOS 41 " "Pin sram_data_io\[2\] uses I/O standard 3.3-V LVCMOS at 41" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[2\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[3\] 3.3-V LVCMOS 43 " "Pin sram_data_io\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[3\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[4\] 3.3-V LVCMOS 75 " "Pin sram_data_io\[4\] uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[4\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[5\] 3.3-V LVCMOS 76 " "Pin sram_data_io\[5\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[5\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[6\] 3.3-V LVCMOS 77 " "Pin sram_data_io\[6\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[6\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[7\] 3.3-V LVCMOS 79 " "Pin sram_data_io\[7\] uses I/O standard 3.3-V LVCMOS at 79" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[7\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[8\] 3.3-V LVCMOS 64 " "Pin sram_data_io\[8\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[8\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[9\] 3.3-V LVCMOS 60 " "Pin sram_data_io\[9\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[9\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[10\] 3.3-V LVCMOS 59 " "Pin sram_data_io\[10\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[10\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[11\] 3.3-V LVCMOS 58 " "Pin sram_data_io\[11\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[11\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[12\] 3.3-V LVCMOS 57 " "Pin sram_data_io\[12\] uses I/O standard 3.3-V LVCMOS at 57" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[12\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[13\] 3.3-V LVCMOS 56 " "Pin sram_data_io\[13\] uses I/O standard 3.3-V LVCMOS at 56" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[13\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[14\] 3.3-V LVCMOS 55 " "Pin sram_data_io\[14\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[14\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[15\] 3.3-V LVCMOS 54 " "Pin sram_data_io\[15\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[15\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVCMOS 88 " "Pin clk_in uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 130 " "Pin reset uses I/O standard 3.3-V LVCMOS at 130" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_clk 3.3-V LVCMOS 119 " "Pin spi_clk uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_clk" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_select 3.3-V LVCMOS 110 " "Pin spi_select uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_select } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_select" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVCMOS 105 " "Pin camera_vsync uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVCMOS 96 " "Pin camera_pclk uses I/O standard 3.3-V LVCMOS at 96" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_hsync 3.3-V LVCMOS 102 " "Pin camera_hsync uses I/O standard 3.3-V LVCMOS at 102" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_hsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_hsync" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVCMOS 118 " "Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVCMOS 92 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVCMOS 101 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVCMOS 99 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVCMOS 93 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVCMOS 91 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVCMOS 98 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVCMOS 89 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVCMOS 90 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115055214 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1546115055214 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1546115055361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115055382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:15 2018 " "Processing ended: Sat Dec 29 12:24:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115055382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115055382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115055382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546115055382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546115057706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115057755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:16 2018 " "Processing started: Sat Dec 29 12:24:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115057755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546115057755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546115057755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546115058095 ""}
{ "Info" "0" "" "Project  = Max_10_Buffer" {  } {  } 0 0 "Project  = Max_10_Buffer" 0 0 "Fitter" 0 0 1546115058096 ""}
{ "Info" "0" "" "Revision = Max_10_Buffer" {  } {  } 0 0 "Revision = Max_10_Buffer" 0 0 "Fitter" 0 0 1546115058096 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1546115058355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546115058357 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Max_10_Buffer 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"Max_10_Buffer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546115058362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546115058437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546115058437 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1546115058599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546115058620 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1546115059299 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115059335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115059335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115059335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546115059335 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546115059335 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546115059338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546115059338 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115059338 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115059338 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115059341 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546115059341 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1546115060367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1546115060368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546115060389 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1546115060389 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115060401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115060401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333       clk_in " "   8.333       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115060401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      spi_clk " "  50.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546115060401 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1546115060401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546115060479 ""}  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546115060479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546115061173 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546115061174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546115061175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546115061176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546115061178 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546115061181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546115061181 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546115061182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546115061238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1546115061240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546115061240 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1546115061315 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1546115062375 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546115062380 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1546115062407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546115063446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546115063602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546115063625 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546115065358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546115065358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546115066195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1546115067142 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546115067142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546115068489 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1546115068831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546115068886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546115069631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546115069631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546115071013 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546115072616 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1546115072853 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 MAX 10 " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[0\] 3.3-V LVCMOS 38 " "Pin sram_data_io\[0\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[0\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[1\] 3.3-V LVCMOS 39 " "Pin sram_data_io\[1\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[1\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[2\] 3.3-V LVCMOS 41 " "Pin sram_data_io\[2\] uses I/O standard 3.3-V LVCMOS at 41" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[2\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[3\] 3.3-V LVCMOS 43 " "Pin sram_data_io\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[3\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[4\] 3.3-V LVCMOS 75 " "Pin sram_data_io\[4\] uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[4\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[5\] 3.3-V LVCMOS 76 " "Pin sram_data_io\[5\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[5\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[6\] 3.3-V LVCMOS 77 " "Pin sram_data_io\[6\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[6\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[7\] 3.3-V LVCMOS 79 " "Pin sram_data_io\[7\] uses I/O standard 3.3-V LVCMOS at 79" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[7\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[8\] 3.3-V LVCMOS 64 " "Pin sram_data_io\[8\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[8\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[9\] 3.3-V LVCMOS 60 " "Pin sram_data_io\[9\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[9\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[10\] 3.3-V LVCMOS 59 " "Pin sram_data_io\[10\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[10\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[11\] 3.3-V LVCMOS 58 " "Pin sram_data_io\[11\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[11\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[12\] 3.3-V LVCMOS 57 " "Pin sram_data_io\[12\] uses I/O standard 3.3-V LVCMOS at 57" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[12\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[13\] 3.3-V LVCMOS 56 " "Pin sram_data_io\[13\] uses I/O standard 3.3-V LVCMOS at 56" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[13\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[14\] 3.3-V LVCMOS 55 " "Pin sram_data_io\[14\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[14\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[15\] 3.3-V LVCMOS 54 " "Pin sram_data_io\[15\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[15\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVCMOS 88 " "Pin clk_in uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 130 " "Pin reset uses I/O standard 3.3-V LVCMOS at 130" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_clk 3.3-V LVCMOS 119 " "Pin spi_clk uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_clk" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_select 3.3-V LVCMOS 110 " "Pin spi_select uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_select } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_select" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVCMOS 105 " "Pin camera_vsync uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVCMOS 96 " "Pin camera_pclk uses I/O standard 3.3-V LVCMOS at 96" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_hsync 3.3-V LVCMOS 102 " "Pin camera_hsync uses I/O standard 3.3-V LVCMOS at 102" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_hsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_hsync" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVCMOS 118 " "Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVCMOS 92 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVCMOS 101 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVCMOS 99 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVCMOS 93 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVCMOS 91 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVCMOS 98 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVCMOS 89 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVCMOS 90 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546115072879 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1546115072879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.fit.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546115072982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5333 " "Peak virtual memory: 5333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115073805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:33 2018 " "Processing ended: Sat Dec 29 12:24:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115073805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115073805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115073805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546115073805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546115075780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115075801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:35 2018 " "Processing started: Sat Dec 29 12:24:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115075801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546115075801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546115075801 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1546115076945 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1546115077006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115077614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:37 2018 " "Processing ended: Sat Dec 29 12:24:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115077614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115077614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115077614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546115077614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546115079433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115079463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:39 2018 " "Processing started: Sat Dec 29 12:24:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115079463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1546115079463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Max_10_Buffer -c Max_10_Buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1546115079463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1546115080170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1546115080170 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1546115081000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1546115081000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1546115081033 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1546115081046 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1546115081046 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1546115081074 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1546115081457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1546115081501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1546115082609 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "12.663 millions of transitions / sec " "Average toggle rate for this design is 12.663 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1546115083480 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "191.44 mW " "Total thermal power estimate for the design is 191.44 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1546115083935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 1  Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115084263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:44 2018 " "Processing ended: Sat Dec 29 12:24:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115084263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115084263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115084263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1546115084263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1546115086473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115086516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:45 2018 " "Processing started: Sat Dec 29 12:24:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115086516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1546115086516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Max_10_Buffer -c Max_10_Buffer " "Command: quartus_sta Max_10_Buffer -c Max_10_Buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1546115086520 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1546115086850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1546115087746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115087796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115087796 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1546115088040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1546115088045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088064 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1546115088066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1546115088117 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1546115088145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.758 " "Worst-case setup slack is 0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 clk_in  " "    0.758               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.617               0.000 spi_clk  " "    5.617               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115088159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk_in  " "    0.360               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 spi_clk  " "    0.394               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115088189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.405 " "Worst-case recovery slack is 1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 clk_in  " "    1.405               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115088204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.231 " "Worst-case removal slack is 2.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.231               0.000 clk_in  " "    2.231               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115088216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.869 " "Worst-case minimum pulse width slack is 3.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.869               0.000 clk_in  " "    3.869               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.747               0.000 spi_clk  " "   24.747               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115088226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115088226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.758 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.758" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.758  " "Path #1: Setup slack is 0.758 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\] " "From Node    : pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "To Node      : pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in (INVERTED) " "Launch Clock : clk_in (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166           launch edge time " "     4.166      4.166           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.987      2.821  F        clock network delay " "     6.987      2.821  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.206      0.219     uTco  pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\] " "     7.206      0.219     uTco  pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.206      0.000 FF  CELL  pi\|pw\|stop_addr\[7\]\|q " "     7.206      0.000 FF  CELL  pi\|pw\|stop_addr\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.549      0.343 FF    IC  po\|spi_ctrl\|Equal5~3\|datac " "     7.549      0.343 FF    IC  po\|spi_ctrl\|Equal5~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.907      0.358 FF  CELL  po\|spi_ctrl\|Equal5~3\|combout " "     7.907      0.358 FF  CELL  po\|spi_ctrl\|Equal5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.198      0.291 FF    IC  po\|spi_ctrl\|Equal5~4\|datab " "     8.198      0.291 FF    IC  po\|spi_ctrl\|Equal5~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.604      0.406 FF  CELL  po\|spi_ctrl\|Equal5~4\|combout " "     8.604      0.406 FF  CELL  po\|spi_ctrl\|Equal5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.678      1.074 FF    IC  po\|spi_ctrl\|sram_addr_next~6\|datab " "     9.678      1.074 FF    IC  po\|spi_ctrl\|sram_addr_next~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.134      0.456 FR  CELL  po\|spi_ctrl\|sram_addr_next~6\|combout " "    10.134      0.456 FR  CELL  po\|spi_ctrl\|sram_addr_next~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.134      0.000 RR    IC  po\|spi_ctrl\|sram_addr\[5\]\|d " "    10.134      0.000 RR    IC  po\|spi_ctrl\|sram_addr\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.229      0.095 RR  CELL  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "    10.229      0.095 RR  CELL  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333           latch edge time " "     8.333      8.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.030      2.697  R        clock network delay " "    11.030      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.043      0.013           clock pessimism removed " "    11.043      0.013           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.973     -0.070           clock uncertainty " "    10.973     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.987      0.014     uTsu  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "    10.987      0.014     uTsu  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.229 " "Data Arrival Time  :    10.229" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.987 " "Data Required Time :    10.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.758  " "Slack              :     0.758 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.617 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.617" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{spi_clk\}\] " "-to_clock \[get_clocks \{spi_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.617  " "Path #1: Setup slack is 5.617 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\] " "From Node    : pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\] " "To Node      : pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : spi_clk " "Latch Clock  : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.667     41.667           launch edge time " "    41.667     41.667           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.455      2.788  R        clock network delay " "    44.455      2.788  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.674      0.219     uTco  pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\] " "    44.674      0.219     uTco  pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.674      0.000 RR  CELL  po\|spi_sl\|di_reg\[5\]\|q " "    44.674      0.000 RR  CELL  po\|spi_sl\|di_reg\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.557      0.883 RR    IC  po\|spi_sl\|Selector3~0\|dataa " "    45.557      0.883 RR    IC  po\|spi_sl\|Selector3~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.032      0.475 RR  CELL  po\|spi_sl\|Selector3~0\|combout " "    46.032      0.475 RR  CELL  po\|spi_sl\|Selector3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.296      0.264 RR    IC  po\|spi_sl\|Selector3~1\|datab " "    46.296      0.264 RR    IC  po\|spi_sl\|Selector3~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.788      0.492 RR  CELL  po\|spi_sl\|Selector3~1\|combout " "    46.788      0.492 RR  CELL  po\|spi_sl\|Selector3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.227      0.439 RR    IC  po\|spi_sl\|sh_reg\[6\]\|asdata " "    47.227      0.439 RR    IC  po\|spi_sl\|sh_reg\[6\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.681      0.454 RR  CELL  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\] " "    47.681      0.454 RR  CELL  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.334      3.334  R        clock network delay " "    53.334      3.334  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.284     -0.050           clock uncertainty " "    53.284     -0.050           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.298      0.014     uTsu  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\] " "    53.298      0.014     uTsu  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.681 " "Data Arrival Time  :    47.681" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.298 " "Data Required Time :    53.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.617  " "Slack              :     5.617 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.360 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.360" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.360  " "Path #1: Hold slack is 0.360 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_capture:pc\|WE " "From Node    : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|WE " "To Node      : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.704      2.704  R        clock network delay " "     2.704      2.704  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.219     uTco  pixel_input:pi\|pixel_capture:pc\|WE " "     2.923      0.219     uTco  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF  CELL  pi\|pc\|WE\|q " "     2.923      0.000 FF  CELL  pi\|pc\|WE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF    IC  pi\|pc\|WE~0\|datac " "     2.923      0.000 FF    IC  pi\|pc\|WE~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.325 FF  CELL  pi\|pc\|WE~0\|combout " "     3.248      0.325 FF  CELL  pi\|pc\|WE~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.000 FF    IC  pi\|pc\|WE\|d " "     3.248      0.000 FF    IC  pi\|pc\|WE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.072 FF  CELL  pixel_input:pi\|pixel_capture:pc\|WE " "     3.320      0.072 FF  CELL  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.796      2.796  R        clock network delay " "     2.796      2.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775     -0.021           clock pessimism removed " "     2.775     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      0.000           clock uncertainty " "     2.775      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.960      0.185      uTh  pixel_input:pi\|pixel_capture:pc\|WE " "     2.960      0.185      uTh  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.320 " "Data Arrival Time  :     3.320" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.960 " "Data Required Time :     2.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.360  " "Slack              :     0.360 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088270 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{spi_clk\}\] " "-to_clock \[get_clocks \{spi_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.394  " "Path #1: Hold slack is 0.394 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "From Node    : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "To Node      : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : spi_clk " "Launch Clock : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : spi_clk " "Latch Clock  : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      3.311  R        clock network delay " "     3.311      3.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.530      0.219     uTco  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "     3.530      0.219     uTco  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.530      0.000 FF  CELL  po\|spi_sl\|state_reg\[1\]\|q " "     3.530      0.000 FF  CELL  po\|spi_sl\|state_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.530      0.000 FF    IC  po\|spi_sl\|Selector11~0\|datac " "     3.530      0.000 FF    IC  po\|spi_sl\|Selector11~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.855      0.325 FF  CELL  po\|spi_sl\|Selector11~0\|combout " "     3.855      0.325 FF  CELL  po\|spi_sl\|Selector11~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.855      0.000 FF    IC  po\|spi_sl\|state_reg\[1\]\|d " "     3.855      0.000 FF    IC  po\|spi_sl\|state_reg\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.927      0.072 FF  CELL  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "     3.927      0.072 FF  CELL  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.429      3.429  R        clock network delay " "     3.429      3.429  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348     -0.081           clock pessimism removed " "     3.348     -0.081           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.533      0.185      uTh  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "     3.533      0.185      uTh  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.927 " "Data Arrival Time  :     3.927" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.533 " "Data Required Time :     3.533" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.394  " "Slack              :     0.394 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088272 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.405  " "Path #1: Recovery slack is 1.405 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset " "From Node    : pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "To Node      : pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in (INVERTED) " "Launch Clock : clk_in (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166           launch edge time " "     4.166      4.166           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.045      2.879  F        clock network delay " "     7.045      2.879  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.264      0.219     uTco  pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset " "     7.264      0.219     uTco  pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.264      0.000 FF  CELL  pi\|pw\|pixel_capture_reset\|q " "     7.264      0.000 FF  CELL  pi\|pw\|pixel_capture_reset\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.602      0.338 FF    IC  pi\|pc\|always0~0\|datad " "     7.602      0.338 FF    IC  pi\|pc\|always0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.791      0.189 FR  CELL  pi\|pc\|always0~0\|combout " "     7.791      0.189 FR  CELL  pi\|pc\|always0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.886      1.095 RR    IC  pi\|pc\|addr_out\[1\]\|clrn " "     8.886      1.095 RR    IC  pi\|pc\|addr_out\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.590      0.704 RF  CELL  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "     9.590      0.704 RF  CELL  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333           latch edge time " "     8.333      8.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.030      2.697  R        clock network delay " "    11.030      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.051      0.021           clock pessimism removed " "    11.051      0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.981     -0.070           clock uncertainty " "    10.981     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.995      0.014     uTsu  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "    10.995      0.014     uTsu  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.590 " "Data Arrival Time  :     9.590" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.995 " "Data Required Time :    10.995" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.405  " "Slack              :     1.405 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.231 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.231" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088279 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.231  " "Path #1: Removal slack is 2.231 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vsync_filter:vf\|vsync_out " "From Node    : vsync_filter:vf\|vsync_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|WE " "To Node      : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.697      2.697  R        clock network delay " "     2.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.219     uTco  vsync_filter:vf\|vsync_out " "     2.916      0.219     uTco  vsync_filter:vf\|vsync_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.000 FF  CELL  vf\|vsync_out\|q " "     2.916      0.000 FF  CELL  vf\|vsync_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.955      1.039 FF    IC  pi\|pc\|always0~0\|datac " "     3.955      1.039 FF    IC  pi\|pc\|always0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.274      0.319 FR  CELL  pi\|pc\|always0~0\|combout " "     4.274      0.319 FR  CELL  pi\|pc\|always0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.514      0.240 RR    IC  pi\|pc\|WE\|clrn " "     4.514      0.240 RR    IC  pi\|pc\|WE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.191      0.677 RF  CELL  pixel_input:pi\|pixel_capture:pc\|WE " "     5.191      0.677 RF  CELL  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.796      2.796  R        clock network delay " "     2.796      2.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775     -0.021           clock pessimism removed " "     2.775     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      0.000           clock uncertainty " "     2.775      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.960      0.185      uTh  pixel_input:pi\|pixel_capture:pc\|WE " "     2.960      0.185      uTh  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.191 " "Data Arrival Time  :     5.191" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.960 " "Data Required Time :     2.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.231  " "Slack              :     2.231 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115088279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115088279 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1546115088281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1546115088302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1546115089693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.992 " "Worst-case setup slack is 0.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 clk_in  " "    0.992               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.854               0.000 spi_clk  " "    5.854               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115089857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_in  " "    0.322               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 spi_clk  " "    0.327               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115089867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.567 " "Worst-case recovery slack is 1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.567               0.000 clk_in  " "    1.567               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115089874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.028 " "Worst-case removal slack is 2.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.028               0.000 clk_in  " "    2.028               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115089880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.897 " "Worst-case minimum pulse width slack is 3.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.897               0.000 clk_in  " "    3.897               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.688               0.000 spi_clk  " "   24.688               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115089887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115089887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.992 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.992" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.992  " "Path #1: Setup slack is 0.992 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\] " "From Node    : pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "To Node      : pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in (INVERTED) " "Launch Clock : clk_in (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166           launch edge time " "     4.166      4.166           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.752      2.586  F        clock network delay " "     6.752      2.586  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.952      0.200     uTco  pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\] " "     6.952      0.200     uTco  pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.952      0.000 FF  CELL  pi\|pw\|stop_addr\[7\]\|q " "     6.952      0.000 FF  CELL  pi\|pw\|stop_addr\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.262      0.310 FF    IC  po\|spi_ctrl\|Equal5~3\|datac " "     7.262      0.310 FF    IC  po\|spi_ctrl\|Equal5~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.576      0.314 FR  CELL  po\|spi_ctrl\|Equal5~3\|combout " "     7.576      0.314 FR  CELL  po\|spi_ctrl\|Equal5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.829      0.253 RR    IC  po\|spi_ctrl\|Equal5~4\|datab " "     7.829      0.253 RR    IC  po\|spi_ctrl\|Equal5~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.216      0.387 RR  CELL  po\|spi_ctrl\|Equal5~4\|combout " "     8.216      0.387 RR  CELL  po\|spi_ctrl\|Equal5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.257      1.041 RR    IC  po\|spi_ctrl\|sram_addr_next~6\|datab " "     9.257      1.041 RR    IC  po\|spi_ctrl\|sram_addr_next~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.696      0.439 RF  CELL  po\|spi_ctrl\|sram_addr_next~6\|combout " "     9.696      0.439 RF  CELL  po\|spi_ctrl\|sram_addr_next~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.696      0.000 FF    IC  po\|spi_ctrl\|sram_addr\[5\]\|d " "     9.696      0.000 FF    IC  po\|spi_ctrl\|sram_addr\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.782      0.086 FF  CELL  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "     9.782      0.086 FF  CELL  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333           latch edge time " "     8.333      8.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.819      2.486  R        clock network delay " "    10.819      2.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.831      0.012           clock pessimism removed " "    10.831      0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.761     -0.070           clock uncertainty " "    10.761     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.774      0.013     uTsu  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "    10.774      0.013     uTsu  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.782 " "Data Arrival Time  :     9.782" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.774 " "Data Required Time :    10.774" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.992  " "Slack              :     0.992 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.854 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.854" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{spi_clk\}\] " "-to_clock \[get_clocks \{spi_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.854  " "Path #1: Setup slack is 5.854 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\] " "From Node    : pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\] " "To Node      : pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : spi_clk " "Latch Clock  : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.667     41.667           launch edge time " "    41.667     41.667           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.233      2.566  R        clock network delay " "    44.233      2.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.433      0.200     uTco  pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\] " "    44.433      0.200     uTco  pixel_output:po\|spi_slave:spi_sl\|di_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.433      0.000 RR  CELL  po\|spi_sl\|di_reg\[5\]\|q " "    44.433      0.000 RR  CELL  po\|spi_sl\|di_reg\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.285      0.852 RR    IC  po\|spi_sl\|Selector3~0\|dataa " "    45.285      0.852 RR    IC  po\|spi_sl\|Selector3~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.738      0.453 RR  CELL  po\|spi_sl\|Selector3~0\|combout " "    45.738      0.453 RR  CELL  po\|spi_sl\|Selector3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.991      0.253 RR    IC  po\|spi_sl\|Selector3~1\|datab " "    45.991      0.253 RR    IC  po\|spi_sl\|Selector3~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.462      0.471 RR  CELL  po\|spi_sl\|Selector3~1\|combout " "    46.462      0.471 RR  CELL  po\|spi_sl\|Selector3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.896      0.434 RR    IC  po\|spi_sl\|sh_reg\[6\]\|asdata " "    46.896      0.434 RR    IC  po\|spi_sl\|sh_reg\[6\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.305      0.409 RR  CELL  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\] " "    47.305      0.409 RR  CELL  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.196      3.196  R        clock network delay " "    53.196      3.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.146     -0.050           clock uncertainty " "    53.146     -0.050           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.159      0.013     uTsu  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\] " "    53.159      0.013     uTsu  pixel_output:po\|spi_slave:spi_sl\|sh_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.305 " "Data Arrival Time  :    47.305" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.159 " "Data Required Time :    53.159" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.854  " "Slack              :     5.854 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089919 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.322 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.322" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.322  " "Path #1: Hold slack is 0.322 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_capture:pc\|WE " "From Node    : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|WE " "To Node      : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.493      2.493  R        clock network delay " "     2.493      2.493  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.693      0.200     uTco  pixel_input:pi\|pixel_capture:pc\|WE " "     2.693      0.200     uTco  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.693      0.000 FF  CELL  pi\|pc\|WE\|q " "     2.693      0.000 FF  CELL  pi\|pc\|WE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.693      0.000 FF    IC  pi\|pc\|WE~0\|datac " "     2.693      0.000 FF    IC  pi\|pc\|WE~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.290 FF  CELL  pi\|pc\|WE~0\|combout " "     2.983      0.290 FF  CELL  pi\|pc\|WE~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.000 FF    IC  pi\|pc\|WE\|d " "     2.983      0.000 FF    IC  pi\|pc\|WE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.047      0.064 FF  CELL  pixel_input:pi\|pixel_capture:pc\|WE " "     3.047      0.064 FF  CELL  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      2.575  R        clock network delay " "     2.575      2.575  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.556     -0.019           clock pessimism removed " "     2.556     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.556      0.000           clock uncertainty " "     2.556      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.725      0.169      uTh  pixel_input:pi\|pixel_capture:pc\|WE " "     2.725      0.169      uTh  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.047 " "Data Arrival Time  :     3.047" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.725 " "Data Required Time :     2.725" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.322  " "Slack              :     0.322 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.327 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.327" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{spi_clk\}\] " "-to_clock \[get_clocks \{spi_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.327  " "Path #1: Hold slack is 0.327 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_output:po\|spi_slave:spi_sl\|wren " "From Node    : pixel_output:po\|spi_slave:spi_sl\|wren" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_slave:spi_sl\|wr_ack_reg " "To Node      : pixel_output:po\|spi_slave:spi_sl\|wr_ack_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : spi_clk " "Latch Clock  : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      2.482  R        clock network delay " "     2.482      2.482  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.682      0.200     uTco  pixel_output:po\|spi_slave:spi_sl\|wren " "     2.682      0.200     uTco  pixel_output:po\|spi_slave:spi_sl\|wren" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.682      0.000 FF  CELL  po\|spi_sl\|wren\|q " "     2.682      0.000 FF  CELL  po\|spi_sl\|wren\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.452      0.770 FF    IC  po\|spi_sl\|Selector0~0\|datab " "     3.452      0.770 FF    IC  po\|spi_sl\|Selector0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.789      0.337 FF  CELL  po\|spi_sl\|Selector0~0\|combout " "     3.789      0.337 FF  CELL  po\|spi_sl\|Selector0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.789      0.000 FF    IC  po\|spi_sl\|wr_ack_reg\|d " "     3.789      0.000 FF    IC  po\|spi_sl\|wr_ack_reg\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.853      0.064 FF  CELL  pixel_output:po\|spi_slave:spi_sl\|wr_ack_reg " "     3.853      0.064 FF  CELL  pixel_output:po\|spi_slave:spi_sl\|wr_ack_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      3.307  R        clock network delay " "     3.307      3.307  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.050           clock uncertainty " "     3.357      0.050           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.169      uTh  pixel_output:po\|spi_slave:spi_sl\|wr_ack_reg " "     3.526      0.169      uTh  pixel_output:po\|spi_slave:spi_sl\|wr_ack_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.853 " "Data Arrival Time  :     3.853" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.526 " "Data Required Time :     3.526" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.327  " "Slack              :     0.327 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.567 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.567" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.567  " "Path #1: Recovery slack is 1.567 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset " "From Node    : pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "To Node      : pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in (INVERTED) " "Launch Clock : clk_in (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166           launch edge time " "     4.166      4.166           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.804      2.638  F        clock network delay " "     6.804      2.638  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.200     uTco  pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset " "     7.004      0.200     uTco  pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.000 FF  CELL  pi\|pw\|pixel_capture_reset\|q " "     7.004      0.000 FF  CELL  pi\|pw\|pixel_capture_reset\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.313      0.309 FF    IC  pi\|pc\|always0~0\|datad " "     7.313      0.309 FF    IC  pi\|pc\|always0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.488      0.175 FR  CELL  pi\|pc\|always0~0\|combout " "     7.488      0.175 FR  CELL  pi\|pc\|always0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.576      1.088 RR    IC  pi\|pc\|addr_out\[1\]\|clrn " "     8.576      1.088 RR    IC  pi\|pc\|addr_out\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.214      0.638 RF  CELL  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "     9.214      0.638 RF  CELL  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333           latch edge time " "     8.333      8.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.819      2.486  R        clock network delay " "    10.819      2.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.838      0.019           clock pessimism removed " "    10.838      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.768     -0.070           clock uncertainty " "    10.768     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.781      0.013     uTsu  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "    10.781      0.013     uTsu  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.214 " "Data Arrival Time  :     9.214" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.781 " "Data Required Time :    10.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.567  " "Slack              :     1.567 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.028 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.028" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089942 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.028  " "Path #1: Removal slack is 2.028 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vsync_filter:vf\|vsync_out " "From Node    : vsync_filter:vf\|vsync_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|WE " "To Node      : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.486      2.486  R        clock network delay " "     2.486      2.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.686      0.200     uTco  vsync_filter:vf\|vsync_out " "     2.686      0.200     uTco  vsync_filter:vf\|vsync_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.686      0.000 FF  CELL  vf\|vsync_out\|q " "     2.686      0.000 FF  CELL  vf\|vsync_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.929 FF    IC  pi\|pc\|always0~0\|datac " "     3.615      0.929 FF    IC  pi\|pc\|always0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.301 FR  CELL  pi\|pc\|always0~0\|combout " "     3.916      0.301 FR  CELL  pi\|pc\|always0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.223 RR    IC  pi\|pc\|WE\|clrn " "     4.139      0.223 RR    IC  pi\|pc\|WE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.753      0.614 RF  CELL  pixel_input:pi\|pixel_capture:pc\|WE " "     4.753      0.614 RF  CELL  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      2.575  R        clock network delay " "     2.575      2.575  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.556     -0.019           clock pessimism removed " "     2.556     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.556      0.000           clock uncertainty " "     2.556      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.725      0.169      uTh  pixel_input:pi\|pixel_capture:pc\|WE " "     2.725      0.169      uTh  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.753 " "Data Arrival Time  :     4.753" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.725 " "Data Required Time :     2.725" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.028  " "Slack              :     2.028 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115089942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115089942 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1546115089945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.317 " "Worst-case setup slack is 2.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.317               0.000 clk_in  " "    2.317               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.033               0.000 spi_clk  " "    7.033               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115090208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk_in  " "    0.150               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 spi_clk  " "    0.166               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115090231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.571 " "Worst-case recovery slack is 2.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.571               0.000 clk_in  " "    2.571               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115090246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.897 " "Worst-case removal slack is 0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 clk_in  " "    0.897               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115090253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.475 " "Worst-case minimum pulse width slack is 3.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.475               0.000 clk_in  " "    3.475               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.240               0.000 spi_clk  " "   24.240               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546115090264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546115090264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.317 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.317" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.317  " "Path #1: Setup slack is 2.317 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\] " "From Node    : pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "To Node      : pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in (INVERTED) " "Launch Clock : clk_in (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166           launch edge time " "     4.166      4.166           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.786      1.620  F        clock network delay " "     5.786      1.620  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.872      0.086     uTco  pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\] " "     5.872      0.086     uTco  pixel_input:pi\|pixel_writer:pw\|stop_addr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.872      0.000 FF  CELL  pi\|pw\|stop_addr\[7\]\|q " "     5.872      0.000 FF  CELL  pi\|pw\|stop_addr\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.011      0.139 FF    IC  po\|spi_ctrl\|Equal5~3\|datac " "     6.011      0.139 FF    IC  po\|spi_ctrl\|Equal5~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.117      0.106 FF  CELL  po\|spi_ctrl\|Equal5~3\|combout " "     6.117      0.106 FF  CELL  po\|spi_ctrl\|Equal5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.240      0.123 FF    IC  po\|spi_ctrl\|Equal5~4\|datab " "     6.240      0.123 FF    IC  po\|spi_ctrl\|Equal5~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.380      0.140 FF  CELL  po\|spi_ctrl\|Equal5~4\|combout " "     6.380      0.140 FF  CELL  po\|spi_ctrl\|Equal5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.893      0.513 FF    IC  po\|spi_ctrl\|sram_addr_next~6\|datab " "     6.893      0.513 FF    IC  po\|spi_ctrl\|sram_addr_next~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.048      0.155 FR  CELL  po\|spi_ctrl\|sram_addr_next~6\|combout " "     7.048      0.155 FR  CELL  po\|spi_ctrl\|sram_addr_next~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.048      0.000 RR    IC  po\|spi_ctrl\|sram_addr\[5\]\|d " "     7.048      0.000 RR    IC  po\|spi_ctrl\|sram_addr\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.083      0.035 RR  CELL  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "     7.083      0.035 RR  CELL  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333           latch edge time " "     8.333      8.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.457      1.124  R        clock network delay " "     9.457      1.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.464      0.007           clock pessimism removed " "     9.464      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.394     -0.070           clock uncertainty " "     9.394     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.400      0.006     uTsu  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\] " "     9.400      0.006     uTsu  pixel_output:po\|spi_controller:spi_ctrl\|sram_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.083 " "Data Arrival Time  :     7.083" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.400 " "Data Required Time :     9.400" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.317  " "Slack              :     2.317 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.033 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.033" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{spi_clk\}\] " "-to_clock \[get_clocks \{spi_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.033  " "Path #1: Setup slack is 7.033 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_output:po\|spi_slave:spi_sl\|wren " "From Node    : pixel_output:po\|spi_slave:spi_sl\|wren" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_slave:spi_sl\|do_buffer_reg\[6\] " "To Node      : pixel_output:po\|spi_slave:spi_sl\|do_buffer_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : spi_clk " "Latch Clock  : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.667     41.667           launch edge time " "    41.667     41.667           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.832      1.165  R        clock network delay " "    42.832      1.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.918      0.086     uTco  pixel_output:po\|spi_slave:spi_sl\|wren " "    42.918      0.086     uTco  pixel_output:po\|spi_slave:spi_sl\|wren" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.918      0.000 FF  CELL  po\|spi_sl\|wren\|q " "    42.918      0.000 FF  CELL  po\|spi_sl\|wren\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.332      0.414 FF    IC  po\|spi_sl\|Selector3~0\|datab " "    43.332      0.414 FF    IC  po\|spi_sl\|Selector3~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.472      0.140 FF  CELL  po\|spi_sl\|Selector3~0\|combout " "    43.472      0.140 FF  CELL  po\|spi_sl\|Selector3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.595      0.123 FF    IC  po\|spi_sl\|Selector3~1\|datab " "    43.595      0.123 FF    IC  po\|spi_sl\|Selector3~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.760      0.165 FF  CELL  po\|spi_sl\|Selector3~1\|combout " "    43.760      0.165 FF  CELL  po\|spi_sl\|Selector3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.946      0.186 FF    IC  po\|spi_sl\|do_buffer_reg\[6\]\|asdata " "    43.946      0.186 FF    IC  po\|spi_sl\|do_buffer_reg\[6\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.107      0.161 FF  CELL  pixel_output:po\|spi_slave:spi_sl\|do_buffer_reg\[6\] " "    44.107      0.161 FF  CELL  pixel_output:po\|spi_slave:spi_sl\|do_buffer_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.184      1.184  R        clock network delay " "    51.184      1.184  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.134     -0.050           clock uncertainty " "    51.134     -0.050           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.140      0.006     uTsu  pixel_output:po\|spi_slave:spi_sl\|do_buffer_reg\[6\] " "    51.140      0.006     uTsu  pixel_output:po\|spi_slave:spi_sl\|do_buffer_reg\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.107 " "Data Arrival Time  :    44.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.140 " "Data Required Time :    51.140" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.033  " "Slack              :     7.033 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.150 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.150" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.150  " "Path #1: Hold slack is 0.150 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_capture:pc\|WE " "From Node    : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|WE " "To Node      : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.129      1.129  R        clock network delay " "     1.129      1.129  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.086     uTco  pixel_input:pi\|pixel_capture:pc\|WE " "     1.215      0.086     uTco  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.000 RR  CELL  pi\|pc\|WE\|q " "     1.215      0.000 RR  CELL  pi\|pc\|WE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.000 RR    IC  pi\|pc\|WE~0\|datac " "     1.215      0.000 RR    IC  pi\|pc\|WE~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.140 RR  CELL  pi\|pc\|WE~0\|combout " "     1.355      0.140 RR  CELL  pi\|pc\|WE~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.000 RR    IC  pi\|pc\|WE\|d " "     1.355      0.000 RR    IC  pi\|pc\|WE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      0.029 RR  CELL  pixel_input:pi\|pixel_capture:pc\|WE " "     1.384      0.029 RR  CELL  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175      1.175  R        clock network delay " "     1.175      1.175  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163     -0.012           clock pessimism removed " "     1.163     -0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.000           clock uncertainty " "     1.163      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.234      0.071      uTh  pixel_input:pi\|pixel_capture:pc\|WE " "     1.234      0.071      uTh  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.384 " "Data Arrival Time  :     1.384" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.234 " "Data Required Time :     1.234" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.150  " "Slack              :     0.150 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090320 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.166 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.166" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{spi_clk\}\] " "-to_clock \[get_clocks \{spi_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.166  " "Path #1: Hold slack is 0.166 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "From Node    : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "To Node      : pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : spi_clk " "Launch Clock : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : spi_clk " "Latch Clock  : spi_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.172      1.172  R        clock network delay " "     1.172      1.172  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.086     uTco  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "     1.258      0.086     uTco  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000 RR  CELL  po\|spi_sl\|state_reg\[1\]\|q " "     1.258      0.000 RR  CELL  po\|spi_sl\|state_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000 RR    IC  po\|spi_sl\|Selector11~0\|datac " "     1.258      0.000 RR    IC  po\|spi_sl\|Selector11~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.398      0.140 RR  CELL  po\|spi_sl\|Selector11~0\|combout " "     1.398      0.140 RR  CELL  po\|spi_sl\|Selector11~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.398      0.000 RR    IC  po\|spi_sl\|state_reg\[1\]\|d " "     1.398      0.000 RR    IC  po\|spi_sl\|state_reg\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.427      0.029 RR  CELL  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "     1.427      0.029 RR  CELL  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      1.218  R        clock network delay " "     1.218      1.218  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190     -0.028           clock pessimism removed " "     1.190     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.261      0.071      uTh  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\] " "     1.261      0.071      uTh  pixel_output:po\|spi_slave:spi_sl\|state_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.427 " "Data Arrival Time  :     1.427" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.261 " "Data Required Time :     1.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.166  " "Slack              :     0.166 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.571 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.571" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.571  " "Path #1: Recovery slack is 2.571 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset " "From Node    : pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "To Node      : pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in (INVERTED) " "Launch Clock : clk_in (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166           launch edge time " "     4.166      4.166           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.814      1.648  F        clock network delay " "     5.814      1.648  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      0.086     uTco  pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset " "     5.900      0.086     uTco  pixel_input:pi\|pixel_writer:pw\|pixel_capture_reset" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      0.000 RR  CELL  pi\|pw\|pixel_capture_reset\|q " "     5.900      0.000 RR  CELL  pi\|pw\|pixel_capture_reset\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.005      0.105 RR    IC  pi\|pc\|always0~0\|datad " "     6.005      0.105 RR    IC  pi\|pc\|always0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.057      0.052 RF  CELL  pi\|pc\|always0~0\|combout " "     6.057      0.052 RF  CELL  pi\|pc\|always0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.511      0.454 FF    IC  pi\|pc\|addr_out\[1\]\|clrn " "     6.511      0.454 FF    IC  pi\|pc\|addr_out\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.833      0.322 FR  CELL  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "     6.833      0.322 FR  CELL  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333           latch edge time " "     8.333      8.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.456      1.123  R        clock network delay " "     9.456      1.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.468      0.012           clock pessimism removed " "     9.468      0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.398     -0.070           clock uncertainty " "     9.398     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.404      0.006     uTsu  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\] " "     9.404      0.006     uTsu  pixel_input:pi\|pixel_capture:pc\|addr_out\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.833 " "Data Arrival Time  :     6.833" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.404 " "Data Required Time :     9.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.571  " "Slack              :     2.571 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.897 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.897" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_in\}\] " "-to_clock \[get_clocks \{clk_in\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.897  " "Path #1: Removal slack is 0.897 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vsync_filter:vf\|vsync_out " "From Node    : vsync_filter:vf\|vsync_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pixel_input:pi\|pixel_capture:pc\|WE " "To Node      : pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_in " "Launch Clock : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_in " "Latch Clock  : clk_in" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "     1.125      1.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.086     uTco  vsync_filter:vf\|vsync_out " "     1.211      0.086     uTco  vsync_filter:vf\|vsync_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.000 RR  CELL  vf\|vsync_out\|q " "     1.211      0.000 RR  CELL  vf\|vsync_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.622      0.411 RR    IC  pi\|pc\|always0~0\|datac " "     1.622      0.411 RR    IC  pi\|pc\|always0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.718      0.096 RF  CELL  pi\|pc\|always0~0\|combout " "     1.718      0.096 RF  CELL  pi\|pc\|always0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.826      0.108 FF    IC  pi\|pc\|WE\|clrn " "     1.826      0.108 FF    IC  pi\|pc\|WE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.131      0.305 FR  CELL  pixel_input:pi\|pixel_capture:pc\|WE " "     2.131      0.305 FR  CELL  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175      1.175  R        clock network delay " "     1.175      1.175  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163     -0.012           clock pessimism removed " "     1.163     -0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.000           clock uncertainty " "     1.163      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.234      0.071      uTh  pixel_input:pi\|pixel_capture:pc\|WE " "     1.234      0.071      uTh  pixel_input:pi\|pixel_capture:pc\|WE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.131 " "Data Arrival Time  :     2.131" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.234 " "Data Required Time :     1.234" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.897  " "Slack              :     0.897 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1546115090332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546115090332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1546115091772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1546115091772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115091895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:51 2018 " "Processing ended: Sat Dec 29 12:24:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115091895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115091895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115091895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1546115091895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1546115093551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115093596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:53 2018 " "Processing started: Sat Dec 29 12:24:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115093596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115093596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Max_10_Buffer -c Max_10_Buffer --netlist_type=sgate " "Command: quartus_npp Max_10_Buffer -c Max_10_Buffer --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115093597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115094370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:54 2018 " "Processing ended: Sat Dec 29 12:24:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115094370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115094370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115094370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115094370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115095734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115095753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:55 2018 " "Processing started: Sat Dec 29 12:24:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115095753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115095753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Max_10_Buffer -c Max_10_Buffer --netlist_type=atom_map " "Command: quartus_npp Max_10_Buffer -c Max_10_Buffer --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115095753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115096143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:56 2018 " "Processing ended: Sat Dec 29 12:24:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115096143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115096143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115096143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115096143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115097582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546115097619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:24:57 2018 " "Processing started: Sat Dec 29 12:24:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546115097619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115097619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Max_10_Buffer -c Max_10_Buffer --netlist_type=atom_fit " "Command: quartus_npp Max_10_Buffer -c Max_10_Buffer --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115097619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546115098292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:24:58 2018 " "Processing ended: Sat Dec 29 12:24:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546115098292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546115098292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546115098292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115098292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1546115099050 ""}
