{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558435836309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558435836320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 12:50:36 2019 " "Processing started: Tue May 21 12:50:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558435836320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435836320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl2 -c digital_cam_impl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl2 -c digital_cam_impl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435836320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558435837473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558435837473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/dikkekoek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dikkekoek/synthesis/dikkekoek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dikkekoek-rtl " "Found design unit 1: dikkekoek-rtl" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854829 ""} { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek " "Found entity 1: dikkekoek" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dikkekoek/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_irq_mapper " "Found entity 1: dikkekoek_irq_mapper" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0 " "Found entity 1: dikkekoek_mm_interconnect_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dikkekoek_mm_interconnect_0_avalon_st_adapter" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_rsp_mux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_rsp_mux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854861 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_rsp_mux " "Found entity 1: dikkekoek_mm_interconnect_0_rsp_mux" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_rsp_demux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_rsp_demux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_mux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_mux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_mux " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_mux" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_demux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_demux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_demux " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_demux" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_003_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_003_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854890 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router_003 " "Found entity 2: dikkekoek_mm_interconnect_0_router_003" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_002_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_002_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854895 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router_002 " "Found entity 2: dikkekoek_mm_interconnect_0_router_002" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_001_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_001_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854899 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router_001 " "Found entity 2: dikkekoek_mm_interconnect_0_router_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435854903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854904 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router " "Found entity 2: dikkekoek_mm_interconnect_0_router" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_onchip_memory2_0 " "Found entity 1: dikkekoek_onchip_memory2_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0 " "Found entity 1: dikkekoek_nios2_gen2_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: dikkekoek_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "3 dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "4 dikkekoek_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: dikkekoek_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "5 dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "6 dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "7 dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "8 dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "9 dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "10 dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "11 dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "12 dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "13 dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "14 dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "15 dikkekoek_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: dikkekoek_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "16 dikkekoek_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: dikkekoek_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "17 dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "18 dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "19 dikkekoek_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: dikkekoek_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "20 dikkekoek_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: dikkekoek_nios2_gen2_0_cpu_nios2_oci" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""} { "Info" "ISGN_ENTITY_NAME" "21 dikkekoek_nios2_gen2_0_cpu " "Found entity 21: dikkekoek_nios2_gen2_0_cpu" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_test_bench " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_test_bench" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_jtag_uart_0_sim_scfifo_w " "Found entity 1: dikkekoek_jtag_uart_0_sim_scfifo_w" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854982 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_jtag_uart_0_scfifo_w " "Found entity 2: dikkekoek_jtag_uart_0_scfifo_w" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854982 ""} { "Info" "ISGN_ENTITY_NAME" "3 dikkekoek_jtag_uart_0_sim_scfifo_r " "Found entity 3: dikkekoek_jtag_uart_0_sim_scfifo_r" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854982 ""} { "Info" "ISGN_ENTITY_NAME" "4 dikkekoek_jtag_uart_0_scfifo_r " "Found entity 4: dikkekoek_jtag_uart_0_scfifo_r" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854982 ""} { "Info" "ISGN_ENTITY_NAME" "5 dikkekoek_jtag_uart_0 " "Found entity 5: dikkekoek_jtag_uart_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_camera_input.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_camera_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_camera_input " "Found entity 1: dikkekoek_camera_input" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_camera_input.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_camera_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-segmentout " "Found design unit 1: segment-segmentout" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854991 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/segment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_recognition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colour_recognition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colour_Recognition-Recognize " "Found design unit 1: Colour_Recognition-Recognize" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/Colour_Recognition.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colour_Recognition " "Found entity 1: Colour_Recognition" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/Colour_Recognition.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_rw-my_behavioral " "Found design unit 1: sdram_rw-my_behavioral" {  } { { "sdram_rw.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_rw.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854999 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_rw " "Found entity 1: sdram_rw" {  } { { "sdram_rw.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_rw.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435854999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435854999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-my_behavioral " "Found design unit 1: sdram_controller-my_behavioral" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855004 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/debounce.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855007 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855010 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855010 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" top_level.vhd(352) " "VHDL syntax error at top_level.vhd(352) near text \";\";  expecting \")\", or \",\"" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 352 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/RGB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855027 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855030 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855030 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_capture.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855034 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855039 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/frame_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855041 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/address_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855049 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855055 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435855055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/output_files/digital_cam_impl2.map.smsg " "Generated suppressed messages file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/output_files/digital_cam_impl2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435855189 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558435857144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 21 12:50:57 2019 " "Processing ended: Tue May 21 12:50:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558435857144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558435857144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558435857144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435857144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435857887 ""}
