{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415516714202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415516714203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 01:05:13 2014 " "Processing started: Sun Nov 09 01:05:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415516714203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415516714203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accControl -c accControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off accControl -c accControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415516714203 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415516714795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/opcodedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/opcodedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "../OpCodeDecoder/opCodeDecoder.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/OpCodeDecoder/opCodeDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415516714869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415516714869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/acccontrol.bdf 1 1 " "Using design file /users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/acccontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 accControl " "Found entity 1: accControl" {  } { { "acccontrol.bdf" "" { Schematic "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/acccontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415516714929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1415516714929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accControl " "Elaborating entity \"accControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415516714934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v 1 1 " "Using design file /users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 accController " "Found entity 1: accController" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415516714965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1415516714965 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "acccontroller.v(21) " "Verilog HDL or VHDL warning at acccontroller.v(21): conditional expression evaluates to a constant" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 21 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415516714966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "acccontroller.v(27) " "Verilog HDL or VHDL warning at acccontroller.v(27): conditional expression evaluates to a constant" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 27 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415516714966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "acccontroller.v(34) " "Verilog HDL or VHDL warning at acccontroller.v(34): conditional expression evaluates to a constant" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 34 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415516714966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "acccontroller.v(40) " "Verilog HDL or VHDL warning at acccontroller.v(40): conditional expression evaluates to a constant" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 40 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415516714966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "acccontroller.v(53) " "Verilog HDL or VHDL warning at acccontroller.v(53): conditional expression evaluates to a constant" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 53 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415516714966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "acccontroller.v(59) " "Verilog HDL or VHDL warning at acccontroller.v(59): conditional expression evaluates to a constant" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 59 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415516714966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accController accController:inst1 " "Elaborating entity \"accController\" for hierarchy \"accController:inst1\"" {  } { { "acccontrol.bdf" "inst1" { Schematic "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/acccontrol.bdf" { { 240 600 752 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415516714970 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "acccontroller.v(18) " "Verilog HDL Case Statement information at acccontroller.v(18): all case item expressions in this case statement are onehot" {  } { { "acccontroller.v" "" { Text "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/acccontroller/acccontroller.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1415516714971 "|accControl|accController:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder opCodeDecoder:inst " "Elaborating entity \"opCodeDecoder\" for hierarchy \"opCodeDecoder:inst\"" {  } { { "acccontrol.bdf" "inst" { Schematic "c:/users/scottn/google drive/schoolwork/uta/2014fall/cse 2441/labs/lab9/opcodedecoder/acccontrol.bdf" { { 216 296 432 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415516714974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415516715347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415516715473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415516715473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415516715508 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415516715508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415516715508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415516715508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415516715530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 01:05:15 2014 " "Processing ended: Sun Nov 09 01:05:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415516715530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415516715530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415516715530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415516715530 ""}
