# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:51:10 on Nov 30,2022
# vlog -reportprogress 300 -vlog01compat -work postlayout D:/project/program/QUARTUS/eda/Adders_Smart/designer/impl1/adder_3_ba.v 
# -- Compiling module adder_3
# 
# Top level modules:
# 	adder_3
# End time: 20:51:11 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:51:11 on Nov 30,2022
# vlog -reportprogress 300 "+incdir+D:/project/program/QUARTUS/eda/Adders_Smart/stimulus" -vlog01compat -work postlayout D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v 
# -- Compiling module testbench3
# 
# Top level modules:
# 	testbench3
# End time: 20:51:11 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /testadder_3=D:/project/program/QUARTUS/eda/Adders_Smart/designer/impl1/adder_3_ba.sdf postlayout.testbench3 
# Start time: 20:51:11 on Nov 30,2022
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.testbench3
# Loading postlayout.adder_3
# Loading proasic3.MAJ3
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.XOR3
# Loading proasic3.IOIN_IB
# Loading proasic3.IOPAD_TRI
# Loading proasic3.IOPAD_IN
# Loading proasic3.XA1
# Loading proasic3.AO1
# Loading proasic3.GND
# Loading proasic3.VCC
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# Loading instances from D:/project/program/QUARTUS/eda/Adders_Smart/designer/impl1/adder_3_ba.sdf
# Loading proasic3.UDP_MUX2
# Loading timing data from D:/project/program/QUARTUS/eda/Adders_Smart/designer/impl1/adder_3_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench3 File: D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v
# ** Error: src/proasic3.v(27149): $width( posedge D:36707 ps, :38496 ps, 2 ns );
#    Time: 38496 ps  Iteration: 0  Instance: /testbench3/testadder_3/\Cout_pad/U0/U0 
# ** Error: src/proasic3.v(27148): $width( negedge D:74158 ps, :76069 ps, 2 ns );
#    Time: 76069 ps  Iteration: 0  Instance: /testbench3/testadder_3/\S1_pad/U0/U0 
# ** Error: src/proasic3.v(27149): $width( posedge D:96707 ps, :98496 ps, 2 ns );
#    Time: 98496 ps  Iteration: 0  Instance: /testbench3/testadder_3/\Cout_pad/U0/U0 
# ** Error: src/proasic3.v(27148): $width( negedge D:104158 ps, :105833 ps, 2 ns );
#    Time: 105833 ps  Iteration: 0  Instance: /testbench3/testadder_3/\S1_pad/U0/U0 
# ** Error: src/proasic3.v(27148): $width( negedge D:134158 ps, :136069 ps, 2 ns );
#    Time: 136069 ps  Iteration: 0  Instance: /testbench3/testadder_3/\S1_pad/U0/U0 
# ** Error: src/proasic3.v(27149): $width( posedge D:143966 ps, :145784 ps, 2 ns );
#    Time: 145784 ps  Iteration: 0  Instance: /testbench3/testadder_3/\S1_pad/U0/U0 
# ** Note: $finish    : D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v(19)
#    Time: 165 ns  Iteration: 0  Instance: /testbench3
# 1
# Break in Module testbench3 at D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v line 19
# End time: 20:51:30 on Nov 30,2022, Elapsed time: 0:00:19
# Errors: 6, Warnings: 0
