INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_sequence.cpp
   Compiling collatz_conjecture.cpp_pre.cpp.tb.cpp
   Compiling collatz_conjecture_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_sequence_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
Test case 1: 3 10 5 16 8 4 2 1 
Test case 2: 4 2 1 
Test case 3: 5 16 8 4 2 1 
Test case 4: 6 3 10 5 16 8 4 2 1 
ERROR: [COSIM-4] *** C/RTL co-simulation finished: FAIL ***
