Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto ec9b71a868a5463b85cce332758eff44 --incr --debug typical --relax --mt 8 -sv_root /opt/Xilinx/Vivado/2019.2/data/simmodels/xsim/2019.2/lnx64/6.2.0/ext/protobuf -sc_lib libprotobuf.so --include /opt/Xilinx/Vivado/2019.2/data/simmodels/xsim/2019.2/lnx64/6.2.0/ext/protobuf/include -sv_root /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xtlm -sc_lib libxtlm.so --include /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xtlm/include -sv_root /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xtlm_simple_interconnect_v1_0 -sc_lib libxtlm_simple_interconnect_v1_0.so --include /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xtlm_simple_interconnect_v1_0/include -sv_root /opt/Xilinx/Vivado/2019.2/data/xsim/ip/common_cpp_v1_0 -sc_lib libcommon_cpp_v1_0.so --include /opt/Xilinx/Vivado/2019.2/data/xsim/ip/common_cpp_v1_0/include -sv_root /opt/Xilinx/Vivado/2019.2/data/xsim/ip/emu_perf_common_v1_0 -sc_lib libemu_perf_common_v1_0.so --include /opt/Xilinx/Vivado/2019.2/data/xsim/ip/emu_perf_common_v1_0/include --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xtlm_simple_intercon_0_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xtlm_simple_intercon_0_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_2/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_2/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_3/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_3/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim_tlm/common --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim_tlm/axi_crossbar/systemc_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim_tlm/top --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim_tlm/ddr_model/cpp_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim_tlm/ddr_model/systemc_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim_tlm/common --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim_tlm/axi_crossbar/systemc_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim_tlm/top --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim_tlm/ddr_model/cpp_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim_tlm/ddr_model/systemc_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim_tlm/common --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim_tlm/axi_crossbar/systemc_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim_tlm/top --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim_tlm/ddr_model/cpp_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim_tlm/ddr_model/systemc_srcs --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_0_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_0_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_1_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_1_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_2_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_2_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_3_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_3_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_hub_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_hub_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon0_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon0_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon1_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon1_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon2_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon2_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon3_0/src --include ../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon3_0/sim --include ../../../../prj.ip_user_files/bd/pfm_dynamic/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_embedded_scheduler_sw_0_0/src --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_embedded_scheduler_sw_0_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim_tlm/common --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim_tlm/axi_crossbar/systemc_srcs --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim_tlm/top --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim_tlm/ddr_model/cpp_srcs --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim_tlm/ddr_model/systemc_srcs --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_0_0/src --include ../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_0_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/src/common --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/src/cpp_src --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/src/sysc_src --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_0_0/sysc --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_0_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_1_0/sysc --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_1_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_2_0/sysc --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_2_0/sim --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_3_0/sysc --include ../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_3_0/sim --include ../../../../prj.ip_user_files/bd/emu/sim --include /opt/Xilinx/Vivado/2019.2/tps/boost_1_64_0 -L sim_clk_gen_v1_0_2 -L xil_defaultlib -L xlconcat_v2_1_3 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L shell_utils_cudma_controller_v1_0_0 -L axi_intc_v4_1_14 -L shell_utils_cuisr_v1_0_0 -L shell_utils_embedded_scheduler_hw_v1_0_0 -L axi_protocol_converter_v2_1_20 -L axi_mmu_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_root . -sc_lib libdpi.so --snapshot emu_wrapper_behav xil_defaultlib.emu_wrapper xil_defaultlib.glbl -log elaborate.log -standalone -xdci --include /opt/Xilinx/Vivado/2019.2/data/simmodels/xsim/2019.2/lnx64/6.2.0/ext/protobuf/include -ignore_assertions 
Using 8 slave threads.
WARNING: [XSIM 43-4443] Standalone mode does not support debug levels
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 9 for port 'm_axi_arprot' [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:10923]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 9 for port 'm_axi_awprot' [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:10927]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 9 for port 'm_axi_arprot' [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v:2517]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 9 for port 'm_axi_awprot' [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v:2521]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 18 for port 'm_axi_arprot' [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v:4399]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 18 for port 'm_axi_awprot' [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v:4403]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:12316]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:12322]
WARNING: [VRFC 10-5021] port 'gpio_io_o' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:12328]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:13647]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:13653]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:14251]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:14257]
WARNING: [VRFC 10-5021] port 'gpio_io_o' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v:14263]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v:8857]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v:1155]
WARNING: [VRFC 10-5021] port 'm_axi_CQDma_RID' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/sim/emu_CuDmaController_0_0.v:302]
WARNING: [VRFC 10-5021] port 'm_axi_a_RID' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/sim/emu_cuisr_0_0.v:189]
WARNING: [VRFC 10-5021] port 'busy' is not connected on this instance [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v:1113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/hdl/emu_wrapper.v" Line 12. Module emu_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 1009. Module emu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 4491. Module pfm_dynamic has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 12. Module System_DPA_imp_NCWU00 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 8051. Module pfm_dynamic_dpa_ctrl_interconnect_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 1577. Module m00_couplers_imp_184K1VH has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_2/sim/pfm_dynamic_auto_cc_2.v" Line 55. Module pfm_dynamic_auto_cc_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m00_regslice_0/sim/pfm_dynamic_m00_regslice_0.v" Line 55. Module pfm_dynamic_m00_regslice_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=8,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 2247. Module m01_couplers_imp_87NC3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_3/sim/pfm_dynamic_auto_cc_3.v" Line 55. Module pfm_dynamic_auto_cc_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_7/sim/pfm_dynamic_m01_regslice_7.v" Line 55. Module pfm_dynamic_m01_regslice_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=8,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 3197. Module m02_couplers_imp_YCLZI8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_4/sim/pfm_dynamic_auto_cc_4.v" Line 55. Module pfm_dynamic_auto_cc_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_7/sim/pfm_dynamic_m02_regslice_7.v" Line 55. Module pfm_dynamic_m02_regslice_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=8,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 3683. Module m03_couplers_imp_1RAAZKU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_5/sim/pfm_dynamic_auto_cc_5.v" Line 55. Module pfm_dynamic_auto_cc_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_7/sim/pfm_dynamic_m03_regslice_7.v" Line 55. Module pfm_dynamic_m03_regslice_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=8,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 3949. Module m04_couplers_imp_13DUO5I has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_6/sim/pfm_dynamic_auto_cc_6.v" Line 55. Module pfm_dynamic_auto_cc_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m04_regslice_0/sim/pfm_dynamic_m04_regslice_0.v" Line 55. Module pfm_dynamic_m04_regslice_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=8,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 4225. Module m05_couplers_imp_51HS2G has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_7/sim/pfm_dynamic_auto_cc_7.v" Line 55. Module pfm_dynamic_auto_cc_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m05_regslice_0/sim/pfm_dynamic_m05_regslice_0.v" Line 55. Module pfm_dynamic_m05_regslice_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=8,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=8,C_AWPAYLOAD_WIDTH=11,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=11,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=11,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 11518. Module s00_couplers_imp_VX2DF1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_s00_regslice_0/sim/pfm_dynamic_s00_regslice_0.v" Line 55. Module pfm_dynamic_s00_regslice_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=29,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=29,C_AWPAYLOAD_WIDTH=32,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=32,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=29,C_AWPAYLOAD_WIDTH=32,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=32,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_6/sim/pfm_dynamic_xbar_6.v" Line 55. Module pfm_dynamic_xbar_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4883. Module axi_crossbar_v2_1_21_axi_crossbar(C_FAMILY="virtexuplus",C_NUM_MASTER_SLOTS=6,C_AXI_ADDR_WIDTH=29,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=384'b01110100000101000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000000000011101000000110000000000000000000000000000000000000000000000000001110100000010000000000000000000000000000000000000000000000000000111010000000100000000000000000000000000000000000000000000000000011101000000000000000000000000,C_M_AXI_ADDR_WIDTH=192'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000,C_M_AXI_WRITE_CONNECTIVITY=192'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_CONNECTIVITY=192'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=32'b01,C_S_AXI_WRITE_ACCEPTANCE=32'b01,C_S_AXI_READ_ACCEPTANCE=32'b01,C_M_AXI_WRITE_ISSUING=192'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=192'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_SECURE=192'b0,C_CONNECTIVITY_MODE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 1239. Module axi_crossbar_v2_1_21_crossbar_sasd(C_FAMILY="rtl",C_NUM_MASTER_SLOTS=6,C_AXI_ADDR_WIDTH=29,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=384'b01110100000101000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000000000011101000000110000000000000000000000000000000000000000000000000001110100000010000000000000000000000000000000000000000000000000000111010000000100000000000000000000000000000000000000000000000000011101000000000000000000000000,C_M_AXI_HIGH_ADDR=384'b01110100000101111111111111111100000000000000000000000000000000000111010000010011111111111111110000000000000000000000000000000000011101000000111111111111111111000000000000000000000000000000000001110100000010111111111111111100000000000000000000000000000000000111010000000111111111111111110000000000000000000000000000000000011101000000001111111111111111,C_S_AXI_BASE_ID=64'b0,C_S_AXI_HIGH_ID=64'b0,C_S_AXI_SUPPORTS_WRITE=1'b1,C_S_AXI_SUPPORTS_READ=1'b1,C_M_AXI_SUPPORTS_WRITE=6'b111111,C_M_AXI_SUPPORTS_READ=6'b111111,C_S_AXI_ARB_PRIORITY=32'b0,C_M_AXI_SECURE=192'b0,C_M_AXI_ERR_MODE=192'b0,C_R_REGISTER=1,C_RANGE_CHECK=1,C_ADDR_DECODE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 64. Module axi_crossbar_v2_1_21_addr_arbiter_sasd(C_FAMILY="rtl",C_AMESG_WIDTH=61,C_GRANT_ENC=1,C_ARB_PRIORITY=32'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 793. Module axi_crossbar_v2_1_21_addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=6,C_NUM_TARGETS_LOG=3,C_ADDR_WIDTH=29,C_TARGET_ENC=1,C_BASE_ADDR=384'b01110100000101000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000000000011101000000110000000000000000000000000000000000000000000000000001110100000010000000000000000000000000000000000000000000000000000111010000000100000000000000000000000000000000000000000000000000011101000000000000000000000000,C_HIGH_ADDR=384'b01110100000101111111111111111100000000000000000000000000000000000111010000010011111111111111110000000000000000000000000000000000011101000000111111111111111111000000000000000000000000000000000001110100000010111111111111111100000000000000000000000000000000000111010000000111111111111111110000000000000000000000000000000000011101000000001111111111111111,C_TARGET_QUAL=7'b0111111,C_RESOLUTION=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000000000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000000100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000001000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000001100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000010000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000010100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter(C_NUM_M=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=1,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=1,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3,C_DATA_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3,C_DATA_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 3500. Module axi_crossbar_v2_1_21_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 1280. Module interrupt_concat_imp_1SXQM3I has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0/sim/pfm_dynamic_xlconcat_interrupt_0.v" Line 55. Module pfm_dynamic_xlconcat_interrupt_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconcat_v2_1/hdl/xlconcat_v2_1_vl_rfs.v" Line 14. Module xlconcat_v2_1_3_xlconcat(IN0_WIDTH=32,IN1_WIDTH=32,IN2_WIDTH=32,IN3_WIDTH=32,dout_width=128,NUM_PORTS=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconcat_v2_1/hdl/xlconcat_v2_1_vl_rfs.v" Line 14. Module xlconcat_v2_1_3_xlconcat(dout_width=32,NUM_PORTS=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconcat_v2_1/hdl/xlconcat_v2_1_vl_rfs.v" Line 14. Module xlconcat_v2_1_3_xlconcat(dout_width=32,NUM_PORTS=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconcat_v2_1/hdl/xlconcat_v2_1_vl_rfs.v" Line 14. Module xlconcat_v2_1_3_xlconcat(dout_width=32,NUM_PORTS=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconcat_v2_1/hdl/xlconcat_v2_1_vl_rfs.v" Line 14. Module xlconcat_v2_1_3_xlconcat(dout_width=32,NUM_PORTS=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconstant_gnd_0/sim/pfm_dynamic_xlconstant_gnd_0.v" Line 55. Module pfm_dynamic_xlconstant_gnd_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconstant_v1_1/hdl/xlconstant_v1_1_vl_rfs.v" Line 23. Module xlconstant_v1_1_6_xlconstant has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel2_clk_0/sim/pfm_dynamic_kernel2_clk_0.v" Line 55. Module pfm_dynamic_kernel2_clk_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/sim_clk_gen_v1_0/hdl/sim_clk_gen_v1_0_vl_rfs.v" Line 23. Module sim_clk_gen(CLOCK_PERIOD=2.0,RESET_POLARITY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel_clk_0/sim/pfm_dynamic_kernel_clk_0.v" Line 55. Module pfm_dynamic_kernel_clk_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/sim_clk_gen_v1_0/hdl/sim_clk_gen_v1_0_vl_rfs.v" Line 23. Module sim_clk_gen(CLOCK_PERIOD=3.33333333333333,RESET_POLARITY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_monte_sim_1_0/sim/pfm_dynamic_monte_sim_1_0.v" Line 55. Module pfm_dynamic_monte_sim_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim.v" Line 10. Module monte_sim_monte_sim(C_M_AXI_GMEM_USER_VALUE='b0,C_M_AXI_GMEM_PROT_VALUE='b0,C_M_AXI_GMEM_CACHE_VALUE='b011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_control_s_axi.v" Line 6. Module monte_sim_monte_sim_control_s_axi has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 8. Module monte_sim_monte_sim_gmem_m_axi(CONSERVATIVE=1,NUM_READ_OUTSTANDING=16,NUM_WRITE_OUTSTANDING=16,C_M_AXI_ADDR_WIDTH=64,C_USER_VALUE=32'b0,C_PROT_VALUE=32'b0,C_CACHE_VALUE=32'b011,USER_DW=32,USER_AW=64,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 708. Module monte_sim_monte_sim_gmem_m_axi_throttl(ADDR_WIDTH=64,CONSERVATIVE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 1701. Module monte_sim_monte_sim_gmem_m_axi_write(NUM_WRITE_OUTSTANDING=16,C_M_AXI_ADDR_WIDTH=64,C_USER_VALUE=32'b0,C_PROT_VALUE=32'b0,C_CACHE_VALUE=32'b011,USER_DW=32,USER_AW=64,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 314. Module monte_sim_monte_sim_gmem_m_axi_reg_slice(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=96,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 527. Module monte_sim_monte_sim_gmem_m_axi_buffer(DATA_WIDTH=36,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=2,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 904. Module monte_sim_monte_sim_gmem_m_axi_read(NUM_READ_OUTSTANDING=16,C_M_AXI_ADDR_WIDTH=64,C_USER_VALUE=32'b0,C_PROT_VALUE=32'b0,C_CACHE_VALUE=32'b011,USER_DW=32,USER_AW=64,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 314. Module monte_sim_monte_sim_gmem_m_axi_reg_slice(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=96,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 527. Module monte_sim_monte_sim_gmem_m_axi_buffer(DATA_WIDTH=35,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 314. Module monte_sim_monte_sim_gmem_m_axi_reg_slice(N=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" Line 418. Module monte_sim_monte_sim_gmem_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v1_buffer_V.v" Line 37. Module monte_sim_monte_sim_v1_buffer_V(DataWidth=32,AddressRange=1024,AddressWidth=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v1_buffer_V.v" Line 6. Module monte_sim_monte_sim_v1_buffer_V_ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v2_buffer_V.v" Line 48. Module monte_sim_monte_sim_v2_buffer_V(DataWidth=32,AddressRange=1024,AddressWidth=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v2_buffer_V.v" Line 6. Module monte_sim_monte_sim_v2_buffer_V_ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v1_buffer_V.v" Line 37. Module monte_sim_monte_sim_v1_buffer_V(DataWidth=32,AddressRange=1024,AddressWidth=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v1_buffer_V.v" Line 6. Module monte_sim_monte_sim_v1_buffer_V_ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_sqrt_fixed_32_16_s.v" Line 10. Module monte_sim_sqrt_fixed_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_64_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_64_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_64_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_64_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_64_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_64_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_64_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_64_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_64s_24ns_64_5_1.v" Line 35. Module monte_sim_monte_sim_mul_64s_24ns_64_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=64,din1_WIDTH=24,dout_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_64s_24ns_64_5_1.v" Line 8. Module monte_sim_monte_sim_mul_64s_24ns_64_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_15ns_47_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_15ns_47_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=15,dout_WIDTH=47) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_15ns_47_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_15ns_47_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_16ns_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_16ns_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=16,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_16ns_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_16ns_48_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_11ns_43_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_11ns_43_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=11,dout_WIDTH=43) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_11ns_43_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_11ns_43_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_8ns_40_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_8ns_40_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=8,dout_WIDTH=40) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_8ns_40_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_8ns_40_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_5ns_37_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_5ns_37_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=5,dout_WIDTH=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_5ns_37_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_5ns_37_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_monte_sim_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_monte_sim_dev_1_0/sim/pfm_dynamic_monte_sim_dev_1_0.v" Line 55. Module pfm_dynamic_monte_sim_dev_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev.v" Line 10. Module monte_sim_dev_monte_sim_dev(C_M_AXI_GMEM_USER_VALUE='b0,C_M_AXI_GMEM_PROT_VALUE='b0,C_M_AXI_GMEM_CACHE_VALUE='b011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_control_s_axi.v" Line 6. Module monte_sim_dev_monte_sim_dev_control_s_axi has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 8. Module monte_sim_dev_monte_sim_dev_gmem_m_axi(CONSERVATIVE=1,NUM_READ_OUTSTANDING=16,NUM_WRITE_OUTSTANDING=16,C_M_AXI_ADDR_WIDTH=64,C_USER_VALUE=32'b0,C_PROT_VALUE=32'b0,C_CACHE_VALUE=32'b011,USER_DW=32,USER_AW=64,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 708. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_throttl(ADDR_WIDTH=64,CONSERVATIVE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 1701. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_write(NUM_WRITE_OUTSTANDING=16,C_M_AXI_ADDR_WIDTH=64,C_USER_VALUE=32'b0,C_PROT_VALUE=32'b0,C_CACHE_VALUE=32'b011,USER_DW=32,USER_AW=64,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 314. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_reg_slice(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=96,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 527. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_buffer(DATA_WIDTH=36,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=2,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 904. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_read(NUM_READ_OUTSTANDING=16,C_M_AXI_ADDR_WIDTH=64,C_USER_VALUE=32'b0,C_PROT_VALUE=32'b0,C_CACHE_VALUE=32'b011,USER_DW=32,USER_AW=64,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 314. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_reg_slice(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=96,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 527. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_buffer(DATA_WIDTH=35,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 314. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_reg_slice(N=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" Line 418. Module monte_sim_dev_monte_sim_dev_gmem_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v1_buffer_V.v" Line 37. Module monte_sim_dev_monte_sim_dev_v1_buffer_V(DataWidth=32,AddressRange=1024,AddressWidth=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v1_buffer_V.v" Line 6. Module monte_sim_dev_monte_sim_dev_v1_buffer_V_ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v2_buffer_V.v" Line 48. Module monte_sim_dev_monte_sim_dev_v2_buffer_V(DataWidth=32,AddressRange=1024,AddressWidth=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v2_buffer_V.v" Line 6. Module monte_sim_dev_monte_sim_dev_v2_buffer_V_ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v1_buffer_V.v" Line 37. Module monte_sim_dev_monte_sim_dev_v1_buffer_V(DataWidth=32,AddressRange=1024,AddressWidth=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v1_buffer_V.v" Line 6. Module monte_sim_dev_monte_sim_dev_v1_buffer_V_ram has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" Line 10. Module monte_sim_dev_pow_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" Line 10. Module monte_sim_dev_log_67_17_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V(DataWidth=6,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V(DataWidth=67,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V(DataWidth=63,AddressRange=16,AddressWidth=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V(DataWidth=60,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V(DataWidth=55,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 39. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V(DataWidth=50,AddressRange=64,AddressWidth=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" Line 6. Module monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=81,din1_WIDTH=6,dout_WIDTH=87) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1_MulnS_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=68,din1_WIDTH=4,dout_WIDTH=72) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1_MulnS_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=60,din1_WIDTH=6,dout_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1_Mul4S_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=55,din1_WIDTH=6,dout_WIDTH=61) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1_Mul4S_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=6,dout_WIDTH=56) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1_Mul4S_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=7,din1_WIDTH=68,dout_WIDTH=73) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1_MulnS_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" Line 10. Module monte_sim_dev_exp_core_32_16_50_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V(DataWidth=7,AddressRange=8,AddressWidth=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V(DataWidth=32,AddressRange=32,AddressWidth=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V(DataWidth=46,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 39. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V(DataWidth=50,AddressRange=256,AddressWidth=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" Line 6. Module monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=36,din1_WIDTH=44,dout_WIDTH=80) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1_Mul4S_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=48,din1_WIDTH=50,dout_WIDTH=98) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1_Mul4S_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=50,din1_WIDTH=50,dout_WIDTH=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1_Mul4S_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=56,din1_WIDTH=19,dout_WIDTH=74) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1_Mul4S_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_sqrt_fixed_32_16_s.v" Line 10. Module monte_sim_dev_sqrt_fixed_32_16_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_64_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_32s_64_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_64_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_32s_64_4_1_Mul4S_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_24ns_64s_64_5_1.v" Line 35. Module monte_sim_dev_monte_sim_dev_mul_24ns_64s_64_5_1(ID=1,NUM_STAGE=5,din0_WIDTH=24,din1_WIDTH=64,dout_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_24ns_64s_64_5_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_24ns_64s_64_5_1_MulnS_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1_Mul4S_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_15ns_47_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_15ns_47_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=15,dout_WIDTH=47) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_15ns_47_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_15ns_47_4_1_Mul4S_9 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_16ns_48_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_16ns_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=16,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_16ns_48_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_16ns_48_4_1_Mul4S_10 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_11ns_43_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_11ns_43_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=11,dout_WIDTH=43) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_11ns_43_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_11ns_43_4_1_Mul4S_11 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_8ns_40_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_8ns_40_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=8,dout_WIDTH=40) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_8ns_40_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_8ns_40_4_1_Mul4S_12 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_5ns_37_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_5ns_37_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=5,dout_WIDTH=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_5ns_37_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_5ns_37_4_1_Mul4S_13 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1.v" Line 33. Module monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=32,din1_WIDTH=32,dout_WIDTH=48) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1.v" Line 8. Module monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1_Mul4S_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 11728. Module slr0_imp_1Q3M93Z has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 9087. Module pfm_dynamic_interconnect_axilite_user_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 11094. Module s00_couplers_imp_1VD9R9B has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 12351. Module slr1_imp_IZT2WG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 9287. Module pfm_dynamic_interconnect_axilite_user_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 1843. Module m00_couplers_imp_1IU07KW has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 2513. Module m01_couplers_imp_P1OJY6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_0/sim/pfm_dynamic_auto_cc_0.v" Line 55. Module pfm_dynamic_auto_cc_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_6/sim/pfm_dynamic_m01_regslice_6.v" Line 55. Module pfm_dynamic_m01_regslice_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=6,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=9,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=9,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 2789. Module m02_couplers_imp_997ACD has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_1/sim/pfm_dynamic_auto_cc_1.v" Line 55. Module pfm_dynamic_auto_cc_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="virtexuplus",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 516. Module axi_clock_converter_v2_1_19_lite_async(C_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 468. Module xpm_cdc_handshake(DEST_SYNC_FF=3,SRC_SYNC_FF=3,WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=3,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_6/sim/pfm_dynamic_m02_regslice_6.v" Line 55. Module pfm_dynamic_m02_regslice_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=6,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=6,C_AWPAYLOAD_WIDTH=9,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=9,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=9,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=9,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 3473. Module m03_couplers_imp_1GUW803 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_6/sim/pfm_dynamic_m03_regslice_6.v" Line 55. Module pfm_dynamic_m03_regslice_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=29,C_REG_CONFIG_W=7,C_REG_CONFIG_R=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=29,C_AWPAYLOAD_WIDTH=32,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=32,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=29,C_AWPAYLOAD_WIDTH=32,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=32,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 11226. Module s00_couplers_imp_BJPJ00 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_4/sim/pfm_dynamic_xbar_4.v" Line 55. Module pfm_dynamic_xbar_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4883. Module axi_crossbar_v2_1_21_axi_crossbar(C_FAMILY="virtexuplus",C_NUM_MASTER_SLOTS=4,C_AXI_ADDR_WIDTH=29,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=6,C_M_AXI_BASE_ADDR=1536'b01110100000101000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000000000011101000000110000000000000000000000000000000000000000000000000001110100000010000000000000000000000000000000000000000000000000000111010000000100000000000000000000000000000000000000000000000000011101000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011101000001110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011101000001100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_M_AXI_ADDR_WIDTH=768'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,C_M_AXI_WRITE_CONNECTIVITY=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_CONNECTIVITY=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=32'b01,C_S_AXI_WRITE_ACCEPTANCE=32'b01,C_S_AXI_READ_ACCEPTANCE=32'b01,C_M_AXI_WRITE_ISSUING=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_SECURE=128'b0,C_CONNECTIVITY_MODE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 1239. Module axi_crossbar_v2_1_21_crossbar_sasd(C_FAMILY="rtl",C_NUM_MASTER_SLOTS=4,C_NUM_ADDR_RANGES=6,C_AXI_ADDR_WIDTH=29,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=1536'b01110100000101000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000000000011101000000110000000000000000000000000000000000000000000000000001110100000010000000000000000000000000000000000000000000000000000111010000000100000000000000000000000000000000000000000000000000011101000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011101000001110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011101000001100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_M_AXI_HIGH_ADDR=1536'b01110100000101111111111111111100000000000000000000000000000000000111010000010011111111111111110000000000000000000000000000000000011101000000111111111111111111000000000000000000000000000000000001110100000010111111111111111100000000000000000000000000000000000111010000000111111111111111110000000000000000000000000000000000011101000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101000001101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_BASE_ID=64'b0,C_S_AXI_HIGH_ID=64'b0,C_S_AXI_SUPPORTS_WRITE=1'b1,C_S_AXI_SUPPORTS_READ=1'b1,C_M_AXI_SUPPORTS_WRITE=4'b1111,C_M_AXI_SUPPORTS_READ=4'b1111,C_S_AXI_ARB_PRIORITY=32'b0,C_M_AXI_SECURE=128'b0,C_M_AXI_ERR_MODE=128'b0,C_R_REGISTER=1,C_RANGE_CHECK=1,C_ADDR_DECODE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 64. Module axi_crossbar_v2_1_21_addr_arbiter_sasd(C_FAMILY="rtl",C_AMESG_WIDTH=61,C_GRANT_ENC=1,C_ARB_PRIORITY=32'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 793. Module axi_crossbar_v2_1_21_addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=4,C_NUM_TARGETS_LOG=2,C_NUM_RANGES=6,C_ADDR_WIDTH=29,C_TARGET_ENC=1,C_BASE_ADDR=1536'b01110100000101000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000000000011101000000110000000000000000000000000000000000000000000000000001110100000010000000000000000000000000000000000000000000000000000111010000000100000000000000000000000000000000000000000000000000011101000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011101000001110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011101000001100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_HIGH_ADDR=1536'b01110100000101111111111111111100000000000000000000000000000000000111010000010011111111111111110000000000000000000000000000000000011101000000111111111111111111000000000000000000000000000000000001110100000010111111111111111100000000000000000000000000000000000111010000000111111111111111110000000000000000000000000000000000011101000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101000001101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,C_TARGET_QUAL=5'b01111,C_RESOLUTION=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000011000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000011100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000000000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000000100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000001000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000001100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000010000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000010100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter(C_NUM_M=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=1,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=1,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3,C_DATA_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=5,C_SEL_WIDTH=3,C_DATA_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 3500. Module axi_crossbar_v2_1_21_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 13663. Module slr2_imp_EEMOLC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 10166. Module pfm_dynamic_interconnect_axilite_user_2_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 10962. Module s00_couplers_imp_1858E00 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 10366. Module pfm_dynamic_user_slr_icn_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 1445. Module m00_couplers_imp_120WOX2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 2101. Module m01_couplers_imp_6BWSZC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 3065. Module m02_couplers_imp_UGVDQZ has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" Line 11372. Module s00_couplers_imp_S199H2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_5/sim/pfm_dynamic_xbar_5.v" Line 55. Module pfm_dynamic_xbar_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4883. Module axi_crossbar_v2_1_21_axi_crossbar(C_FAMILY="virtexuplus",C_NUM_MASTER_SLOTS=3,C_AXI_ADDR_WIDTH=29,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=8,C_M_AXI_BASE_ADDR=1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000011101000001110000000000000000000000000000000000000000000000000001110100000110000000000000000000000000000000000000000000000000000111010000010100000000000000000000000000000000000000000000000000011101000001000000000000000000000000000000000000000000000000000001110100000011000000000000000000000000000000000000000000000000000111010000001000000000000000000000000000000000000000000000000000011101000000010000000000000000000000000000000000000000000000000001110100000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011100000000000000000000000000,C_M_AXI_ADDR_WIDTH=768'b01100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,C_M_AXI_WRITE_CONNECTIVITY=96'b010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_CONNECTIVITY=96'b010000000000000000000000000000000100000000000000000000000000000001,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=32'b01,C_S_AXI_WRITE_ACCEPTANCE=32'b01,C_S_AXI_READ_ACCEPTANCE=32'b01,C_M_AXI_WRITE_ISSUING=96'b010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=96'b010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_SECURE=96'b0,C_CONNECTIVITY_MODE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 1239. Module axi_crossbar_v2_1_21_crossbar_sasd(C_FAMILY="rtl",C_NUM_MASTER_SLOTS=3,C_NUM_ADDR_RANGES=8,C_AXI_ADDR_WIDTH=29,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000011101000001110000000000000000000000000000000000000000000000000001110100000110000000000000000000000000000000000000000000000000000111010000010100000000000000000000000000000000000000000000000000011101000001000000000000000000000000000000000000000000000000000001110100000011000000000000000000000000000000000000000000000000000111010000001000000000000000000000000000000000000000000000000000011101000000010000000000000000000000000000000000000000000000000001110100000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011100000000000000000000000000,C_M_AXI_HIGH_ADDR=1536'b0111101111111111111111111111110000000000000000000000000000000000011101000001111111111111111111000000000000000000000000000000000001110100000110111111111111111100000000000000000000000000000000000111010000010111111111111111110000000000000000000000000000000000011101000001001111111111111111000000000000000000000000000000000001110100000011111111111111111100000000000000000000000000000000000111010000001011111111111111110000000000000000000000000000000000011101000000011111111111111111000000000000000000000000000000000001110100000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100111111111111111111111111,C_S_AXI_BASE_ID=64'b0,C_S_AXI_HIGH_ID=64'b0,C_S_AXI_SUPPORTS_WRITE=1'b1,C_S_AXI_SUPPORTS_READ=1'b1,C_M_AXI_SUPPORTS_WRITE=3'b111,C_M_AXI_SUPPORTS_READ=3'b111,C_S_AXI_ARB_PRIORITY=32'b0,C_M_AXI_SECURE=96'b0,C_M_AXI_ERR_MODE=96'b0,C_R_REGISTER=1,C_RANGE_CHECK=1,C_ADDR_DECODE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 64. Module axi_crossbar_v2_1_21_addr_arbiter_sasd(C_FAMILY="rtl",C_AMESG_WIDTH=61,C_GRANT_ENC=1,C_ARB_PRIORITY=32'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 793. Module axi_crossbar_v2_1_21_addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=3,C_NUM_TARGETS_LOG=2,C_NUM_RANGES=8,C_ADDR_WIDTH=29,C_TARGET_ENC=1,C_BASE_ADDR=1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000011101000001110000000000000000000000000000000000000000000000000001110100000110000000000000000000000000000000000000000000000000000111010000010100000000000000000000000000000000000000000000000000011101000001000000000000000000000000000000000000000000000000000001110100000011000000000000000000000000000000000000000000000000000111010000001000000000000000000000000000000000000000000000000000011101000000010000000000000000000000000000000000000000000000000001110100000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011100000000000000000000000000,C_HIGH_ADDR=1536'b0111101111111111111111111111110000000000000000000000000000000000011101000001111111111111111111000000000000000000000000000000000001110100000110111111111111111100000000000000000000000000000000000111010000010111111111111111110000000000000000000000000000000000011101000001001111111111111111000000000000000000000000000000000001110100000011111111111111111100000000000000000000000000000000000111010000001011111111111111110000000000000000000000000000000000011101000000011111111111111111000000000000000000000000000000000001110100000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100111111111111111111111111,C_TARGET_QUAL=4'b0111,C_RESOLUTION=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111000000000000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000000000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000000100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000001000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000001100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000010000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000010100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000011000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111010000011100000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=27'b111100000000000000000000000,C_DATA_WIDTH=27) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter(C_NUM_M=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=1,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=1,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_DATA_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_DATA_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 3500. Module axi_crossbar_v2_1_21_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 6974. Module static_region_imp_PT295H has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 12. Module clk_reset_wizard_imp_1N4AMRV has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" Line 55. Module emu_ddr0_ui_clk_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/sim_clk_gen_v1_0/hdl/sim_clk_gen_v1_0_vl_rfs.v" Line 23. Module sim_clk_gen(CLOCK_PERIOD=3.33200000021325,RESET_POLARITY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" Line 55. Module emu_kernel2_clk_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/sim_clk_gen_v1_0/hdl/sim_clk_gen_v1_0_vl_rfs.v" Line 23. Module sim_clk_gen(CLOCK_PERIOD=2.0,RESET_POLARITY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" Line 55. Module emu_kernel_clk_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/sim_clk_gen_v1_0/hdl/sim_clk_gen_v1_0_vl_rfs.v" Line 23. Module sim_clk_gen(CLOCK_PERIOD=3.33333333333333,RESET_POLARITY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 1726. Module emu_connect_to_es_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 4584. Module m00_couplers_imp_THO9J8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 4730. Module m01_couplers_imp_1F0NE0X has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5154. Module m02_couplers_imp_2SPS0F has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5682. Module s00_couplers_imp_1I78I2M has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 6256. Module s01_couplers_imp_8JQCQJ has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_auto_pc_0/sim/emu_auto_pc_0.v" Line 55. Module emu_auto_pc_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4807. Module axi_protocol_converter_v2_1_20_axi_protocol_converter(C_FAMILY="virtexuplus",C_M_AXI_PROTOCOL=2,C_IGNORE_ID=1,C_AXI_ID_WIDTH=1,C_TRANSLATION_MODE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4225. Module axi_protocol_converter_v2_1_20_b2s(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_REG_CONFIG_AW=1,C_REG_CONFIG_W=0,C_REG_CONFIG_B=1,C_REG_CONFIG_AR=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_ID_WIDTH=1,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=62,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=62,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_ID_WIDTH=1,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=62,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=62,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=62,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=37,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=3,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=62,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3970. Module axi_protocol_converter_v2_1_20_b2s_aw_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3463. Module axi_protocol_converter_v2_1_20_b2s_cmd_translator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3091. Module axi_protocol_converter_v2_1_20_b2s_incr_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2901. Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3223. Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3605. Module axi_protocol_converter_v2_1_20_b2s_b_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=9,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4081. Module axi_protocol_converter_v2_1_20_b2s_ar_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3463. Module axi_protocol_converter_v2_1_20_b2s_cmd_translator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3091. Module axi_protocol_converter_v2_1_20_b2s_incr_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2901. Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3333. Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3810. Module axi_protocol_converter_v2_1_20_b2s_r_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=34,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_AXI_PROTOCOL=2,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=2,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=34,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_xbar_4/sim/emu_xbar_4.v" Line 55. Module emu_xbar_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4883. Module axi_crossbar_v2_1_21_axi_crossbar(C_FAMILY="virtexuplus",C_NUM_SLAVE_SLOTS=2,C_NUM_MASTER_SLOTS=3,C_AXI_ADDR_WIDTH=64,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=192'b0100000100100000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_M_AXI_ADDR_WIDTH=96'b0100000000000000000000000000000001000000000000000000000000000000001100,C_S_AXI_BASE_ID=64'b0100000000000000000000000000000000,C_S_AXI_THREAD_ID_WIDTH=64'b0,C_M_AXI_WRITE_CONNECTIVITY=96'b0110000000000000000000000000000001100000000000000000000000000000011,C_M_AXI_READ_CONNECTIVITY=96'b0110000000000000000000000000000001100000000000000000000000000000011,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=64'b0100000000000000000000000000000001,C_S_AXI_WRITE_ACCEPTANCE=64'b0100000000000000000000000000000001,C_S_AXI_READ_ACCEPTANCE=64'b0100000000000000000000000000000001,C_M_AXI_WRITE_ISSUING=96'b010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=96'b010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_ARB_PRIORITY=64'b0,C_M_AXI_SECURE=96'b0,C_CONNECTIVITY_MODE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 1239. Module axi_crossbar_v2_1_21_crossbar_sasd(C_FAMILY="rtl",C_NUM_SLAVE_SLOTS=2,C_NUM_MASTER_SLOTS=3,C_AXI_ADDR_WIDTH=64,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=192'b0100000100100000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_M_AXI_HIGH_ADDR=192'b0100000100100000111111111111111100000000000000000000000000000000000000000001100111111111111111110000000000000000000000000000000000000000000110000000111111111111,C_S_AXI_BASE_ID=128'b010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_HIGH_ID=128'b010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_SUPPORTS_WRITE=2'b11,C_S_AXI_SUPPORTS_READ=2'b11,C_M_AXI_SUPPORTS_WRITE=3'b111,C_M_AXI_SUPPORTS_READ=3'b111,C_S_AXI_ARB_PRIORITY=64'b0,C_M_AXI_SECURE=96'b0,C_M_AXI_ERR_MODE=96'b0,C_R_REGISTER=1,C_RANGE_CHECK=1,C_ADDR_DECODE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 64. Module axi_crossbar_v2_1_21_addr_arbiter_sasd(C_FAMILY="rtl",C_NUM_S=2,C_AMESG_WIDTH=96,C_GRANT_ENC=1,C_ARB_PRIORITY=64'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=2,C_SEL_WIDTH=1,C_DATA_WIDTH=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 793. Module axi_crossbar_v2_1_21_addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=3,C_NUM_TARGETS_LOG=2,C_ADDR_WIDTH=64,C_TARGET_ENC=1,C_BASE_ADDR=192'b0100000100100000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_HIGH_ADDR=192'b0100000100100000111111111111111100000000000000000000000000000000000000000001100111111111111111110000000000000000000000000000000000000000000110000000111111111111,C_TARGET_QUAL=4'b0111,C_RESOLUTION=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b01100000000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b01100100000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b010000010010000000000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter(C_NUM_M=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=2,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=2,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=2,C_SEL_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=2,C_SEL_WIDTH=1,C_DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_DATA_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_DATA_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 3500. Module axi_crossbar_v2_1_21_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 2556. Module emu_connect_to_es_cu_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 4438. Module m00_couplers_imp_1J2QOWN has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 4876. Module m01_couplers_imp_7QT8NM has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5022. Module m02_couplers_imp_1A3IVOC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5286. Module m03_couplers_imp_YBOEHL has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5418. Module m04_couplers_imp_1VNSOX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5550. Module m05_couplers_imp_1OUOKUC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5828. Module s00_couplers_imp_UX2T9P has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_s00_mmu_0/sim/emu_s00_mmu_0.v" Line 55. Module emu_s00_mmu_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 556. Module axi_mmu_v2_1_18_top(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_S_AXI_ADDR_WIDTH=64,C_M_AXI_ADDR_WIDTH=64,C_NUM_RANGES=3,C_BASE_ADDR=192'b01110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=96'b0110100000000000000000000000000001000000000000000000000000000000001100,C_PREFIX=3'b0,C_M_AXI_SUPPORTS_WRITE=3'b111,C_M_AXI_SUPPORTS_READ=3'b111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=3,C_NUM_RANGES_LOG=2,C_ADDR_WIDTH=64,C_BASE_ADDR=192'b01110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=96'b0110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=4'b0111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=3,C_NUM_RANGES_LOG=2,C_ADDR_WIDTH=64,C_BASE_ADDR=192'b01110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=96'b0110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=4'b0111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 200. Module axi_mmu_v2_1_18_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=65,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=65,C_AWPAYLOAD_WIDTH=68,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=68,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=65,C_AWPAYLOAD_WIDTH=68,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=68,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=68,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=68,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 5974. Module s01_couplers_imp_1DNO9BC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_auto_pc_1/sim/emu_auto_pc_1.v" Line 55. Module emu_auto_pc_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4807. Module axi_protocol_converter_v2_1_20_axi_protocol_converter(C_FAMILY="virtexuplus",C_M_AXI_PROTOCOL=2,C_IGNORE_ID=1,C_AXI_ID_WIDTH=1,C_TRANSLATION_MODE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4225. Module axi_protocol_converter_v2_1_20_b2s(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_REG_CONFIG_AW=1,C_REG_CONFIG_W=0,C_REG_CONFIG_B=1,C_REG_CONFIG_AR=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_ID_WIDTH=1,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=62,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=62,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_ID_WIDTH=1,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=62,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=62,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=62,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=37,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=3,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=62,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3970. Module axi_protocol_converter_v2_1_20_b2s_aw_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3463. Module axi_protocol_converter_v2_1_20_b2s_cmd_translator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3091. Module axi_protocol_converter_v2_1_20_b2s_incr_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2901. Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3223. Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3605. Module axi_protocol_converter_v2_1_20_b2s_b_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=9,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4081. Module axi_protocol_converter_v2_1_20_b2s_ar_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3463. Module axi_protocol_converter_v2_1_20_b2s_cmd_translator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3091. Module axi_protocol_converter_v2_1_20_b2s_incr_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2901. Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3333. Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3810. Module axi_protocol_converter_v2_1_20_b2s_r_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=34,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_AXI_PROTOCOL=2,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=2,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=34,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_s01_mmu_0/sim/emu_s01_mmu_0.v" Line 55. Module emu_s01_mmu_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 556. Module axi_mmu_v2_1_18_top(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_PREFIX=4'b0,C_M_AXI_SUPPORTS_WRITE=4'b1111,C_M_AXI_SUPPORTS_READ=4'b1111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_NUM_RANGES_LOG=2,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=5'b01111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_NUM_RANGES_LOG=2,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=5'b01111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 200. Module axi_mmu_v2_1_18_decerr_slave(C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_ADDR_WIDTH=33,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=33,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=63,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=63,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=33,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=63,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=63,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=63,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=37,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=3,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=63,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 6546. Module s02_couplers_imp_47SKBQ has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_auto_pc_2/sim/emu_auto_pc_2.v" Line 55. Module emu_auto_pc_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4807. Module axi_protocol_converter_v2_1_20_axi_protocol_converter(C_FAMILY="virtexuplus",C_M_AXI_PROTOCOL=2,C_IGNORE_ID=1,C_AXI_ID_WIDTH=1,C_TRANSLATION_MODE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4225. Module axi_protocol_converter_v2_1_20_b2s(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_REG_CONFIG_AW=1,C_REG_CONFIG_W=0,C_REG_CONFIG_B=1,C_REG_CONFIG_AR=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_ID_WIDTH=1,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=62,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=62,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_ID_WIDTH=1,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=62,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=62,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=62,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=37,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=3,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=62,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3970. Module axi_protocol_converter_v2_1_20_b2s_aw_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3463. Module axi_protocol_converter_v2_1_20_b2s_cmd_translator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3091. Module axi_protocol_converter_v2_1_20_b2s_incr_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2901. Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3223. Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3605. Module axi_protocol_converter_v2_1_20_b2s_b_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=9,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 4081. Module axi_protocol_converter_v2_1_20_b2s_ar_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3463. Module axi_protocol_converter_v2_1_20_b2s_cmd_translator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3091. Module axi_protocol_converter_v2_1_20_b2s_incr_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2901. Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3333. Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 3810. Module axi_protocol_converter_v2_1_20_b2s_r_channel(C_ID_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=34,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" Line 2815. Module axi_protocol_converter_v2_1_20_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_AXI_PROTOCOL=2,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=2,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_DATA_WIDTH=34,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_s02_mmu_0/sim/emu_s02_mmu_0.v" Line 55. Module emu_s02_mmu_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 556. Module axi_mmu_v2_1_18_top(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_PREFIX=4'b0,C_M_AXI_SUPPORTS_WRITE=4'b1111,C_M_AXI_SUPPORTS_READ=4'b1111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_NUM_RANGES_LOG=2,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=5'b01111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_NUM_RANGES_LOG=2,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=5'b01111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 200. Module axi_mmu_v2_1_18_decerr_slave(C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_ADDR_WIDTH=33,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=33,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=63,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=63,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=33,C_AXI_SUPPORTS_REGION_SIGNALS=1,C_AWPAYLOAD_WIDTH=63,C_WPAYLOAD_WIDTH=37,C_BPAYLOAD_WIDTH=3,C_ARPAYLOAD_WIDTH=63,C_RPAYLOAD_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=63,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=37,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=3,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=63,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 6828. Module s03_couplers_imp_1MG1X0J has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_s03_mmu_0/sim/emu_s03_mmu_0.v" Line 55. Module emu_s03_mmu_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 556. Module axi_mmu_v2_1_18_top(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_S_AXI_ADDR_WIDTH=64,C_M_AXI_ADDR_WIDTH=64,C_NUM_RANGES=4,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_PREFIX=4'b0,C_M_AXI_SUPPORTS_WRITE=4'b1111,C_M_AXI_SUPPORTS_READ=4'b1111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_NUM_RANGES_LOG=2,C_ADDR_WIDTH=64,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=5'b01111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 62. Module axi_mmu_v2_1_18_addr_decoder(C_FAMILY="virtexuplus",C_NUM_RANGES=4,C_NUM_RANGES_LOG=2,C_ADDR_WIDTH=64,C_BASE_ADDR=256'b01000001001000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_RANGE_SIZE=128'b010000000000000000000000000000000110100000000000000000000000000001000000000000000000000000000000001100,C_RANGE_QUAL=5'b01111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" Line 200. Module axi_mmu_v2_1_18_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 3703. Module axi_register_slice_v2_1_20_axi_register_slice(C_FAMILY="virtexuplus",C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=65,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_R=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 59. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=65,C_AWPAYLOAD_WIDTH=68,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=68,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" Line 473. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=65,C_AWPAYLOAD_WIDTH=68,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=68,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=68,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=2,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=68,C_REG_CONFIG=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="virtexuplus",C_DATA_WIDTH=34,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_xbar_5/sim/emu_xbar_5.v" Line 55. Module emu_xbar_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4883. Module axi_crossbar_v2_1_21_axi_crossbar(C_FAMILY="virtexuplus",C_NUM_SLAVE_SLOTS=4,C_NUM_MASTER_SLOTS=6,C_AXI_ADDR_WIDTH=64,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=3,C_M_AXI_BASE_ADDR=1152'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_M_AXI_ADDR_WIDTH=576'b011010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100,C_S_AXI_BASE_ID=128'b011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000,C_S_AXI_THREAD_ID_WIDTH=128'b0,C_M_AXI_WRITE_CONNECTIVITY=192'b011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111,C_M_AXI_READ_CONNECTIVITY=192'b011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_WRITE_ACCEPTANCE=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_READ_ACCEPTANCE=128'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_WRITE_ISSUING=192'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=192'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_ARB_PRIORITY=128'b0,C_M_AXI_SECURE=192'b0,C_CONNECTIVITY_MODE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 1239. Module axi_crossbar_v2_1_21_crossbar_sasd(C_FAMILY="rtl",C_NUM_SLAVE_SLOTS=4,C_NUM_MASTER_SLOTS=6,C_NUM_ADDR_RANGES=3,C_AXI_ADDR_WIDTH=64,C_AXI_PROTOCOL=2,C_M_AXI_BASE_ADDR=1152'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_M_AXI_HIGH_ADDR=1152'b011111111111111111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000000000000001100111111111111111110000000000000000000000000000000000000000000110000000111111111111,C_S_AXI_BASE_ID=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_HIGH_ID=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_SUPPORTS_WRITE=4'b1111,C_S_AXI_SUPPORTS_READ=4'b1111,C_M_AXI_SUPPORTS_WRITE=6'b111111,C_M_AXI_SUPPORTS_READ=6'b111111,C_S_AXI_ARB_PRIORITY=128'b0,C_M_AXI_SECURE=192'b0,C_M_AXI_ERR_MODE=192'b0,C_R_REGISTER=1,C_RANGE_CHECK=1,C_ADDR_DECODE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 64. Module axi_crossbar_v2_1_21_addr_arbiter_sasd(C_FAMILY="rtl",C_NUM_S=4,C_NUM_S_LOG=2,C_AMESG_WIDTH=96,C_GRANT_ENC=1,C_ARB_PRIORITY=128'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_DATA_WIDTH=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 793. Module axi_crossbar_v2_1_21_addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=6,C_NUM_TARGETS_LOG=3,C_NUM_RANGES=3,C_ADDR_WIDTH=64,C_TARGET_ENC=1,C_BASE_ADDR=1152'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000000000000000000000000000000000000000110000000000000000000,C_HIGH_ADDR=1152'b011111111111111111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000000000000001100111111111111111110000000000000000000000000000000000000000000110000000111111111111,C_TARGET_QUAL=7'b0111111,C_RESOLUTION=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b01100000000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b01100100000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b010000010010000000000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2132. Module generic_baseblocks_v2_1_0_comparator_static(C_FAMILY="rtl",C_VALUE=62'b0111000000000000000000000000,C_DATA_WIDTH=62) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 61. Module generic_baseblocks_v2_1_0_carry_and(C_FAMILY="rtl") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter(C_NUM_M=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 4460. Module axi_crossbar_v2_1_21_splitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3,C_DATA_WIDTH=36) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" Line 1475. Module axi_register_slice_v2_1_20_axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" Line 2451. Module generic_baseblocks_v2_1_0_mux_enc(C_RATIO=7,C_SEL_WIDTH=3,C_DATA_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 3500. Module axi_crossbar_v2_1_21_decerr_slave(C_AXI_PROTOCOL=2,C_RESP=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_dma_pcie_clk_0/sim/emu_dma_pcie_clk_0.v" Line 55. Module emu_dma_pcie_clk_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/sim_clk_gen_v1_0/hdl/sim_clk_gen_v1_0_vl_rfs.v" Line 23. Module sim_clk_gen(CLOCK_PERIOD=3.33333333333333,RESET_POLARITY=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/sim/emu.v" Line 50. Module embedded_schedular_imp_1KU1L3J has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/sim/emu_CuDmaController_0_0.v" Line 55. Module emu_CuDmaController_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller.v" Line 1. Module emu_CuDmaController_0_0_shell_utils_cudma_controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 8. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi(NUM_READ_OUTSTANDING=16,NUM_WRITE_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 708. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_throttl_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 1701. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_write(NUM_WRITE_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 314. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_reg_slice(N=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_fifo(DATA_BITS=64,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 527. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_buffer(DATA_WIDTH=36,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_fifo(DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_fifo(DATA_BITS=2,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 904. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_read(NUM_READ_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 314. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_reg_slice(N=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_fifo(DATA_BITS=64,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 527. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_buffer(DATA_WIDTH=35,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 314. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_reg_slice(N=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 8. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi(NUM_READ_OUTSTANDING=16,NUM_WRITE_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 708. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_throttl_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 1701. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_write(NUM_WRITE_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 314. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_reg_slice(N=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_fifo(DATA_BITS=64,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 527. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_buffer(DATA_WIDTH=36,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_fifo(DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_fifo(DATA_BITS=2,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 904. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_read(NUM_READ_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 314. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_reg_slice(N=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_fifo(DATA_BITS=64,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 527. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_buffer(DATA_WIDTH=35,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 314. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_reg_slice(N=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" Line 418. Module emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/sim/emu_cuisr_0_0.v" Line 55. Module emu_cuisr_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr.v" Line 1. Module emu_cuisr_0_0_shell_utils_cuisr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 8. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi(NUM_READ_OUTSTANDING=16,NUM_WRITE_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 708. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_throttl_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 1701. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_write(NUM_WRITE_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 314. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_reg_slice(N=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 418. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_fifo(DATA_BITS=64,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 527. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_buffer(DATA_WIDTH=36,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 418. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_fifo(DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 418. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 418. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_fifo(DATA_BITS=2,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 904. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_read(NUM_READ_OUTSTANDING=16,C_TARGET_ADDR=0,C_USER_VALUE=0,C_PROT_VALUE=0,C_CACHE_VALUE=3,USER_DW=32,USER_MAXREQS=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 314. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_reg_slice(N=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 418. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_fifo(DATA_BITS=64,DEPTH=5,DEPTH_BITS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 527. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_buffer(DATA_WIDTH=35,ADDR_WIDTH=8,DEPTH=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 314. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_reg_slice(N=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" Line 418. Module emu_cuisr_0_0_shell_utils_cuisr_a_m_axi_fifo(DATA_BITS=2,DEPTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_embedded_scheduler_hw_0_0/sim/emu_embedded_scheduler_hw_0_0.v" Line 55. Module emu_embedded_scheduler_hw_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v" Line 2. Module shell_utils_embedded_scheduler_hw has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8019. Module xpm_memory_dpdistram(MEMORY_SIZE=4096,USE_MEM_INIT=0,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=7,READ_LATENCY_A=1,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=7,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=4096,MEMORY_PRIMITIVE=1,USE_MEM_INIT=0,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=7,READ_LATENCY_A=1,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=7,READ_LATENCY_B=1,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 902. Module xpm_cdc_array_single(DEST_SYNC_FF=2,SRC_INPUT_REG=0,WIDTH=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v" Line 2. Module CuDmaController_rtl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v" Line 2. Module CuISR has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_xlconcat_0_0/sim/emu_xlconcat_0_0.v" Line 55. Module emu_xlconcat_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconcat_v2_1/hdl/xlconcat_v2_1_vl_rfs.v" Line 14. Module xlconcat_v2_1_3_xlconcat(dout_width=3,NUM_PORTS=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.ip_user_files/bd/emu/ip/emu_xlconstant_0_0/sim/emu_xlconstant_0_0.v" Line 55. Module emu_xlconstant_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xlconstant_v1_1/hdl/xlconstant_v1_1_vl_rfs.v" Line 23. Module xlconstant_v1_1_6_xlconstant(CONST_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.sim/sim_1/behav_gdb/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
INFO: [XSIM 43-4431] System-C Modules instantiated in Design
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.$unit_pfm_dynamic_dpa_hub_0_stub...
Compiling package xil_defaultlib.$unit_bd_d216_xtlm_simple_interc...
Compiling package xil_defaultlib.$unit_pfm_dynamic_xtlm_simple_in...
Compiling package xil_defaultlib.$unit_emu_sim_embedded_scheduler...
Compiling package xil_defaultlib.$unit_emu_sim_ddr_1_0_stub_sv
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_2
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module xil_defaultlib.pfm_dynamic_m00_regslice_0
Compiling module xil_defaultlib.m00_couplers_imp_184K1VH
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_3
Compiling module xil_defaultlib.pfm_dynamic_m01_regslice_7
Compiling module xil_defaultlib.m01_couplers_imp_87NC3
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_4
Compiling module xil_defaultlib.pfm_dynamic_m02_regslice_7
Compiling module xil_defaultlib.m02_couplers_imp_YCLZI8
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_5
Compiling module xil_defaultlib.pfm_dynamic_m03_regslice_7
Compiling module xil_defaultlib.m03_couplers_imp_1RAAZKU
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_6
Compiling module xil_defaultlib.pfm_dynamic_m04_regslice_0
Compiling module xil_defaultlib.m04_couplers_imp_13DUO5I
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_7
Compiling module xil_defaultlib.pfm_dynamic_m05_regslice_0
Compiling module xil_defaultlib.m05_couplers_imp_51HS2G
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module xil_defaultlib.pfm_dynamic_s00_regslice_0
Compiling module xil_defaultlib.s00_couplers_imp_VX2DF1
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.pfm_dynamic_xbar_6
Compiling module xil_defaultlib.pfm_dynamic_dpa_ctrl_interconnec...
Compiling module xil_defaultlib.pfm_dynamic_dpa_hub_0
Compiling module xil_defaultlib.pfm_dynamic_dpa_mon0_0
Compiling module xil_defaultlib.pfm_dynamic_dpa_mon1_0
Compiling module xil_defaultlib.pfm_dynamic_dpa_mon2_0
Compiling module xil_defaultlib.pfm_dynamic_dpa_mon3_0
Compiling module xil_defaultlib.System_DPA_imp_NCWU00
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.pfm_dynamic_xlconcat_interrupt_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.pfm_dynamic_xlconstant_gnd_0
Compiling module xil_defaultlib.interrupt_concat_imp_1SXQM3I
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=2.0,RES...
Compiling module xil_defaultlib.pfm_dynamic_kernel2_clk_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=3.33333...
Compiling module xil_defaultlib.pfm_dynamic_kernel_clk_0
Compiling module xil_defaultlib.pfm_dynamic_memory_subsystem_0
Compiling module xil_defaultlib.monte_sim_monte_sim_control_s_ax...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_f...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_f...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_t...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_r...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_f...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_b...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_f...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_f...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_f...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_w...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_b...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_r...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi_r...
Compiling module xil_defaultlib.monte_sim_monte_sim_gmem_m_axi(C...
Compiling module xil_defaultlib.monte_sim_monte_sim_v1_buffer_V_...
Compiling module xil_defaultlib.monte_sim_monte_sim_v1_buffer_V(...
Compiling module xil_defaultlib.monte_sim_monte_sim_v2_buffer_V_...
Compiling module xil_defaultlib.monte_sim_monte_sim_v2_buffer_V(...
Compiling module xil_defaultlib.monte_sim_sqrt_fixed_32_16_s
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_32s_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_32s_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_32s_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_32s_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_64s_24ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_64s_24ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_15ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_15ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_16ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_16ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_11ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_11ns...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_8ns_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_8ns_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_5ns_...
Compiling module xil_defaultlib.monte_sim_monte_sim_mul_32s_5ns_...
Compiling module xil_defaultlib.monte_sim_monte_sim(C_M_AXI_GMEM...
Compiling module xil_defaultlib.pfm_dynamic_monte_sim_1_0
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_cont...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_gmem...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_v1_b...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_v1_b...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_v2_b...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_v2_b...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s_log_ap...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_log_67_17_s
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_exp_core_32_16_50_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_pow_32_16_s
Compiling module xil_defaultlib.monte_sim_dev_sqrt_fixed_32_16_s
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev_mul_...
Compiling module xil_defaultlib.monte_sim_dev_monte_sim_dev(C_M_...
Compiling module xil_defaultlib.pfm_dynamic_monte_sim_dev_1_0
Compiling module xil_defaultlib.pfm_dynamic_sci
Compiling module xil_defaultlib.pfm_dynamic_sim_ddr_0_0
Compiling module xil_defaultlib.pfm_dynamic_sim_ddr_2_0
Compiling module xil_defaultlib.pfm_dynamic_sim_ddr_3_0
Compiling module xil_defaultlib.pfm_dynamic_icn_pass_0_0
Compiling module xil_defaultlib.s00_couplers_imp_1VD9R9B
Compiling module xil_defaultlib.pfm_dynamic_interconnect_axilite...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="virtex...]
Compiling architecture pfm_dynamic_psr_kernel2_clk_0_0_arch of entity xil_defaultlib.pfm_dynamic_psr_kernel2_clk_0_0 [pfm_dynamic_psr_kernel2_clk_0_0_...]
Compiling architecture pfm_dynamic_psr_kernel_clk_0_0_arch of entity xil_defaultlib.pfm_dynamic_psr_kernel_clk_0_0 [pfm_dynamic_psr_kernel_clk_0_0_d...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_22.GPIO_Core [\GPIO_Core(c_aw=9,c_family="virt...]
Compiling architecture imp of entity axi_gpio_v2_0_22.axi_gpio [\axi_gpio(c_family="virtexuplus"...]
Compiling architecture pfm_dynamic_to_delete_kernel_ctrl_0_0_arch of entity xil_defaultlib.pfm_dynamic_to_delete_kernel_ctrl_0_0 [pfm_dynamic_to_delete_kernel_ctr...]
Compiling module xil_defaultlib.slr0_imp_1Q3M93Z
Compiling module xil_defaultlib.pfm_dynamic_icn_pass_1_0
Compiling module xil_defaultlib.pfm_dynamic_icn_pass_2_0
Compiling module xil_defaultlib.m00_couplers_imp_1IU07KW
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_0
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module xil_defaultlib.pfm_dynamic_m01_regslice_6
Compiling module xil_defaultlib.m01_couplers_imp_P1OJY6
Compiling module xil_defaultlib.pfm_dynamic_auto_cc_1
Compiling module xil_defaultlib.pfm_dynamic_m02_regslice_6
Compiling module xil_defaultlib.m02_couplers_imp_997ACD
Compiling module xil_defaultlib.pfm_dynamic_m03_regslice_6
Compiling module xil_defaultlib.m03_couplers_imp_1GUW803
Compiling module xil_defaultlib.s00_couplers_imp_BJPJ00
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.pfm_dynamic_xbar_4
Compiling module xil_defaultlib.pfm_dynamic_interconnect_axilite...
Compiling architecture pfm_dynamic_psr_kernel2_clk_1_0_arch of entity xil_defaultlib.pfm_dynamic_psr_kernel2_clk_1_0 [pfm_dynamic_psr_kernel2_clk_1_0_...]
Compiling architecture pfm_dynamic_psr_kernel_clk_1_0_arch of entity xil_defaultlib.pfm_dynamic_psr_kernel_clk_1_0 [pfm_dynamic_psr_kernel_clk_1_0_d...]
Compiling module xil_defaultlib.slr1_imp_IZT2WG
Compiling module xil_defaultlib.pfm_dynamic_icn_pass_3_0
Compiling module xil_defaultlib.s00_couplers_imp_1858E00
Compiling module xil_defaultlib.pfm_dynamic_interconnect_axilite...
Compiling architecture pfm_dynamic_psr_kernel2_clk_2_0_arch of entity xil_defaultlib.pfm_dynamic_psr_kernel2_clk_2_0 [pfm_dynamic_psr_kernel2_clk_2_0_...]
Compiling architecture pfm_dynamic_psr_kernel_clk_2_0_arch of entity xil_defaultlib.pfm_dynamic_psr_kernel_clk_2_0 [pfm_dynamic_psr_kernel_clk_2_0_d...]
Compiling architecture pfm_dynamic_to_delete_kernel_ctrl_2_0_arch of entity xil_defaultlib.pfm_dynamic_to_delete_kernel_ctrl_2_0 [pfm_dynamic_to_delete_kernel_ctr...]
Compiling module xil_defaultlib.slr2_imp_EEMOLC
Compiling module xil_defaultlib.m00_couplers_imp_120WOX2
Compiling module xil_defaultlib.m01_couplers_imp_6BWSZC
Compiling module xil_defaultlib.m02_couplers_imp_UGVDQZ
Compiling module xil_defaultlib.s00_couplers_imp_S199H2
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.pfm_dynamic_xbar_5
Compiling module xil_defaultlib.pfm_dynamic_user_slr_icn_0
Compiling module xil_defaultlib.pfm_dynamic_xtlm_simple_intercon...
Compiling module xil_defaultlib.pfm_dynamic
Compiling module xil_defaultlib.emu_sci
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=3.33200...
Compiling module xil_defaultlib.emu_ddr0_ui_clk_0
Compiling module xil_defaultlib.emu_kernel2_clk_0
Compiling module xil_defaultlib.emu_kernel_clk_0
Compiling module xil_defaultlib.clk_reset_wizard_imp_1N4AMRV
Compiling module xil_defaultlib.m00_couplers_imp_THO9J8
Compiling module xil_defaultlib.m01_couplers_imp_1F0NE0X
Compiling module xil_defaultlib.m02_couplers_imp_2SPS0F
Compiling module xil_defaultlib.s00_couplers_imp_1I78I2M
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_a...
Compiling module xil_defaultlib.emu_auto_pc_0
Compiling module xil_defaultlib.s01_couplers_imp_8JQCQJ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_4
Compiling module xil_defaultlib.emu_connect_to_es_0
Compiling module xil_defaultlib.m00_couplers_imp_1J2QOWN
Compiling module xil_defaultlib.m01_couplers_imp_7QT8NM
Compiling module xil_defaultlib.m02_couplers_imp_1A3IVOC
Compiling module xil_defaultlib.m03_couplers_imp_YBOEHL
Compiling module xil_defaultlib.m04_couplers_imp_1VNSOX
Compiling module xil_defaultlib.m05_couplers_imp_1OUOKUC
Compiling module xil_defaultlib.s00_couplers_imp_UX2T9P
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_decerr_slave(C_A...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_top(C_FAMILY="vi...
Compiling module xil_defaultlib.emu_s00_mmu_0
Compiling module xil_defaultlib.emu_auto_pc_1
Compiling module xil_defaultlib.s01_couplers_imp_1DNO9BC
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_decerr_slave(C_R...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_top(C_FAMILY="vi...
Compiling module xil_defaultlib.emu_s01_mmu_0
Compiling module xil_defaultlib.emu_auto_pc_2
Compiling module xil_defaultlib.s02_couplers_imp_47SKBQ
Compiling module xil_defaultlib.emu_s02_mmu_0
Compiling module xil_defaultlib.s03_couplers_imp_1MG1X0J
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_18.axi_mmu_v2_1_18_top(C_FAMILY="vi...
Compiling module xil_defaultlib.emu_s03_mmu_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_5
Compiling module xil_defaultlib.emu_connect_to_es_cu_0
Compiling module xil_defaultlib.emu_dma_pcie_clk_0
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0_shell_ut...
Compiling module xil_defaultlib.emu_CuDmaController_0_0
Compiling architecture imp of entity axi_intc_v4_1_14.intc_core [\intc_core(c_family="virtexuplus...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_14.axi_intc [\axi_intc(c_family="virtexuplus"...]
Compiling architecture emu_axi_intc_0_0_arch of entity xil_defaultlib.emu_axi_intc_0_0 [emu_axi_intc_0_0_default]
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0_shell_utils_cuisr_...
Compiling module xil_defaultlib.emu_cuisr_0_0
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=4096...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xil_defaultlib.emu_embedded_scheduler_hw_0_0
Compiling module xil_defaultlib.emu_sim_embedded_scheduler_sw_0_...
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.emu_xlconcat_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.emu_xlconstant_0_0
Compiling module xil_defaultlib.embedded_schedular_imp_1KU1L3J
Compiling module xil_defaultlib.emu_icn_pass_0_0
Compiling architecture emu_psr_dma_pcie_aclk_0_arch of entity xil_defaultlib.emu_psr_dma_pcie_aclk_0 [emu_psr_dma_pcie_aclk_0_default]
Compiling module xil_defaultlib.emu_sim_copy_kernel_0_0
Compiling module xil_defaultlib.emu_sim_copy_kernel_1_0
Compiling module xil_defaultlib.emu_sim_copy_kernel_2_0
Compiling module xil_defaultlib.emu_sim_copy_kernel_3_0
Compiling module xil_defaultlib.emu_sim_ddr_1_0
Compiling module xil_defaultlib.emu_sim_xdma_0_0
Compiling module xil_defaultlib.static_region_imp_PT295H
Compiling module xil_defaultlib.emu
Compiling module xil_defaultlib.emu_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot emu_wrapper_behav
