// Seed: 1011634993
module module_0 (
    input  tri   id_0
    , id_5,
    output uwire id_1,
    input  wor   id_2,
    input  uwire id_3
);
  assign id_1 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wand id_5
    , id_20,
    input wand id_6,
    output uwire id_7,
    output wor id_8,
    input tri1 id_9,
    output supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    input wand id_16,
    input wire id_17,
    input wire id_18
);
  wire id_21;
  and (
      id_8,
      id_5,
      id_9,
      id_16,
      id_13,
      id_17,
      id_15,
      id_11,
      id_3,
      id_6,
      id_18,
      id_1,
      id_20,
      id_21,
      id_12
  );
  module_0(
      id_18, id_2, id_18, id_5
  );
endmodule
