Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 11:24:54 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.118        0.000                      0                 1136        0.097        0.000                      0                 1136        4.500        0.000                       0                   451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.118        0.000                      0                 1132        0.097        0.000                      0                 1132        4.500        0.000                       0                   451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.989        0.000                      0                    4        1.615        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 2.724ns (29.309%)  route 6.570ns (70.691%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          1.031    10.591    L_reg/out_sig0_carry__1
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.152    10.743 r  L_reg/out_sig0_carry__1_i_12/O
                         net (fo=2, routed)           0.606    11.349    alum/ram_reg_i_72_0[3]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.727    12.076 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.076    alum/out_sig0_carry__1_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.298 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.409    12.707    sm/O[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.299    13.006 r  sm/ram_reg_i_53/O
                         net (fo=1, routed)           0.149    13.155    sm/ram_reg_i_53_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.279 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.319    13.598    sm/ram_reg_i_17_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.722 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.717    14.439    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 2.491ns (27.057%)  route 6.715ns (72.943%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.716 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.479    12.194    sm/ram_reg_i_22_0[2]
    SLICE_X46Y39         LUT4 (Prop_lut4_I1_O)        0.299    12.493 r  sm/ram_reg_i_84/O
                         net (fo=1, routed)           0.444    12.938    sm/ram_reg_i_84_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124    13.062 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.485    13.547    display/ram_reg_14
    SLICE_X46Y40         LUT5 (Prop_lut5_I3_O)        0.124    13.671 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.680    14.351    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.491ns (27.079%)  route 6.708ns (72.921%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.716 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.479    12.194    sm/ram_reg_i_22_0[2]
    SLICE_X46Y39         LUT4 (Prop_lut4_I1_O)        0.299    12.493 r  sm/ram_reg_i_84/O
                         net (fo=1, routed)           0.444    12.938    sm/ram_reg_i_84_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124    13.062 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.487    13.548    sm/ram_reg_i_84_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.672 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.671    14.343    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.589ns (28.312%)  route 6.556ns (71.688%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.807 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.626    12.432    alum/data1[7]
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.306    12.738 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.298    13.036    sm/ram_reg_14
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.160 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.287    13.447    display/ram_reg_8
    SLICE_X49Y40         LUT5 (Prop_lut5_I3_O)        0.124    13.571 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.718    14.289    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 2.589ns (28.314%)  route 6.555ns (71.685%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.807 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.626    12.432    alum/data1[7]
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.306    12.738 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.298    13.036    sm/ram_reg_14
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.160 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.428    13.588    sm/ram_reg_i_75
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.712 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.576    14.288    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 2.511ns (27.471%)  route 6.630ns (72.529%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.733 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.657    12.390    alum/data1[6]
    SLICE_X50Y38         LUT3 (Prop_lut3_I2_O)        0.302    12.692 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.300    12.992    sm/D_registers_q_reg[7][6]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.116 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.317    13.433    display/ram_reg_10
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124    13.557 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.728    14.285    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 2.625ns (28.751%)  route 6.505ns (71.249%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.608 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.608    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.847 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.538    12.385    sm/ram_reg_i_22_0[4]
    SLICE_X51Y40         LUT4 (Prop_lut4_I1_O)        0.302    12.687 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.302    12.989    sm/ram_reg_i_66_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.113 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.322    13.435    display/ram_reg
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    13.559 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.715    14.274    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.721ns (29.828%)  route 6.401ns (70.172%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.608 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.608    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.942 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.431    12.372    sm/ram_reg_i_22_0[3]
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.303    12.675 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           0.303    12.979    sm/ram_reg_i_69_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.513    13.616    display/ram_reg_4
    SLICE_X46Y41         LUT5 (Prop_lut5_I3_O)        0.124    13.740 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.527    14.267    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.721ns (29.835%)  route 6.399ns (70.165%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.494 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.494    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.608 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.608    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.942 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.431    12.372    sm/ram_reg_i_22_0[3]
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.303    12.675 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           0.303    12.979    sm/ram_reg_i_69_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.323    13.425    sm/D_registers_q_reg[5][9]
    SLICE_X46Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.549 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.715    14.265    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.230ns (24.528%)  route 6.862ns (75.472%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[6]/Q
                         net (fo=183, routed)         1.420     7.021    sm/D_states_q_reg_n_0_[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.145 f  sm/i__carry__0_i_18/O
                         net (fo=1, routed)           0.638     7.783    sm/i__carry__0_i_18_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.907 f  sm/i__carry__0_i_14/O
                         net (fo=1, routed)           0.415     8.322    sm/i__carry__0_i_14_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.446 r  sm/i__carry__0_i_12/O
                         net (fo=7, routed)           0.533     8.979    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.103 f  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.333     9.436    sm/out_sig0_carry__0_i_13_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.560 r  sm/out_sig0_carry__1_i_13/O
                         net (fo=17, routed)          0.603    10.163    sm/D_states_q_reg[3]_rep_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.685    10.972    L_reg/out_sig0_carry_1
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    11.096 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.096    alum/ram_reg_i_96_3[2]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.448 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.697    12.144    sm/ram_reg_i_22_0[1]
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.306    12.450 r  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.403    12.853    sm/ram_reg_i_87_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.977 f  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.468    13.445    sm/ram_reg_i_36_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.569 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.667    14.236    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.567     1.511    forLoop_idx_0_267258475[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.011    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.835     2.025    forLoop_idx_0_267258475[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.567     1.511    forLoop_idx_0_267258475[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.024    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.835     2.025    forLoop_idx_0_267258475[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.595     1.539    forLoop_idx_0_930829844[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.813    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.974    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.052    forLoop_idx_0_930829844[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.733    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.075     1.611    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.505    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.702    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X41Y55         FDRE                                         r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.831     2.020    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.075     1.580    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.733    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.071     1.607    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.595     1.539    forLoop_idx_0_930829844[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.813    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.974    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.052    forLoop_idx_0_930829844[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.735    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.071     1.607    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.742    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.075     1.611    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.567     1.511    forLoop_idx_0_267258475[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.047 r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.047    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_6
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.835     2.025    forLoop_idx_0_267258475[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_267258475[2].cond_butt_dirs/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y38   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y40   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y38   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y38   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y38   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y38   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.704ns (15.365%)  route 3.878ns (84.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=118, routed)         1.886     7.489    sm/D_states_q_reg[4]_0
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.613 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           0.727     8.339    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.265     9.728    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.704ns (15.365%)  route 3.878ns (84.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=118, routed)         1.886     7.489    sm/D_states_q_reg[4]_0
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.613 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           0.727     8.339    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.265     9.728    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.704ns (15.365%)  route 3.878ns (84.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=118, routed)         1.886     7.489    sm/D_states_q_reg[4]_0
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.613 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           0.727     8.339    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.265     9.728    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.704ns (15.365%)  route 3.878ns (84.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=118, routed)         1.886     7.489    sm/D_states_q_reg[4]_0
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.613 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           0.727     8.339    sm/D_stage_q[3]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.463 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.265     9.728    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.447    14.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  4.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.186ns (12.079%)  route 1.354ns (87.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[3]/Q
                         net (fo=86, routed)          0.799     2.443    sm/D_states_q_reg_n_0_[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.555     3.043    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.186ns (12.079%)  route 1.354ns (87.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[3]/Q
                         net (fo=86, routed)          0.799     2.443    sm/D_states_q_reg_n_0_[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.555     3.043    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.186ns (12.079%)  route 1.354ns (87.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[3]/Q
                         net (fo=86, routed)          0.799     2.443    sm/D_states_q_reg_n_0_[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.555     3.043    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.186ns (12.079%)  route 1.354ns (87.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y34         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[3]/Q
                         net (fo=86, routed)          0.799     2.443    sm/D_states_q_reg_n_0_[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.555     3.043    fifo_reset_cond/AS[0]
    SLICE_X40Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  1.615    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.072ns  (logic 10.901ns (31.081%)  route 24.171ns (68.919%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 f  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.010    30.663    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.787 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.409    31.196    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I2_O)        0.124    31.320 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.842    32.162    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.153    32.315 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.151    36.467    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    40.217 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.217    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.940ns  (logic 11.204ns (32.068%)  route 23.735ns (67.932%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    30.474    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X52Y25         LUT4 (Prop_lut4_I2_O)        0.152    30.626 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.585    31.211    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.348    31.559 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.838    32.397    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.152    32.549 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.733    36.282    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    40.085 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.085    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.913ns  (logic 10.899ns (31.217%)  route 24.015ns (68.783%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    30.474    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X52Y25         LUT4 (Prop_lut4_I2_O)        0.152    30.626 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.585    31.211    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.348    31.559 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.838    32.397    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124    32.521 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.012    36.533    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.059 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.059    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.852ns  (logic 10.920ns (31.332%)  route 23.932ns (68.668%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 f  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    30.474    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X52Y25         LUT4 (Prop_lut4_I2_O)        0.152    30.626 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.302    30.928    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I4_O)        0.348    31.276 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.868    32.143    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    32.267 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.183    36.451    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.998 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.998    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.489ns  (logic 10.947ns (31.741%)  route 23.542ns (68.259%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    30.474    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X52Y25         LUT4 (Prop_lut4_I2_O)        0.152    30.626 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.585    31.211    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.348    31.559 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.848    32.407    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I1_O)        0.124    32.531 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.529    36.060    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.634 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.634    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.488ns  (logic 11.126ns (32.260%)  route 23.362ns (67.740%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    30.474    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X52Y25         LUT4 (Prop_lut4_I2_O)        0.152    30.626 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.585    31.211    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.348    31.559 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.848    32.407    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.150    32.557 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.349    35.906    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    39.633 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.633    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.041ns  (logic 10.231ns (30.055%)  route 23.810ns (69.945%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=19, routed)          2.185     7.791    L_reg/D_registers_q_reg[0][9]_0[1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.915 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.799     8.714    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_12_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.838 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.408     9.246    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.370 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.607     9.977    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.101 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.456    10.557    L_reg/D_registers_q_reg[0][6]_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.150    10.707 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.018    11.725    L_reg/L_31bc1a7e_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.326    12.051 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.051    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[2]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.431 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.431    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.746 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.762    13.508    L_reg/L_31bc1a7e_remainder0_1[7]
    SLICE_X39Y36         LUT5 (Prop_lut5_I1_O)        0.307    13.815 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          0.968    14.782    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.152    14.934 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.058    15.992    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.326    16.318 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.805    17.123    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.124    17.247 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.184    18.431    L_reg/i__carry_i_25__0_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.555 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           1.193    19.748    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.872 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.596    20.468    bseg_driver/decimal_renderer/i__carry__0_i_13__0[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.866 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.866    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.105 f  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.944    22.049    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.302    22.351 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          0.932    23.283    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124    23.407 f  L_reg/i__carry_i_22__1/O
                         net (fo=5, routed)           1.398    24.805    L_reg/i__carry_i_22__1_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I4_O)        0.124    24.929 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.093    26.022    L_reg/i__carry_i_15__0_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I1_O)        0.124    26.146 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    26.636    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.162 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.162    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.475 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    28.105    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.306    28.411 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.445    28.855    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.124    28.979 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.793    29.772    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.153    29.925 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.261    31.186    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.327    31.513 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.839    32.352    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.154    32.506 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.948    35.454    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.191 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.191    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.022ns  (logic 10.002ns (29.399%)  route 24.020ns (70.600%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=19, routed)          2.185     7.791    L_reg/D_registers_q_reg[0][9]_0[1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.915 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.799     8.714    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_12_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.838 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.408     9.246    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.370 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.607     9.977    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.101 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.456    10.557    L_reg/D_registers_q_reg[0][6]_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.150    10.707 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.018    11.725    L_reg/L_31bc1a7e_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.326    12.051 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.051    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[2]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.431 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.431    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.746 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.762    13.508    L_reg/L_31bc1a7e_remainder0_1[7]
    SLICE_X39Y36         LUT5 (Prop_lut5_I1_O)        0.307    13.815 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          0.968    14.782    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.152    14.934 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.058    15.992    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.326    16.318 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.805    17.123    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.124    17.247 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.184    18.431    L_reg/i__carry_i_25__0_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.555 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           1.193    19.748    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.872 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.596    20.468    bseg_driver/decimal_renderer/i__carry__0_i_13__0[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.866 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.866    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.105 f  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.944    22.049    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.302    22.351 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          0.932    23.283    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124    23.407 f  L_reg/i__carry_i_22__1/O
                         net (fo=5, routed)           1.398    24.805    L_reg/i__carry_i_22__1_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I4_O)        0.124    24.929 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.093    26.022    L_reg/i__carry_i_15__0_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I1_O)        0.124    26.146 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    26.636    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.162 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.162    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.475 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    28.105    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.306    28.411 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.445    28.855    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.124    28.979 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.793    29.772    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.153    29.925 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.261    31.186    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.327    31.513 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.839    32.352    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I1_O)        0.124    32.476 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.157    35.633    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.172 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.172    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.016ns  (logic 10.638ns (31.273%)  route 23.378ns (68.727%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=14, routed)          2.393     7.994    L_reg/M_reg_targetpixel[4]
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.118 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.847     8.966    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.090 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.499     9.589    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.117     9.706 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.874    10.579    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.332    10.911 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.829    11.740    L_reg/L_31bc1a7e_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.864 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.397 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.397    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.712 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.993    13.706    L_reg/L_31bc1a7e_remainder0_3[7]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.307    14.013 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.955    14.968    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I0_O)        0.118    15.086 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.617    15.703    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.326    16.029 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           1.353    17.382    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    17.534 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.990    18.524    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I0_O)        0.360    18.884 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.924    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.134 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.190    20.324    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.844 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.844    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.961 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.961    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.200 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.139    22.338    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.301    22.639 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          0.616    23.255    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.150    23.405 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.638    24.044    L_reg/i__carry_i_9__4_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.332    24.376 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.897    25.273    L_reg/i__carry_i_14__1_n_0
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    25.397 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.169    26.566    L_reg/i__carry_i_9__4_n_0
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.124    26.690 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.568    27.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.643 r  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.643    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.956 f  timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.833    28.789    timerseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.306    29.095 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.435    29.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.124    29.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.010    30.663    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.787 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.409    31.196    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I2_O)        0.124    31.320 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.842    32.162    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124    32.286 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.358    35.644    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.161 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.161    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.943ns  (logic 10.238ns (30.162%)  route 23.705ns (69.838%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=19, routed)          2.185     7.791    L_reg/D_registers_q_reg[0][9]_0[1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.915 r  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.799     8.714    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_12_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.838 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.408     9.246    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.370 f  L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.607     9.977    L_reg/L_31bc1a7e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.101 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.456    10.557    L_reg/D_registers_q_reg[0][6]_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I2_O)        0.150    10.707 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.018    11.725    L_reg/L_31bc1a7e_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.326    12.051 r  L_reg/L_31bc1a7e_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.051    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[2]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.431 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.431    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.746 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.762    13.508    L_reg/L_31bc1a7e_remainder0_1[7]
    SLICE_X39Y36         LUT5 (Prop_lut5_I1_O)        0.307    13.815 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          0.968    14.782    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.152    14.934 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.058    15.992    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.326    16.318 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.805    17.123    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.124    17.247 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.184    18.431    L_reg/i__carry_i_25__0_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.555 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           1.193    19.748    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.872 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.596    20.468    bseg_driver/decimal_renderer/i__carry__0_i_13__0[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.866 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.866    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.105 f  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.944    22.049    L_reg/L_31bc1a7e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.302    22.351 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          0.932    23.283    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124    23.407 f  L_reg/i__carry_i_22__1/O
                         net (fo=5, routed)           1.398    24.805    L_reg/i__carry_i_22__1_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I4_O)        0.124    24.929 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.093    26.022    L_reg/i__carry_i_15__0_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I1_O)        0.124    26.146 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    26.636    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.162 r  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.162    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.475 f  bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    28.105    bseg_driver/decimal_renderer/L_31bc1a7e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.306    28.411 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.445    28.855    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.124    28.979 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.793    29.772    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.153    29.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.261    31.186    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.327    31.513 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.839    32.352    L_reg/bseg[6]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.152    32.504 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.842    35.346    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.746    39.092 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.092    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.396ns (78.138%)  route 0.391ns (21.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.391     2.091    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.324 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.324    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.416ns (69.551%)  route 0.620ns (30.449%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.234     1.913    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.958 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.386     2.344    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.574 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.574    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.466ns (69.176%)  route 0.653ns (30.824%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.593     1.537    forLoop_idx_0_930829844[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.097     1.775    forLoop_idx_0_930829844[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.820 f  forLoop_idx_0_930829844[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.871    forLoop_idx_0_930829844[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.505     2.421    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.655 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.655    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.409ns (63.518%)  route 0.809ns (36.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.809     2.479    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.723 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.723    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_930829844[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.460ns (66.439%)  route 0.738ns (33.561%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.593     1.537    forLoop_idx_0_930829844[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.099     1.777    forLoop_idx_0_930829844[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.822 f  forLoop_idx_0_930829844[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.112     1.935    forLoop_idx_0_930829844[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.980 r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.526     2.506    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.735 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.735    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.406ns (62.881%)  route 0.830ns (37.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.830     2.500    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.742 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.742    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.615ns (35.965%)  route 2.875ns (64.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.875     4.366    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.490    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X41Y55         FDRE                                         r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.437     4.841    forLoop_idx_0_267258475[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  forLoop_idx_0_267258475[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.628ns (37.443%)  route 2.720ns (62.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.847     4.347    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.628ns (37.443%)  route 2.720ns (62.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.847     4.347    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.628ns (37.443%)  route 2.720ns (62.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.847     4.347    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.628ns (37.443%)  route 2.720ns (62.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.847     4.347    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.628ns (37.443%)  route 2.720ns (62.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.847     4.347    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_267258475[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.282ns  (logic 1.625ns (37.940%)  route 2.658ns (62.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.658     4.158    forLoop_idx_0_267258475[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.282 r  forLoop_idx_0_267258475[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.282    forLoop_idx_0_267258475[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_267258475[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.520     4.925    forLoop_idx_0_267258475[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_267258475[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 1.617ns (40.200%)  route 2.406ns (59.800%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.406     3.899    forLoop_idx_0_267258475[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.023 r  forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.023    forLoop_idx_0_267258475[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.520     4.925    forLoop_idx_0_267258475[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 1.619ns (40.310%)  route 2.397ns (59.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.397     3.892    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.016 r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.016    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.508     4.912    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.622ns (44.752%)  route 2.003ns (55.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.003     3.502    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.626 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.626    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.300ns (34.424%)  route 0.571ns (65.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.571     0.825    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X61Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.870 r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_930829844[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.307ns (32.810%)  route 0.629ns (67.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.629     0.891    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.936 r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.936    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_930829844[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.311ns (27.752%)  route 0.810ns (72.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.810     1.076    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.121    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.307ns (24.884%)  route 0.928ns (75.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.928     1.190    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.235 r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.235    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.861     2.051    forLoop_idx_0_267258475[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_267258475[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.306ns (24.604%)  route 0.938ns (75.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.938     1.199    forLoop_idx_0_267258475[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.244 r  forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.244    forLoop_idx_0_267258475[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.867     2.057    forLoop_idx_0_267258475[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_267258475[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.316ns (22.844%)  route 1.069ns (77.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.326     1.385    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.316ns (22.844%)  route 1.069ns (77.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.326     1.385    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.316ns (22.844%)  route 1.069ns (77.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.326     1.385    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.316ns (22.844%)  route 1.069ns (77.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.326     1.385    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.316ns (22.844%)  route 1.069ns (77.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.326     1.385    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





