@inproceedings{DBLP:conf/arc/GobelECMJ17,
  author    = {Matthias G{\"{o}}bel and
               Ahmed Elhossini and
               Chi Ching Chi and
               Mauricio Alvarez Mesa and
               Ben H. H. Juurlink},
  title     = {{A Quantitative Analysis of the Memory Architecture of FPGA-SoCs}},
  booktitle = {{ARC}},
  series    = {Lecture Notes in Computer Science},
  volume    = {10216},
  pages     = {241--252},
  year      = {2017}
}

@techreport{svensson2016exploring,
  title={{Exploring OpenCL Memory Throughput on the Zynq}},
  author={Svensson, Bo Joel},
  year={2016},
  institution={Technical Report}
}

@inproceedings{sadri2013energy,
  title={{Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ}},
  author={Sadri, Mohammadsadegh and Weis, Christian and Wehn, Norbert and Benini, Luca},
  booktitle={Proceedings of the 10th FPGAworld Conference},
  pages={1--8},
  year={2013}
}

@inproceedings{DBLP:conf/dsd/SklyarovSSS15,
  author    = {Valery Sklyarov and
               Iouliia Skliarova and
               Jo{\~{a}}o Paulo S{\'{a}} da Silva and
               Alexander Sudnitson},
  title     = {{Analysis and Comparison of Attainable Hardware Acceleration in All
               Programmable Systems-on-Chip}},
  booktitle = {{DSD}},
  pages     = {345--352},
  publisher = {{IEEE} Computer Society},
  year      = {2015}
}

@inproceedings{tahghighi2016analytical,
  title={{Analytical delay model for CPU-FPGA data paths in programmable system-on-chip FPGA}},
  author={Tahghighi, Mohammad and Sinha, Sharad and Zhang, Wei},
  booktitle={International Symposium on Applied Reconfigurable Computing},
  pages={159--170},
  year={2016},
  organization={Springer}
}

@misc{xilinx2015zynq,
  author={Xilinx},
  title={{Zynq-7000 All Programmable SoC: Technical Reference Manual, UG585 (v1.12.2)}},
  howpublished={\url{https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf}},
  year={2015}
}

@misc{xilinx2011axi,
  author={Xilinx},
  title={{AXI Reference Guide, UG761 (v13.1)}},
  howpublished={\url{https://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf}},
  year={2011}
}

@misc{de1soc,
  author={TerasIC},
  title={{DE1-SoC Board}},
  howpublished={\url{https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836}},
  year={accessed on May 17th, 2020}
}

@misc{zybo,
  author={Digilent},
  title={{Zybo}},
  howpublished={\url{https://reference.digilentinc.com/reference/programmable-logic/zybo/start}},
  year={accessed on May 17th, 2020}
}

@misc{xilinx2019dma,
  author={Xilinx},
  title={{AXI DMA v7.1: LogiCORE IP Product Guide, PG021}},
  howpublished={\url{https://www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf}},
  year={2019}
}

@misc{intel2020avalon,
  author={Intel},
  title={{Intel Avalon Specifications}},
  howpublished={\url{https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf}},
  year={2020}
}

@misc{sahandSoCTutorial,
  author={Sahand Kashani and Ren√© Beuchat},
  title={{SoC-FPGA Design Guide, DE1-SoC Edition}},
  howpublished={\url{https://github.com/sahandKashani/SoC-FPGA-Design-Guide/blob/master/DE1_SoC/SoC-FPGA%20Design%20Guide/SoC-FPGA%20Design%20Guide%20%5BDE1-SoC%20Edition%5D.pdf}},
  year={accessed on May 17th, 2020}
}