// Seed: 598229517
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri0 id_2,
    input tri  id_3
);
  wire id_5;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output wire id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply0 id_8
);
  uwire id_10;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_8
  );
  supply0 id_11 = 1'b0;
  always_latch @(1 or posedge id_10);
  wire id_12;
endmodule
