// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_urem_3nbkb.h"
#include "matrixmul_urem_4ncud.h"
#include "matrixmul_mux_42_dEe.h"
#include "matrixmul_mul_32seOg.h"

namespace ap_rtl {

struct matrixmul : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_urem_3nbkb<1,7,3,3,3>* matrixmul_urem_3nbkb_U1;
    matrixmul_urem_4ncud<1,8,4,3,3>* matrixmul_urem_4ncud_U2;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U3;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U4;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U5;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U6;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U7;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U8;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U9;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U10;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_303;
    sc_signal< sc_lv<3> > i_reg_314;
    sc_signal< sc_lv<3> > j_reg_325;
    sc_signal< sc_lv<32> > reg_337;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1439;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439;
    sc_signal< sc_lv<1> > tmp_3_mid2_reg_1480;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<32> > reg_341;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > grp_fu_345_p3;
    sc_signal< sc_lv<32> > reg_352;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_380_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1439;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_386_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1443;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_fu_398_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1448;
    sc_signal< sc_lv<1> > tmp_mid2_fu_410_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1453;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_fu_418_p3;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_reg_1473;
    sc_signal< sc_lv<1> > tmp_3_mid2_fu_438_p3;
    sc_signal< sc_lv<1> > tmp_mid2_5_fu_452_p3;
    sc_signal< sc_lv<1> > tmp_mid2_5_reg_1487;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1487;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1487;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1487;
    sc_signal< sc_lv<3> > j_mid2_fu_473_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1496;
    sc_signal< sc_lv<2> > tmp_22_fu_480_p1;
    sc_signal< sc_lv<2> > tmp_22_reg_1505;
    sc_signal< sc_lv<3> > j_1_fu_484_p2;
    sc_signal< sc_lv<3> > j_1_reg_1516;
    sc_signal< sc_lv<5> > tmp_1_fu_490_p3;
    sc_signal< sc_lv<5> > tmp_1_reg_1521;
    sc_signal< sc_lv<64> > tmp_11_fu_498_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_1528;
    sc_signal< sc_lv<64> > tmp_20_cast_fu_516_p1;
    sc_signal< sc_lv<64> > tmp_20_cast_reg_1538;
    sc_signal< sc_lv<64> > tmp_13_fu_526_p3;
    sc_signal< sc_lv<64> > tmp_13_reg_1553;
    sc_signal< sc_lv<32> > b_copy_0_3_19_reg_1573;
    sc_signal< sc_lv<32> > b_copy_2_3_19_reg_1581;
    sc_signal< sc_lv<64> > tmp_15_fu_596_p3;
    sc_signal< sc_lv<64> > tmp_15_reg_1589;
    sc_signal< sc_lv<3> > grp_fu_467_p2;
    sc_signal< sc_lv<3> > newIndex3_mid2_v_reg_1604;
    sc_signal< sc_lv<32> > tmp_4_fu_1012_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1609;
    sc_signal< sc_lv<32> > tmp_7_fu_1025_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1614;
    sc_signal< sc_lv<32> > tmp_9_fu_1038_p6;
    sc_signal< sc_lv<32> > tmp_9_reg_1619;
    sc_signal< sc_lv<32> > tmp_10_fu_1051_p6;
    sc_signal< sc_lv<32> > tmp_10_reg_1624;
    sc_signal< sc_lv<64> > tmp_17_fu_1149_p3;
    sc_signal< sc_lv<64> > tmp_17_reg_1629;
    sc_signal< sc_lv<1> > tmp_5_fu_1169_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1644;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1174_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1652;
    sc_signal< sc_lv<5> > tmp_21_fu_1182_p2;
    sc_signal< sc_lv<5> > tmp_21_reg_1660;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_tmp_21_reg_1660;
    sc_signal< sc_lv<32> > a_row_1_fu_1191_p3;
    sc_signal< sc_lv<32> > a_row_1_reg_1670;
    sc_signal< sc_lv<32> > a_row_0_2_fu_1205_p3;
    sc_signal< sc_lv<32> > a_row_1_2_fu_1231_p3;
    sc_signal< sc_lv<32> > a_row_3_2_fu_1260_p3;
    sc_signal< sc_lv<32> > a_row_3_2_reg_1691;
    sc_signal< sc_lv<32> > a_row_2_2_fu_1274_p3;
    sc_signal< sc_lv<32> > grp_fu_1212_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1701;
    sc_signal< sc_lv<32> > grp_fu_1237_p2;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1706;
    sc_signal< sc_lv<32> > grp_fu_1281_p2;
    sc_signal< sc_lv<32> > tmp_11_2_reg_1711;
    sc_signal< sc_lv<32> > grp_fu_1296_p2;
    sc_signal< sc_lv<32> > tmp_11_3_reg_1716;
    sc_signal< sc_lv<32> > tmp11_fu_1300_p2;
    sc_signal< sc_lv<32> > tmp11_reg_1721;
    sc_signal< sc_lv<4> > a_2_addr_2_reg_1726;
    sc_signal< sc_lv<32> > tmp_12_3_fu_1313_p2;
    sc_signal< sc_lv<32> > tmp_12_3_reg_1731;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_307_p4;
    sc_signal< sc_lv<3> > i_phi_fu_318_p4;
    sc_signal< sc_lv<3> > j_phi_fu_329_p4;
    sc_signal< sc_lv<64> > tmp_8_fu_503_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_535_p3;
    sc_signal< sc_lv<64> > tmp_22_cast_fu_1304_p1;
    sc_signal< sc_lv<32> > a_row_0_3_fu_96;
    sc_signal< sc_lv<32> > a_row_1_3_fu_100;
    sc_signal< sc_lv<32> > a_row_2_3_fu_104;
    sc_signal< sc_lv<32> > a_row_3_1_fu_108;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_112;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_1005_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_116;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_998_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_120;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_991_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_124;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_984_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_128;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_977_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_132;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_970_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_136;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_963_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_140;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_956_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_144;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_949_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_148;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_942_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_152;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_935_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_156;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_928_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_160;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_921_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_164;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_914_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_168;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_907_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_172;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_900_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<3> > tmp_1_off_fu_368_p2;
    sc_signal< sc_lv<3> > i_1_fu_392_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_404_p2;
    sc_signal< sc_lv<1> > tmp_fu_356_p2;
    sc_signal< sc_lv<3> > grp_fu_426_p0;
    sc_signal< sc_lv<1> > tmp_3_mid1_fu_432_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_362_p2;
    sc_signal< sc_lv<1> > tmp_mid1_4_fu_446_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_374_p2;
    sc_signal< sc_lv<4> > grp_fu_467_p0;
    sc_signal< sc_lv<3> > grp_fu_467_p1;
    sc_signal< sc_lv<3> > grp_fu_426_p2;
    sc_signal< sc_lv<4> > tmp_8_cast_fu_507_p1;
    sc_signal< sc_lv<4> > tmp_19_fu_510_p2;
    sc_signal< sc_lv<5> > tmp_12_fu_521_p2;
    sc_signal< sc_lv<5> > tmp_14_fu_591_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_605_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_617_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_610_p3;
    sc_signal< sc_lv<1> > sel_tmp9_fu_630_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_622_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_643_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_650_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_666_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_688_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_696_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_712_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_720_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_736_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_760_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_767_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_783_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_790_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_806_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_828_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_836_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_852_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_860_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_876_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_844_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_868_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_884_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_892_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_775_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_798_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_813_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_821_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_704_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_728_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_744_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_752_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_635_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_658_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_673_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_681_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_1012_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_1012_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_1012_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_1012_p4;
    sc_signal< sc_lv<32> > tmp_7_fu_1025_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_1025_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_1025_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1025_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_1038_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_1038_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_1038_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_1038_p4;
    sc_signal< sc_lv<32> > tmp_10_fu_1051_p1;
    sc_signal< sc_lv<32> > tmp_10_fu_1051_p2;
    sc_signal< sc_lv<32> > tmp_10_fu_1051_p3;
    sc_signal< sc_lv<32> > tmp_10_fu_1051_p4;
    sc_signal< sc_lv<5> > tmp_16_fu_1144_p2;
    sc_signal< sc_lv<3> > tmp_18_fu_1158_p1;
    sc_signal< sc_lv<5> > tmp_19_cast_fu_1161_p3;
    sc_signal< sc_lv<5> > tmp_8_cast6_fu_1179_p1;
    sc_signal< sc_lv<32> > a_row_0_1_fu_1198_p3;
    sc_signal< sc_lv<32> > grp_fu_1212_p1;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1225_p3;
    sc_signal< sc_lv<32> > grp_fu_1237_p1;
    sc_signal< sc_lv<32> > sel_tmp_fu_1253_p3;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1267_p3;
    sc_signal< sc_lv<32> > grp_fu_1281_p1;
    sc_signal< sc_lv<32> > tmp12_fu_1309_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state23;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_state23;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<59> ap_const_lv59_0;
    static const sc_lv<61> ap_const_lv61_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_row_0_1_fu_1198_p3();
    void thread_a_row_0_2_fu_1205_p3();
    void thread_a_row_1_1_fu_1225_p3();
    void thread_a_row_1_2_fu_1231_p3();
    void thread_a_row_1_fu_1191_p3();
    void thread_a_row_2_1_fu_1267_p3();
    void thread_a_row_2_2_fu_1274_p3();
    void thread_a_row_3_2_fu_1260_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state23();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_3_14_fu_673_p3();
    void thread_b_copy_0_3_15_fu_681_p3();
    void thread_b_copy_0_3_16_fu_991_p3();
    void thread_b_copy_0_3_17_fu_998_p3();
    void thread_b_copy_0_3_18_fu_1005_p3();
    void thread_b_copy_0_3_2_fu_635_p3();
    void thread_b_copy_0_3_3_fu_984_p3();
    void thread_b_copy_0_3_4_fu_622_p3();
    void thread_b_copy_0_3_5_fu_643_p3();
    void thread_b_copy_0_3_6_fu_650_p3();
    void thread_b_copy_0_3_7_fu_658_p3();
    void thread_b_copy_0_3_9_fu_666_p3();
    void thread_b_copy_0_3_fu_610_p3();
    void thread_b_copy_1_3_14_fu_744_p3();
    void thread_b_copy_1_3_15_fu_752_p3();
    void thread_b_copy_1_3_16_fu_963_p3();
    void thread_b_copy_1_3_17_fu_970_p3();
    void thread_b_copy_1_3_18_fu_977_p3();
    void thread_b_copy_1_3_2_fu_704_p3();
    void thread_b_copy_1_3_3_fu_956_p3();
    void thread_b_copy_1_3_4_fu_696_p3();
    void thread_b_copy_1_3_5_fu_712_p3();
    void thread_b_copy_1_3_6_fu_720_p3();
    void thread_b_copy_1_3_7_fu_728_p3();
    void thread_b_copy_1_3_9_fu_736_p3();
    void thread_b_copy_1_3_fu_688_p3();
    void thread_b_copy_2_3_14_fu_813_p3();
    void thread_b_copy_2_3_15_fu_821_p3();
    void thread_b_copy_2_3_16_fu_935_p3();
    void thread_b_copy_2_3_17_fu_942_p3();
    void thread_b_copy_2_3_18_fu_949_p3();
    void thread_b_copy_2_3_2_fu_775_p3();
    void thread_b_copy_2_3_3_fu_928_p3();
    void thread_b_copy_2_3_4_fu_767_p3();
    void thread_b_copy_2_3_5_fu_783_p3();
    void thread_b_copy_2_3_6_fu_790_p3();
    void thread_b_copy_2_3_7_fu_798_p3();
    void thread_b_copy_2_3_9_fu_806_p3();
    void thread_b_copy_2_3_fu_760_p3();
    void thread_b_copy_3_3_14_fu_884_p3();
    void thread_b_copy_3_3_15_fu_892_p3();
    void thread_b_copy_3_3_16_fu_907_p3();
    void thread_b_copy_3_3_17_fu_914_p3();
    void thread_b_copy_3_3_18_fu_921_p3();
    void thread_b_copy_3_3_2_fu_844_p3();
    void thread_b_copy_3_3_3_fu_900_p3();
    void thread_b_copy_3_3_4_fu_836_p3();
    void thread_b_copy_3_3_5_fu_852_p3();
    void thread_b_copy_3_3_6_fu_860_p3();
    void thread_b_copy_3_3_7_fu_868_p3();
    void thread_b_copy_3_3_9_fu_876_p3();
    void thread_b_copy_3_3_fu_828_p3();
    void thread_exitcond_flatten_fu_380_p2();
    void thread_exitcond_fu_398_p2();
    void thread_grp_fu_1212_p1();
    void thread_grp_fu_1237_p1();
    void thread_grp_fu_1281_p1();
    void thread_grp_fu_345_p3();
    void thread_grp_fu_426_p0();
    void thread_grp_fu_467_p0();
    void thread_grp_fu_467_p1();
    void thread_i_1_fu_392_p2();
    void thread_i_phi_fu_318_p4();
    void thread_indvar_flatten_next_fu_386_p2();
    void thread_indvar_flatten_phi_fu_307_p4();
    void thread_j_1_fu_484_p2();
    void thread_j_mid2_fu_473_p3();
    void thread_j_phi_fu_329_p4();
    void thread_newIndex1_mid2_v_v_fu_418_p3();
    void thread_sel_tmp1_fu_1174_p2();
    void thread_sel_tmp5_fu_605_p2();
    void thread_sel_tmp7_fu_617_p2();
    void thread_sel_tmp9_fu_630_p2();
    void thread_sel_tmp_fu_1253_p3();
    void thread_tmp11_fu_1300_p2();
    void thread_tmp12_fu_1309_p2();
    void thread_tmp_10_fu_1051_p1();
    void thread_tmp_10_fu_1051_p2();
    void thread_tmp_10_fu_1051_p3();
    void thread_tmp_10_fu_1051_p4();
    void thread_tmp_11_fu_498_p1();
    void thread_tmp_12_3_fu_1313_p2();
    void thread_tmp_12_fu_521_p2();
    void thread_tmp_13_fu_526_p3();
    void thread_tmp_14_fu_591_p2();
    void thread_tmp_15_fu_596_p3();
    void thread_tmp_16_fu_1144_p2();
    void thread_tmp_17_fu_1149_p3();
    void thread_tmp_18_fu_1158_p1();
    void thread_tmp_19_cast_fu_1161_p3();
    void thread_tmp_19_fu_510_p2();
    void thread_tmp_1_fu_490_p3();
    void thread_tmp_1_off_fu_368_p2();
    void thread_tmp_20_cast_fu_516_p1();
    void thread_tmp_20_fu_535_p3();
    void thread_tmp_21_fu_1182_p2();
    void thread_tmp_22_cast_fu_1304_p1();
    void thread_tmp_22_fu_480_p1();
    void thread_tmp_3_fu_362_p2();
    void thread_tmp_3_mid1_fu_432_p2();
    void thread_tmp_3_mid2_fu_438_p3();
    void thread_tmp_4_fu_1012_p1();
    void thread_tmp_4_fu_1012_p2();
    void thread_tmp_4_fu_1012_p3();
    void thread_tmp_4_fu_1012_p4();
    void thread_tmp_5_fu_1169_p2();
    void thread_tmp_7_fu_1025_p1();
    void thread_tmp_7_fu_1025_p2();
    void thread_tmp_7_fu_1025_p3();
    void thread_tmp_7_fu_1025_p4();
    void thread_tmp_8_cast6_fu_1179_p1();
    void thread_tmp_8_cast_fu_507_p1();
    void thread_tmp_8_fu_503_p1();
    void thread_tmp_9_fu_1038_p1();
    void thread_tmp_9_fu_1038_p2();
    void thread_tmp_9_fu_1038_p3();
    void thread_tmp_9_fu_1038_p4();
    void thread_tmp_fu_356_p2();
    void thread_tmp_mid1_4_fu_446_p2();
    void thread_tmp_mid1_fu_404_p2();
    void thread_tmp_mid2_5_fu_452_p3();
    void thread_tmp_mid2_fu_410_p3();
    void thread_tmp_s_fu_374_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
