{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591274254663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274254663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:37:34 2020 " "Processing started: Fri Jun 05 00:37:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274254663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591274254663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TextDisplay -c TextDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off TextDisplay -c TextDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591274254663 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591274254997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274255418 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274255418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274255418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file textdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TextDisplay-behaviour " "Found design unit 1: TextDisplay-behaviour" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274255421 ""} { "Info" "ISGN_ENTITY_NAME" "1 TextDisplay " "Found entity 1: TextDisplay" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274255421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274255421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TextDisplay " "Elaborating entity \"TextDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591274255466 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "welcome_to_flappy_bird TextDisplay.vhd(23) " "VHDL Signal Declaration warning at TextDisplay.vhd(23): used explicit default value for signal \"welcome_to_flappy_bird\" because signal was never assigned a value" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591274255474 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "training_text TextDisplay.vhd(24) " "VHDL Signal Declaration warning at TextDisplay.vhd(24): used explicit default value for signal \"training_text\" because signal was never assigned a value" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591274255476 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "single_player_text TextDisplay.vhd(25) " "VHDL Signal Declaration warning at TextDisplay.vhd(25): used explicit default value for signal \"single_player_text\" because signal was never assigned a value" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591274255479 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pause_text TextDisplay.vhd(27) " "VHDL Signal Declaration warning at TextDisplay.vhd(27): used explicit default value for signal \"pause_text\" because signal was never assigned a value" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591274255480 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "game_over_text TextDisplay.vhd(28) " "VHDL Signal Declaration warning at TextDisplay.vhd(28): used explicit default value for signal \"game_over_text\" because signal was never assigned a value" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591274255480 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state TextDisplay.vhd(47) " "VHDL Process Statement warning at TextDisplay.vhd(47): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255480 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(48) " "VHDL Process Statement warning at TextDisplay.vhd(48): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(48) " "VHDL Process Statement warning at TextDisplay.vhd(48): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(49) " "VHDL Process Statement warning at TextDisplay.vhd(49): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(51) " "VHDL Process Statement warning at TextDisplay.vhd(51): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(51) " "VHDL Process Statement warning at TextDisplay.vhd(51): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(52) " "VHDL Process Statement warning at TextDisplay.vhd(52): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(54) " "VHDL Process Statement warning at TextDisplay.vhd(54): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(54) " "VHDL Process Statement warning at TextDisplay.vhd(54): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(55) " "VHDL Process Statement warning at TextDisplay.vhd(55): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(57) " "VHDL Process Statement warning at TextDisplay.vhd(57): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(57) " "VHDL Process Statement warning at TextDisplay.vhd(57): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(58) " "VHDL Process Statement warning at TextDisplay.vhd(58): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255481 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(60) " "VHDL Process Statement warning at TextDisplay.vhd(60): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(60) " "VHDL Process Statement warning at TextDisplay.vhd(60): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(61) " "VHDL Process Statement warning at TextDisplay.vhd(61): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(63) " "VHDL Process Statement warning at TextDisplay.vhd(63): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(63) " "VHDL Process Statement warning at TextDisplay.vhd(63): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(64) " "VHDL Process Statement warning at TextDisplay.vhd(64): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(66) " "VHDL Process Statement warning at TextDisplay.vhd(66): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(66) " "VHDL Process Statement warning at TextDisplay.vhd(66): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(67) " "VHDL Process Statement warning at TextDisplay.vhd(67): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(69) " "VHDL Process Statement warning at TextDisplay.vhd(69): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(69) " "VHDL Process Statement warning at TextDisplay.vhd(69): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(70) " "VHDL Process Statement warning at TextDisplay.vhd(70): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(72) " "VHDL Process Statement warning at TextDisplay.vhd(72): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255482 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(72) " "VHDL Process Statement warning at TextDisplay.vhd(72): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(73) " "VHDL Process Statement warning at TextDisplay.vhd(73): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(75) " "VHDL Process Statement warning at TextDisplay.vhd(75): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(75) " "VHDL Process Statement warning at TextDisplay.vhd(75): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(76) " "VHDL Process Statement warning at TextDisplay.vhd(76): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(78) " "VHDL Process Statement warning at TextDisplay.vhd(78): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(78) " "VHDL Process Statement warning at TextDisplay.vhd(78): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(79) " "VHDL Process Statement warning at TextDisplay.vhd(79): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(81) " "VHDL Process Statement warning at TextDisplay.vhd(81): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(81) " "VHDL Process Statement warning at TextDisplay.vhd(81): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(82) " "VHDL Process Statement warning at TextDisplay.vhd(82): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(84) " "VHDL Process Statement warning at TextDisplay.vhd(84): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(84) " "VHDL Process Statement warning at TextDisplay.vhd(84): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255483 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(85) " "VHDL Process Statement warning at TextDisplay.vhd(85): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(87) " "VHDL Process Statement warning at TextDisplay.vhd(87): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(87) " "VHDL Process Statement warning at TextDisplay.vhd(87): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(88) " "VHDL Process Statement warning at TextDisplay.vhd(88): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(90) " "VHDL Process Statement warning at TextDisplay.vhd(90): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(90) " "VHDL Process Statement warning at TextDisplay.vhd(90): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(91) " "VHDL Process Statement warning at TextDisplay.vhd(91): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(93) " "VHDL Process Statement warning at TextDisplay.vhd(93): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(93) " "VHDL Process Statement warning at TextDisplay.vhd(93): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(94) " "VHDL Process Statement warning at TextDisplay.vhd(94): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(96) " "VHDL Process Statement warning at TextDisplay.vhd(96): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(96) " "VHDL Process Statement warning at TextDisplay.vhd(96): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(97) " "VHDL Process Statement warning at TextDisplay.vhd(97): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255484 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(99) " "VHDL Process Statement warning at TextDisplay.vhd(99): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(99) " "VHDL Process Statement warning at TextDisplay.vhd(99): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(100) " "VHDL Process Statement warning at TextDisplay.vhd(100): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(102) " "VHDL Process Statement warning at TextDisplay.vhd(102): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(102) " "VHDL Process Statement warning at TextDisplay.vhd(102): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(103) " "VHDL Process Statement warning at TextDisplay.vhd(103): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(105) " "VHDL Process Statement warning at TextDisplay.vhd(105): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(105) " "VHDL Process Statement warning at TextDisplay.vhd(105): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(106) " "VHDL Process Statement warning at TextDisplay.vhd(106): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(108) " "VHDL Process Statement warning at TextDisplay.vhd(108): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(108) " "VHDL Process Statement warning at TextDisplay.vhd(108): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(109) " "VHDL Process Statement warning at TextDisplay.vhd(109): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(111) " "VHDL Process Statement warning at TextDisplay.vhd(111): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(111) " "VHDL Process Statement warning at TextDisplay.vhd(111): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255485 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "welcome_to_flappy_bird TextDisplay.vhd(112) " "VHDL Process Statement warning at TextDisplay.vhd(112): signal \"welcome_to_flappy_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "characters TextDisplay.vhd(44) " "VHDL Process Statement warning at TextDisplay.vhd(44): inferring latch(es) for signal or variable \"characters\", which holds its previous value in one or more paths through the process" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state TextDisplay.vhd(123) " "VHDL Process Statement warning at TextDisplay.vhd(123): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(124) " "VHDL Process Statement warning at TextDisplay.vhd(124): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(124) " "VHDL warning at TextDisplay.vhd(124): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 124 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(127) " "VHDL Process Statement warning at TextDisplay.vhd(127): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(127) " "VHDL warning at TextDisplay.vhd(127): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 127 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(130) " "VHDL Process Statement warning at TextDisplay.vhd(130): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255486 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(130) " "VHDL warning at TextDisplay.vhd(130): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 130 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(133) " "VHDL Process Statement warning at TextDisplay.vhd(133): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(133) " "VHDL warning at TextDisplay.vhd(133): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 133 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(136) " "VHDL Process Statement warning at TextDisplay.vhd(136): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(136) " "VHDL warning at TextDisplay.vhd(136): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 136 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(139) " "VHDL Process Statement warning at TextDisplay.vhd(139): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(139) " "VHDL warning at TextDisplay.vhd(139): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 139 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(142) " "VHDL Process Statement warning at TextDisplay.vhd(142): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(142) " "VHDL warning at TextDisplay.vhd(142): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 142 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(145) " "VHDL Process Statement warning at TextDisplay.vhd(145): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(145) " "VHDL warning at TextDisplay.vhd(145): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 145 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(148) " "VHDL Process Statement warning at TextDisplay.vhd(148): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(148) " "VHDL warning at TextDisplay.vhd(148): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 148 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(151) " "VHDL Process Statement warning at TextDisplay.vhd(151): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(151) " "VHDL warning at TextDisplay.vhd(151): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 151 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(154) " "VHDL Process Statement warning at TextDisplay.vhd(154): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(154) " "VHDL warning at TextDisplay.vhd(154): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 154 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255487 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(157) " "VHDL Process Statement warning at TextDisplay.vhd(157): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(157) " "VHDL warning at TextDisplay.vhd(157): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 157 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(160) " "VHDL Process Statement warning at TextDisplay.vhd(160): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(160) " "VHDL warning at TextDisplay.vhd(160): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 160 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(163) " "VHDL Process Statement warning at TextDisplay.vhd(163): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(163) " "VHDL warning at TextDisplay.vhd(163): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 163 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(166) " "VHDL Process Statement warning at TextDisplay.vhd(166): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(166) " "VHDL warning at TextDisplay.vhd(166): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 166 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(169) " "VHDL Process Statement warning at TextDisplay.vhd(169): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(169) " "VHDL warning at TextDisplay.vhd(169): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 169 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(172) " "VHDL Process Statement warning at TextDisplay.vhd(172): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(172) " "VHDL warning at TextDisplay.vhd(172): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 172 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(175) " "VHDL Process Statement warning at TextDisplay.vhd(175): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(175) " "VHDL warning at TextDisplay.vhd(175): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 175 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state TextDisplay.vhd(185) " "VHDL Process Statement warning at TextDisplay.vhd(185): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255488 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(186) " "VHDL Process Statement warning at TextDisplay.vhd(186): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(186) " "VHDL warning at TextDisplay.vhd(186): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 186 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(189) " "VHDL Process Statement warning at TextDisplay.vhd(189): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(189) " "VHDL warning at TextDisplay.vhd(189): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 189 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(192) " "VHDL Process Statement warning at TextDisplay.vhd(192): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(192) " "VHDL warning at TextDisplay.vhd(192): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 192 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(195) " "VHDL Process Statement warning at TextDisplay.vhd(195): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(195) " "VHDL warning at TextDisplay.vhd(195): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 195 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(198) " "VHDL Process Statement warning at TextDisplay.vhd(198): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(198) " "VHDL warning at TextDisplay.vhd(198): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 198 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(201) " "VHDL Process Statement warning at TextDisplay.vhd(201): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(201) " "VHDL warning at TextDisplay.vhd(201): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 201 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(204) " "VHDL Process Statement warning at TextDisplay.vhd(204): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(204) " "VHDL warning at TextDisplay.vhd(204): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 204 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(207) " "VHDL Process Statement warning at TextDisplay.vhd(207): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255489 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(207) " "VHDL warning at TextDisplay.vhd(207): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 207 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(210) " "VHDL Process Statement warning at TextDisplay.vhd(210): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(210) " "VHDL warning at TextDisplay.vhd(210): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 210 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(213) " "VHDL Process Statement warning at TextDisplay.vhd(213): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(213) " "VHDL warning at TextDisplay.vhd(213): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 213 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(216) " "VHDL Process Statement warning at TextDisplay.vhd(216): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(216) " "VHDL warning at TextDisplay.vhd(216): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 216 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(219) " "VHDL Process Statement warning at TextDisplay.vhd(219): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(219) " "VHDL warning at TextDisplay.vhd(219): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 219 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(222) " "VHDL Process Statement warning at TextDisplay.vhd(222): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(222) " "VHDL warning at TextDisplay.vhd(222): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 222 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state TextDisplay.vhd(232) " "VHDL Process Statement warning at TextDisplay.vhd(232): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(233) " "VHDL Process Statement warning at TextDisplay.vhd(233): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col TextDisplay.vhd(233) " "VHDL Process Statement warning at TextDisplay.vhd(233): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state TextDisplay.vhd(263) " "VHDL Process Statement warning at TextDisplay.vhd(263): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255490 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(264) " "VHDL Process Statement warning at TextDisplay.vhd(264): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(264) " "VHDL warning at TextDisplay.vhd(264): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 264 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(267) " "VHDL Process Statement warning at TextDisplay.vhd(267): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(267) " "VHDL warning at TextDisplay.vhd(267): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 267 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(270) " "VHDL Process Statement warning at TextDisplay.vhd(270): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(270) " "VHDL warning at TextDisplay.vhd(270): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 270 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(273) " "VHDL Process Statement warning at TextDisplay.vhd(273): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(273) " "VHDL warning at TextDisplay.vhd(273): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 273 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(276) " "VHDL Process Statement warning at TextDisplay.vhd(276): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(276) " "VHDL warning at TextDisplay.vhd(276): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 276 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(279) " "VHDL Process Statement warning at TextDisplay.vhd(279): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(279) " "VHDL warning at TextDisplay.vhd(279): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 279 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(282) " "VHDL Process Statement warning at TextDisplay.vhd(282): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(282) " "VHDL warning at TextDisplay.vhd(282): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 282 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(285) " "VHDL Process Statement warning at TextDisplay.vhd(285): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255491 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(285) " "VHDL warning at TextDisplay.vhd(285): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 285 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(288) " "VHDL Process Statement warning at TextDisplay.vhd(288): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(288) " "VHDL warning at TextDisplay.vhd(288): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 288 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state TextDisplay.vhd(297) " "VHDL Process Statement warning at TextDisplay.vhd(297): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(299) " "VHDL Process Statement warning at TextDisplay.vhd(299): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(299) " "VHDL warning at TextDisplay.vhd(299): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 299 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(302) " "VHDL Process Statement warning at TextDisplay.vhd(302): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(302) " "VHDL warning at TextDisplay.vhd(302): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 302 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(305) " "VHDL Process Statement warning at TextDisplay.vhd(305): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(305) " "VHDL warning at TextDisplay.vhd(305): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 305 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(308) " "VHDL Process Statement warning at TextDisplay.vhd(308): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(308) " "VHDL warning at TextDisplay.vhd(308): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 308 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(311) " "VHDL Process Statement warning at TextDisplay.vhd(311): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(311) " "VHDL warning at TextDisplay.vhd(311): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 311 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row TextDisplay.vhd(314) " "VHDL Process Statement warning at TextDisplay.vhd(314): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE TextDisplay.vhd(314) " "VHDL warning at TextDisplay.vhd(314): comparison between unequal length operands always returns FALSE" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 314 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1591274255492 "|TextDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characters\[0\] TextDisplay.vhd(44) " "Inferred latch for \"characters\[0\]\" at TextDisplay.vhd(44)" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274255494 "|TextDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characters\[1\] TextDisplay.vhd(44) " "Inferred latch for \"characters\[1\]\" at TextDisplay.vhd(44)" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274255494 "|TextDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characters\[2\] TextDisplay.vhd(44) " "Inferred latch for \"characters\[2\]\" at TextDisplay.vhd(44)" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274255494 "|TextDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characters\[3\] TextDisplay.vhd(44) " "Inferred latch for \"characters\[3\]\" at TextDisplay.vhd(44)" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274255494 "|TextDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characters\[4\] TextDisplay.vhd(44) " "Inferred latch for \"characters\[4\]\" at TextDisplay.vhd(44)" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274255494 "|TextDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characters\[5\] TextDisplay.vhd(44) " "Inferred latch for \"characters\[5\]\" at TextDisplay.vhd(44)" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274255494 "|TextDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:text_out " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:text_out\"" {  } { { "TextDisplay.vhd" "text_out" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:text_out\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:text_out\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:text_out\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:text_out\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:text_out\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:text_out\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255550 ""}  } { { "char_rom.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591274255550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274255607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274255607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:text_out\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:text_out\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274255608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591274256171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591274256506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score3\[0\] " "No output dependent on input pin \"score3\[0\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score3\[1\] " "No output dependent on input pin \"score3\[1\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score3\[2\] " "No output dependent on input pin \"score3\[2\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score3\[3\] " "No output dependent on input pin \"score3\[3\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score2\[0\] " "No output dependent on input pin \"score2\[0\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score2\[1\] " "No output dependent on input pin \"score2\[1\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score2\[2\] " "No output dependent on input pin \"score2\[2\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score2\[3\] " "No output dependent on input pin \"score2\[3\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score1\[0\] " "No output dependent on input pin \"score1\[0\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score1\[1\] " "No output dependent on input pin \"score1\[1\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score1\[2\] " "No output dependent on input pin \"score1\[2\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score1\[3\] " "No output dependent on input pin \"score1\[3\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score0\[0\] " "No output dependent on input pin \"score0\[0\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score0\[1\] " "No output dependent on input pin \"score0\[1\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score0\[2\] " "No output dependent on input pin \"score0\[2\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "score0\[3\] " "No output dependent on input pin \"score0\[3\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|score0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixel_row\[0\] " "No output dependent on input pin \"pixel_row\[0\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|pixel_row[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixel_col\[0\] " "No output dependent on input pin \"pixel_col\[0\]\"" {  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274256560 "|TextDisplay|pixel_col[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1591274256560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591274256561 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591274256561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591274256561 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1591274256561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591274256561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274256608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:37:36 2020 " "Processing ended: Fri Jun 05 00:37:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274256608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274256608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274256608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591274256608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591274257628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274257629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:37:37 2020 " "Processing started: Fri Jun 05 00:37:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274257629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591274257629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TextDisplay -c TextDisplay " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TextDisplay -c TextDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591274257629 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1591274257725 ""}
{ "Info" "0" "" "Project  = TextDisplay" {  } {  } 0 0 "Project  = TextDisplay" 0 0 "Fitter" 0 0 1591274257725 ""}
{ "Info" "0" "" "Revision = TextDisplay" {  } {  } 0 0 "Revision = TextDisplay" 0 0 "Fitter" 0 0 1591274257725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1591274257768 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TextDisplay EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"TextDisplay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591274257773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591274257807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591274257808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591274257808 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591274257865 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591274257873 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591274258092 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591274258092 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591274258092 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591274258092 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274258094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274258094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274258094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274258094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274258094 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591274258094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591274258095 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591274258096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score3\[0\] " "Pin score3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score3[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score3\[1\] " "Pin score3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score3[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score3\[2\] " "Pin score3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score3[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score3\[3\] " "Pin score3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score3[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score2\[0\] " "Pin score2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score2[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score2\[1\] " "Pin score2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score2[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score2\[2\] " "Pin score2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score2[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score2\[3\] " "Pin score2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score2[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score1\[0\] " "Pin score1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score1[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score1\[1\] " "Pin score1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score1[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score1\[2\] " "Pin score1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score1[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score1\[3\] " "Pin score1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score1[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score0\[0\] " "Pin score0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score0[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score0\[1\] " "Pin score0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score0[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score0\[2\] " "Pin score0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score0[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score0\[3\] " "Pin score0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { score0[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[0\] " "Pin pixel_row\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[0\] " "Pin pixel_col\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_on " "Pin pixel_on not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_on } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 14 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[1\] " "Pin pixel_col\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[2\] " "Pin pixel_col\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[3\] " "Pin pixel_col\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[1\] " "Pin pixel_row\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[2\] " "Pin pixel_row\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[3\] " "Pin pixel_row\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[4\] " "Pin pixel_row\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[4] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[5\] " "Pin pixel_row\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[5] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[6\] " "Pin pixel_row\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[6] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[7\] " "Pin pixel_row\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[7] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[8\] " "Pin pixel_row\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[8] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_row\[9\] " "Pin pixel_row\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_row[9] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_row[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[9\] " "Pin pixel_col\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[9] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[8\] " "Pin pixel_col\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[8] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[7\] " "Pin pixel_col\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[7] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[6\] " "Pin pixel_col\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[6] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[5\] " "Pin pixel_col\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[5] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixel_col\[4\] " "Pin pixel_col\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pixel_col[4] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_col[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "game_state\[0\] " "Pin game_state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { game_state[0] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "game_state\[1\] " "Pin game_state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { game_state[1] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "game_state\[2\] " "Pin game_state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { game_state[2] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "game_state\[3\] " "Pin game_state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { game_state[3] } } } { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1591274258707 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1591274258707 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1591274258798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TextDisplay.sdc " "Synopsys Design Constraints File file not found: 'TextDisplay.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591274258799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591274258799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591274258801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591274258801 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591274258801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274258814 ""}  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274258814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~0  " "Automatically promoted node Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274258815 ""}  } { { "TextDisplay.vhd" "" { Text "D:/CompSys302VHDLuProject/TextDisplayTest/TextDisplay.vhd" 47 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274258815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591274258943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591274258943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591274258944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591274258944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591274258944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591274258945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591274258945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591274258945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591274258945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591274258945 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591274258945 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 40 1 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 40 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1591274258947 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1591274258947 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1591274258947 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1591274258948 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1591274258948 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1591274258948 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274258977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591274259703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274259756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591274259763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591274260120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274260120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591274260284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "D:/CompSys302VHDLuProject/TextDisplayTest/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591274261811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591274261811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274261922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591274261924 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591274261924 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591274261929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591274261959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591274262174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591274262202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591274262446 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274262703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CompSys302VHDLuProject/TextDisplayTest/output_files/TextDisplay.fit.smsg " "Generated suppressed messages file D:/CompSys302VHDLuProject/TextDisplayTest/output_files/TextDisplay.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591274263344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274263637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:37:43 2020 " "Processing ended: Fri Jun 05 00:37:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274263637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274263637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274263637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591274263637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591274264499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274264499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:37:44 2020 " "Processing started: Fri Jun 05 00:37:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274264499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591274264499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TextDisplay -c TextDisplay " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TextDisplay -c TextDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591274264499 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591274265138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591274265161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274265460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:37:45 2020 " "Processing ended: Fri Jun 05 00:37:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274265460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274265460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274265460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591274265460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591274266880 ""}
