// Seed: 2483237126
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wor id_5,
    input tri0 id_6
);
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_5 = 32'd39
) (
    input uwire id_0,
    output uwire id_1,
    input wor _id_2,
    input supply0 id_3,
    input wire id_4,
    input uwire _id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output tri id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_9,
      id_4,
      id_6,
      id_11,
      id_4
  );
  logic [1 : id_5] id_15;
  ;
  wire [1 'h0 : "" >=  id_2] id_16;
endmodule
