viewName "module"
libDirs ""
libFiles ""
langName "Verilog"
libName ""
extDirs ".v"
