// Seed: 1762420274
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    output uwire id_4,
    output tri id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    output tri id_13,
    input supply0 id_14,
    input tri id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri id_18,
    input supply1 id_19,
    input tri id_20,
    input tri1 id_21,
    input tri id_22,
    input wire id_23,
    output tri1 id_24
);
  parameter id_26 = 1;
  assign id_13 = id_15;
  parameter id_27 = -1'b0;
  logic id_28[-1 : -1];
  ;
  logic id_29;
  ;
  wire id_30, id_31, id_32, id_33;
  wire id_34, id_35, id_36, id_37;
  wire id_38;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2
    , id_10,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_5,
      id_1,
      id_8,
      id_5,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_4,
      id_3,
      id_7,
      id_2,
      id_3,
      id_6,
      id_6,
      id_1,
      id_1,
      id_3,
      id_8
  );
endmodule
