/* Definitions of prototypes for RISC-V built-in functions.  -*- C -*-
   Copyright (C) 2011-2022 Free Software Foundation, Inc.
   Contributed by Andrew Waterman (andrew@sifive.com).
   Based on MIPS target for GNU compiler.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
<http://www.gnu.org/licenses/>.  */

/* Invoke DEF_RISCV_FTYPE (NARGS, LIST) for each prototype used by
   RISCV built-in functions, where:

      NARGS is the number of arguments.
      LIST contains the return-type code followed by the codes for each
        argument type.  */

DEF_RISCV_FTYPE (0, (USI))
DEF_RISCV_FTYPE (1, (VOID, USI))

/* Tenstorrent SFPU definitions */
DEF_RISCV_FTYPE (0, (VOID))
DEF_RISCV_FTYPE (0, (V64SF))

DEF_RISCV_FTYPE (1, (V64SF, USI))
DEF_RISCV_FTYPE (1, (V64SF, V64SF))
DEF_RISCV_FTYPE (1, (VOID, V64SF))
DEF_RISCV_FTYPE (1, (POINTER, POINTER))
DEF_RISCV_FTYPE (1, (USI,  USI))
DEF_RISCV_FTYPE (1, (USI,  UHI))
DEF_RISCV_FTYPE (1, (USI,  UQI))
DEF_RISCV_FTYPE (1, (SI,   SI))
DEF_RISCV_FTYPE (1, (SI,   HI))
DEF_RISCV_FTYPE (1, (SI,   QI))

DEF_RISCV_FTYPE (2, (VOID,  USI,   USI))
DEF_RISCV_FTYPE (2, (VOID,  V64SF, USI))
DEF_RISCV_FTYPE (2, (V64SF, V64SF, V64SF))
DEF_RISCV_FTYPE (2, (V64SF, USI,   USI))
DEF_RISCV_FTYPE (2, (V64SF, USI,   UHI))
DEF_RISCV_FTYPE (2, (V64SF, V64SF, UHI))
DEF_RISCV_FTYPE (2, (V64SF, V64SF, USI))
DEF_RISCV_FTYPE (2, (V64SF, USI,   V64SF))
DEF_RISCV_FTYPE (2, (  USI,   USI, USI))

DEF_RISCV_FTYPE (3, (VOID,  USI,   USI,   USI))
DEF_RISCV_FTYPE (3, (VOID,  V64SF, USI,   USI))
DEF_RISCV_FTYPE (3, (VOID,  USI,   V64SF, USI))
DEF_RISCV_FTYPE (3, (VOID,  V64SF, V64SF, USI))
DEF_RISCV_FTYPE (3, (USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (3, (USI,   V64SF, V64SF, USI))
DEF_RISCV_FTYPE (3, (V64SF, USI,   V64SF, USI))
DEF_RISCV_FTYPE (3, (V64SF, V64SF, USI,   USI))
DEF_RISCV_FTYPE (3, (V64SF, V64SF, V64SF, USI))
DEF_RISCV_FTYPE (3, (V64SF,IPTR,USI,   USI))
DEF_RISCV_FTYPE (3, (V64SF,IPTR,USI,   UHI))
DEF_RISCV_FTYPE (3, (V64SF,IPTR,USI,   V64SF))
DEF_RISCV_FTYPE (3, (V64SF,IPTR,V64SF, USI))

DEF_RISCV_FTYPE (4, (VOID, IPTR,USI,   USI,   USI))
DEF_RISCV_FTYPE (4, (V64SF,IPTR,USI,   USI,   USI))
DEF_RISCV_FTYPE (4, (V64SF,IPTR,USI,   V64SF, USI))
DEF_RISCV_FTYPE (4, (VOID, IPTR,V64SF, USI,   USI))
DEF_RISCV_FTYPE (4, (VOID, V64SF,  V64SF, V64SF, V64SF))
DEF_RISCV_FTYPE (4, (V64SF,IPTR,V64SF, USI,   USI))
DEF_RISCV_FTYPE (4, (V64SF,IPTR,V64SF, USI,   V64SF))
DEF_RISCV_FTYPE (4, (V64SF,IPTR,V64SF, V64SF, USI))
DEF_RISCV_FTYPE (4, (V64SF, V64SF, V64SF, V64SF, USI))
DEF_RISCV_FTYPE (4, (V64SF, USI,   V64SF, V64SF, USI))
DEF_RISCV_FTYPE (4, (V64SF, V64SF, USI,   V64SF, USI))
DEF_RISCV_FTYPE (4, (V64SF, V64SF, V64SF, USI,   USI))
DEF_RISCV_FTYPE (4, (V64SF, USI,   USI,   V64SF, USI))
DEF_RISCV_FTYPE (4, (V64SF, USI,   V64SF, USI,   USI))
DEF_RISCV_FTYPE (4, (V64SF, V64SF, USI,   USI,   USI))
DEF_RISCV_FTYPE (4, (V64SF, USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (4, (VOID,  USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (4, (USI,   IPTR,V64SF,USI,   USI))

DEF_RISCV_FTYPE (5, (V64SF,IPTR,  USI,   USI,   USI, USI))
DEF_RISCV_FTYPE (5, (V64SF, V64SF, V64SF,   USI,   USI, USI))
DEF_RISCV_FTYPE (5, (V64SF, V64SF, V64SF, V64SF, V64SF, USI))
DEF_RISCV_FTYPE (5, (V64SF, V64SF, USI,   V64SF, V64SF, USI))
DEF_RISCV_FTYPE (5, (V64SF,IPTR, USI,   V64SF,  USI, USI))
DEF_RISCV_FTYPE (5, (V64SF,IPTR,V64SF, V64SF,   USI, USI))
DEF_RISCV_FTYPE (5, (V64SF,IPTR,V64SF,   USI, V64SF, USI))
DEF_RISCV_FTYPE (5, (V64SF,IPTR,  USI,   USI, V64SF, USI))
DEF_RISCV_FTYPE (5, (V64SF,IPTR,V64SF,   USI,   USI, USI))
DEF_RISCV_FTYPE (5, (V64SF,IPTR,  USI,   USI,   USI, V64SF))
DEF_RISCV_FTYPE (5, (VOID ,IPTR,V64SF,   USI,   USI, USI))
DEF_RISCV_FTYPE (5, (VOID,  V64SF, V64SF, V64SF, V64SF,  USI))
DEF_RISCV_FTYPE (5, (VOID,  V64SF, V64SF, V64SF, V64SF, V64SF))

DEF_RISCV_FTYPE (6, ( VOID,IPTR,V64SF,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (6, (  USI,IPTR,V64SF,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,  USI,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,  USI,   USI,   USI, V64SF,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,V64SF,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,V64SF,   USI, V64SF,   USI,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,V64SF,   USI,   USI, V64SF,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,  USI, V64SF,   USI,   USI,   USI))
DEF_RISCV_FTYPE (6, (V64SF,IPTR,V64SF,   USI,   USI,   USI, V64SF))

DEF_RISCV_FTYPE (7, (VOID ,IPTR,V64SF,   USI,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (7, (V64SF,IPTR,  USI,   USI, V64SF,   USI,   USI,   USI))
DEF_RISCV_FTYPE (7, (V64SF,IPTR,  USI,   USI,   USI,   USI,   V64SF, USI))
DEF_RISCV_FTYPE (7, (V64SF,IPTR,V64SF,   USI,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (7, (V64SF,IPTR,V64SF, V64SF,   USI,   USI,   USI,   USI))
DEF_RISCV_FTYPE (7, (V64SF,IPTR,V64SF,   USI, V64SF,   USI,   USI,   USI))
DEF_RISCV_FTYPE (7, (V64SF,IPTR,V64SF,   USI,   USI,   USI, V64SF,   USI))

DEF_RISCV_FTYPE (8, (V64SF, V64SF, V64SF, V64SF, V64SF, V64SF, V64SF, V64SF,   USI))
DEF_RISCV_FTYPE (8, (V64SF,IPTR,V64SF,   USI,   USI, V64SF,   USI,   USI,   USI))
DEF_RISCV_FTYPE (8, (V64SF,IPTR,V64SF,   USI,   USI,   USI,   USI, V64SF,   USI))
