

================================================================
== Vitis HLS Report for 'read_inputs'
================================================================
* Date:           Thu Jan  8 20:12:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.333 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q3, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i3, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q2, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i2, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q1, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i1, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q0, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i0, void @empty_3, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln12 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 15 'store' 'store_ln12' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 16 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 17 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln12 = icmp_eq  i11 %i_3, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 18 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%i_4 = add i11 %i_3, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 19 'add' 'i_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.end" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%pack_i = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_i0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:19]   --->   Operation 21 'read' 'pack_i' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (1.00ns)   --->   "%pack_q = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_q0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:19]   --->   Operation 22 'read' 'pack_q' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%pack_i_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_i1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:20]   --->   Operation 23 'read' 'pack_i_1' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%pack_q_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_q1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:20]   --->   Operation 24 'read' 'pack_q_1' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%pack_i_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_i2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:21]   --->   Operation 25 'read' 'pack_i_2' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 26 [1/1] (1.00ns)   --->   "%pack_q_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_q2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:21]   --->   Operation 26 'read' 'pack_q_2' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (1.00ns)   --->   "%pack_i_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_i3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:22]   --->   Operation 27 'read' 'pack_i_3' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (1.00ns)   --->   "%pack_q_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %din_data_q3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:22]   --->   Operation 28 'read' 'pack_q_3' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln12 = store i11 %i_4, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 29 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:13]   --->   Operation 30 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 32 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln24_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %pack_q_3, i16 %pack_i_3, i16 %pack_q_2, i16 %pack_i_2, i16 %pack_q_1, i16 %pack_i_1, i16 %pack_q, i16 %pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:24]   --->   Operation 33 'bitconcatenate' 'or_ln24_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.33ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute, i128 %or_ln24_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:24]   --->   Operation 34 'write' 'write_ln24' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12]   --->   Operation 35 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:26]   --->   Operation 36 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.298ns
The critical path consists of the following:
	'alloca' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln12', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12) of constant 0 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12 [20]  (1.298 ns)

 <State 2>: 2.780ns
The critical path consists of the following:
	'load' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12) on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12) [24]  (1.482 ns)
	'store' operation 0 bit ('store_ln12', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12) of variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12 [41]  (1.298 ns)

 <State 3>: 3.333ns
The critical path consists of the following:
	fifo write operation ('write_ln24', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:24) on port 'stream_read_to_compute' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:24) [40]  (3.333 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
