
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c798  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800c954  0800c954  0000d954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca0c  0800ca0c  0000e10c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca0c  0800ca0c  0000da0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca14  0800ca14  0000e10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca14  0800ca14  0000da14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca18  0800ca18  0000da18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800ca1c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c124  2000010c  0800cb28  0000e10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c230  0800cb28  0000e230  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000242cd  00000000  00000000  0000e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cf1  00000000  00000000  00032409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c40  00000000  00000000  00037100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c8  00000000  00000000  00038d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fd28  00000000  00000000  0003a308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000267f9  00000000  00000000  0006a030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011ccd1  00000000  00000000  00090829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ad4fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007700  00000000  00000000  001ad540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b4c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800c93c 	.word	0x0800c93c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000110 	.word	0x20000110
 80001f8:	0800c93c 	.word	0x0800c93c

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	463b      	mov	r3, r7
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
 8000500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000502:	4b2a      	ldr	r3, [pc, #168]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000504:	4a2a      	ldr	r2, [pc, #168]	@ (80005b0 <MX_ADC1_Init+0xc4>)
 8000506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000508:	4b28      	ldr	r3, [pc, #160]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800050a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800050e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000510:	4b26      	ldr	r3, [pc, #152]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000516:	4b25      	ldr	r3, [pc, #148]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800051c:	4b23      	ldr	r3, [pc, #140]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800051e:	2200      	movs	r2, #0
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b22      	ldr	r3, [pc, #136]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b20      	ldr	r3, [pc, #128]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800052e:	4b1f      	ldr	r3, [pc, #124]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000530:	2200      	movs	r2, #0
 8000532:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000534:	4b1d      	ldr	r3, [pc, #116]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000536:	2201      	movs	r2, #1
 8000538:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b1c      	ldr	r3, [pc, #112]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000542:	4b1a      	ldr	r3, [pc, #104]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000544:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000548:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800054a:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800054c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b16      	ldr	r3, [pc, #88]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800055a:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800055c:	2200      	movs	r2, #0
 800055e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000560:	4b12      	ldr	r3, [pc, #72]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000562:	2200      	movs	r2, #0
 8000564:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	4810      	ldr	r0, [pc, #64]	@ (80005ac <MX_ADC1_Init+0xc0>)
 800056a:	f001 fb47 	bl	8001bfc <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000574:	f000 fcd1 	bl	8000f1a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000578:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <MX_ADC1_Init+0xc8>)
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800057c:	2306      	movs	r3, #6
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000580:	2300      	movs	r3, #0
 8000582:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000584:	237f      	movs	r3, #127	@ 0x7f
 8000586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000590:	463b      	mov	r3, r7
 8000592:	4619      	mov	r1, r3
 8000594:	4805      	ldr	r0, [pc, #20]	@ (80005ac <MX_ADC1_Init+0xc0>)
 8000596:	f001 fec3 	bl	8002320 <HAL_ADC_ConfigChannel>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005a0:	f000 fcbb 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005a4:	bf00      	nop
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000128 	.word	0x20000128
 80005b0:	50040000 	.word	0x50040000
 80005b4:	04300002 	.word	0x04300002

080005b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b0ae      	sub	sp, #184	@ 0xb8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005d0:	f107 0310 	add.w	r3, r7, #16
 80005d4:	2294      	movs	r2, #148	@ 0x94
 80005d6:	2100      	movs	r1, #0
 80005d8:	4618      	mov	r0, r3
 80005da:	f00c f975 	bl	800c8c8 <memset>
  if(adcHandle->Instance==ADC1)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a40      	ldr	r2, [pc, #256]	@ (80006e4 <HAL_ADC_MspInit+0x12c>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d179      	bne.n	80006dc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80005e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005ec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80005ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80005f6:	2302      	movs	r3, #2
 80005f8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80005fa:	2301      	movs	r3, #1
 80005fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 80005fe:	230c      	movs	r3, #12
 8000600:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000602:	2302      	movs	r3, #2
 8000604:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000606:	2302      	movs	r3, #2
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800060a:	2302      	movs	r3, #2
 800060c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800060e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000612:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000614:	f107 0310 	add.w	r3, r7, #16
 8000618:	4618      	mov	r0, r3
 800061a:	f005 fc7d 	bl	8005f18 <HAL_RCCEx_PeriphCLKConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000624:	f000 fc79 	bl	8000f1a <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000628:	4b2f      	ldr	r3, [pc, #188]	@ (80006e8 <HAL_ADC_MspInit+0x130>)
 800062a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062c:	4a2e      	ldr	r2, [pc, #184]	@ (80006e8 <HAL_ADC_MspInit+0x130>)
 800062e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000632:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000634:	4b2c      	ldr	r3, [pc, #176]	@ (80006e8 <HAL_ADC_MspInit+0x130>)
 8000636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000638:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000640:	4b29      	ldr	r3, [pc, #164]	@ (80006e8 <HAL_ADC_MspInit+0x130>)
 8000642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000644:	4a28      	ldr	r2, [pc, #160]	@ (80006e8 <HAL_ADC_MspInit+0x130>)
 8000646:	f043 0304 	orr.w	r3, r3, #4
 800064a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064c:	4b26      	ldr	r3, [pc, #152]	@ (80006e8 <HAL_ADC_MspInit+0x130>)
 800064e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000658:	2301      	movs	r3, #1
 800065a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800065e:	230b      	movs	r3, #11
 8000660:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000664:	2300      	movs	r3, #0
 8000666:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800066a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800066e:	4619      	mov	r1, r3
 8000670:	481e      	ldr	r0, [pc, #120]	@ (80006ec <HAL_ADC_MspInit+0x134>)
 8000672:	f003 f911 	bl	8003898 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8000676:	4b1e      	ldr	r3, [pc, #120]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 8000678:	4a1e      	ldr	r2, [pc, #120]	@ (80006f4 <HAL_ADC_MspInit+0x13c>)
 800067a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800067c:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 800067e:	2205      	movs	r2, #5
 8000680:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000688:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800068e:	4b18      	ldr	r3, [pc, #96]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 8000690:	2280      	movs	r2, #128	@ 0x80
 8000692:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000694:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 8000696:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800069a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800069c:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 800069e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006a2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006a4:	4b12      	ldr	r3, [pc, #72]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 80006a6:	2220      	movs	r2, #32
 80006a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006aa:	4b11      	ldr	r3, [pc, #68]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006b0:	480f      	ldr	r0, [pc, #60]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 80006b2:	f002 fd7b 	bl	80031ac <HAL_DMA_Init>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006bc:	f000 fc2d 	bl	8000f1a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4a0b      	ldr	r2, [pc, #44]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 80006c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006c6:	4a0a      	ldr	r2, [pc, #40]	@ (80006f0 <HAL_ADC_MspInit+0x138>)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006cc:	2200      	movs	r2, #0
 80006ce:	2100      	movs	r1, #0
 80006d0:	2012      	movs	r0, #18
 80006d2:	f002 fd34 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006d6:	2012      	movs	r0, #18
 80006d8:	f002 fd4d 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006dc:	bf00      	nop
 80006de:	37b8      	adds	r7, #184	@ 0xb8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	50040000 	.word	0x50040000
 80006e8:	40021000 	.word	0x40021000
 80006ec:	48000800 	.word	0x48000800
 80006f0:	20000190 	.word	0x20000190
 80006f4:	40020030 	.word	0x40020030

080006f8 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80006fe:	4b37      	ldr	r3, [pc, #220]	@ (80007dc <MX_DMA_Init+0xe4>)
 8000700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000702:	4a36      	ldr	r2, [pc, #216]	@ (80007dc <MX_DMA_Init+0xe4>)
 8000704:	f043 0304 	orr.w	r3, r3, #4
 8000708:	6493      	str	r3, [r2, #72]	@ 0x48
 800070a:	4b34      	ldr	r3, [pc, #208]	@ (80007dc <MX_DMA_Init+0xe4>)
 800070c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000716:	4b31      	ldr	r3, [pc, #196]	@ (80007dc <MX_DMA_Init+0xe4>)
 8000718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <MX_DMA_Init+0xe4>)
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	6493      	str	r3, [r2, #72]	@ 0x48
 8000722:	4b2e      	ldr	r3, [pc, #184]	@ (80007dc <MX_DMA_Init+0xe4>)
 8000724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800072e:	4b2b      	ldr	r3, [pc, #172]	@ (80007dc <MX_DMA_Init+0xe4>)
 8000730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000732:	4a2a      	ldr	r2, [pc, #168]	@ (80007dc <MX_DMA_Init+0xe4>)
 8000734:	f043 0302 	orr.w	r3, r3, #2
 8000738:	6493      	str	r3, [r2, #72]	@ 0x48
 800073a:	4b28      	ldr	r3, [pc, #160]	@ (80007dc <MX_DMA_Init+0xe4>)
 800073c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073e:	f003 0302 	and.w	r3, r3, #2
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000748:	4a26      	ldr	r2, [pc, #152]	@ (80007e4 <MX_DMA_Init+0xec>)
 800074a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <MX_DMA_Init+0xe8>)
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000754:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000758:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800075a:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <MX_DMA_Init+0xe8>)
 800075c:	2240      	movs	r2, #64	@ 0x40
 800075e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000760:	4b1f      	ldr	r3, [pc, #124]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000762:	2280      	movs	r2, #128	@ 0x80
 8000764:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000766:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000768:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800076c:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800076e:	4b1c      	ldr	r3, [pc, #112]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000770:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000774:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 8000776:	4b1a      	ldr	r3, [pc, #104]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000778:	2200      	movs	r2, #0
 800077a:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800077c:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <MX_DMA_Init+0xe8>)
 800077e:	2200      	movs	r2, #0
 8000780:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 8000782:	4817      	ldr	r0, [pc, #92]	@ (80007e0 <MX_DMA_Init+0xe8>)
 8000784:	f002 fd12 	bl	80031ac <HAL_DMA_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_DMA_Init+0x9a>
  {
    Error_Handler();
 800078e:	f000 fbc4 	bl	8000f1a <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000792:	2200      	movs	r2, #0
 8000794:	2100      	movs	r1, #0
 8000796:	200b      	movs	r0, #11
 8000798:	f002 fcd1 	bl	800313e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800079c:	200b      	movs	r0, #11
 800079e:	f002 fcea 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2100      	movs	r1, #0
 80007a6:	200c      	movs	r0, #12
 80007a8:	f002 fcc9 	bl	800313e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007ac:	200c      	movs	r0, #12
 80007ae:	f002 fce2 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2100      	movs	r1, #0
 80007b6:	200d      	movs	r0, #13
 80007b8:	f002 fcc1 	bl	800313e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80007bc:	200d      	movs	r0, #13
 80007be:	f002 fcda 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2100      	movs	r1, #0
 80007c6:	2039      	movs	r0, #57	@ 0x39
 80007c8:	f002 fcb9 	bl	800313e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80007cc:	2039      	movs	r0, #57	@ 0x39
 80007ce:	f002 fcd2 	bl	8003176 <HAL_NVIC_EnableIRQ>

}
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000
 80007e0:	200001f0 	.word	0x200001f0
 80007e4:	4002001c 	.word	0x4002001c

080007e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	@ 0x30
 80007ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	4b55      	ldr	r3, [pc, #340]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a54      	ldr	r2, [pc, #336]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b52      	ldr	r3, [pc, #328]	@ (8000954 <MX_GPIO_Init+0x16c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	61bb      	str	r3, [r7, #24]
 8000814:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000816:	4b4f      	ldr	r3, [pc, #316]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a4e      	ldr	r2, [pc, #312]	@ (8000954 <MX_GPIO_Init+0x16c>)
 800081c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b4c      	ldr	r3, [pc, #304]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082e:	4b49      	ldr	r3, [pc, #292]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a48      	ldr	r2, [pc, #288]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000834:	f043 0302 	orr.w	r3, r3, #2
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b46      	ldr	r3, [pc, #280]	@ (8000954 <MX_GPIO_Init+0x16c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0302 	and.w	r3, r3, #2
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000846:	4b43      	ldr	r3, [pc, #268]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a42      	ldr	r2, [pc, #264]	@ (8000954 <MX_GPIO_Init+0x16c>)
 800084c:	f043 0308 	orr.w	r3, r3, #8
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b40      	ldr	r3, [pc, #256]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0308 	and.w	r3, r3, #8
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800085e:	4b3d      	ldr	r3, [pc, #244]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000862:	4a3c      	ldr	r2, [pc, #240]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000864:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086a:	4b3a      	ldr	r3, [pc, #232]	@ (8000954 <MX_GPIO_Init+0x16c>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000876:	f004 fc67 	bl	8005148 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	4b36      	ldr	r3, [pc, #216]	@ (8000954 <MX_GPIO_Init+0x16c>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087e:	4a35      	ldr	r2, [pc, #212]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000886:	4b33      	ldr	r3, [pc, #204]	@ (8000954 <MX_GPIO_Init+0x16c>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000898:	482f      	ldr	r0, [pc, #188]	@ (8000958 <MX_GPIO_Init+0x170>)
 800089a:	f003 f98f 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2140      	movs	r1, #64	@ 0x40
 80008a2:	482e      	ldr	r0, [pc, #184]	@ (800095c <MX_GPIO_Init+0x174>)
 80008a4:	f003 f98a 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2180      	movs	r1, #128	@ 0x80
 80008ac:	482c      	ldr	r0, [pc, #176]	@ (8000960 <MX_GPIO_Init+0x178>)
 80008ae:	f003 f985 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008c2:	f107 031c 	add.w	r3, r7, #28
 80008c6:	4619      	mov	r1, r3
 80008c8:	4825      	ldr	r0, [pc, #148]	@ (8000960 <MX_GPIO_Init+0x178>)
 80008ca:	f002 ffe5 	bl	8003898 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008ce:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80008d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	2301      	movs	r3, #1
 80008d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	2300      	movs	r3, #0
 80008de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	481c      	ldr	r0, [pc, #112]	@ (8000958 <MX_GPIO_Init+0x170>)
 80008e8:	f002 ffd6 	bl	8003898 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008ec:	2320      	movs	r3, #32
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f0:	2300      	movs	r3, #0
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	4817      	ldr	r0, [pc, #92]	@ (800095c <MX_GPIO_Init+0x174>)
 8000900:	f002 ffca 	bl	8003898 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000904:	2340      	movs	r3, #64	@ 0x40
 8000906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	2301      	movs	r3, #1
 800090a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	2300      	movs	r3, #0
 8000912:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4810      	ldr	r0, [pc, #64]	@ (800095c <MX_GPIO_Init+0x174>)
 800091c:	f002 ffbc 	bl	8003898 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000920:	2380      	movs	r3, #128	@ 0x80
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	480a      	ldr	r0, [pc, #40]	@ (8000960 <MX_GPIO_Init+0x178>)
 8000938:	f002 ffae 	bl	8003898 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800093c:	2200      	movs	r2, #0
 800093e:	2100      	movs	r1, #0
 8000940:	2028      	movs	r0, #40	@ 0x28
 8000942:	f002 fbfc 	bl	800313e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000946:	2028      	movs	r0, #40	@ 0x28
 8000948:	f002 fc15 	bl	8003176 <HAL_NVIC_EnableIRQ>

}
 800094c:	bf00      	nop
 800094e:	3730      	adds	r7, #48	@ 0x30
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40021000 	.word	0x40021000
 8000958:	48000400 	.word	0x48000400
 800095c:	48001800 	.word	0x48001800
 8000960:	48000800 	.word	0x48000800

08000964 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 800096e:	88fb      	ldrh	r3, [r7, #6]
 8000970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000974:	d119      	bne.n	80009aa <HAL_GPIO_EXTI_Callback+0x46>
		static bool previous;
		if(previous == false){
 8000976:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	f083 0301 	eor.w	r3, r3, #1
 800097e:	b2db      	uxtb	r3, r3
 8000980:	2b00      	cmp	r3, #0
 8000982:	d009      	beq.n	8000998 <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800098a:	480b      	ldr	r0, [pc, #44]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0x54>)
 800098c:	f003 f916 	bl	8003bbc <HAL_GPIO_WritePin>
			previous = true;
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000992:	2201      	movs	r2, #1
 8000994:	701a      	strb	r2, [r3, #0]
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000996:	e008      	b.n	80009aa <HAL_GPIO_EXTI_Callback+0x46>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000998:	2201      	movs	r2, #1
 800099a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099e:	4806      	ldr	r0, [pc, #24]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0x54>)
 80009a0:	f003 f90c 	bl	8003bbc <HAL_GPIO_WritePin>
			previous = false;
 80009a4:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x50>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	20000250 	.word	0x20000250
 80009b8:	48000400 	.word	0x48000400

080009bc <DataTransmit2MTLB>:
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);
extern void DataReceive_MTLB_Callback(uint16_t iD, uint32_t * xData, uint16_t nData_in_values);

// Send float or uint32 or none data
int DataTransmit2MTLB(uint16_t iD, uint8_t * xData, uint16_t nData_in_values)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	6039      	str	r1, [r7, #0]
 80009c6:	80fb      	strh	r3, [r7, #6]
 80009c8:	4613      	mov	r3, r2
 80009ca:	80bb      	strh	r3, [r7, #4]
	if(s2m_Status) return -1;
 80009cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a44 <DataTransmit2MTLB+0x88>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d002      	beq.n	80009da <DataTransmit2MTLB+0x1e>
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
 80009d8:	e02f      	b.n	8000a3a <DataTransmit2MTLB+0x7e>
	if( (sizeof(buf_M_TX)-4) < (nData_in_values*4) ) {
 80009da:	88bb      	ldrh	r3, [r7, #4]
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80009e2:	d902      	bls.n	80009ea <DataTransmit2MTLB+0x2e>
		return -2;
 80009e4:	f06f 0301 	mvn.w	r3, #1
 80009e8:	e027      	b.n	8000a3a <DataTransmit2MTLB+0x7e>
	}

	s2m_Status=1;
 80009ea:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <DataTransmit2MTLB+0x88>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	601a      	str	r2, [r3, #0]

	((uint16_t *) buf_M_TX)[0] = iD;
 80009f0:	4a15      	ldr	r2, [pc, #84]	@ (8000a48 <DataTransmit2MTLB+0x8c>)
 80009f2:	88fb      	ldrh	r3, [r7, #6]
 80009f4:	8013      	strh	r3, [r2, #0]
	((uint16_t *) buf_M_TX)[1] = nData_in_values;
 80009f6:	4a15      	ldr	r2, [pc, #84]	@ (8000a4c <DataTransmit2MTLB+0x90>)
 80009f8:	88bb      	ldrh	r3, [r7, #4]
 80009fa:	8013      	strh	r3, [r2, #0]
	if(nData_in_values>0) memcpy(buf_M_TX+1, xData, nData_in_values*4);
 80009fc:	88bb      	ldrh	r3, [r7, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d006      	beq.n	8000a10 <DataTransmit2MTLB+0x54>
 8000a02:	4813      	ldr	r0, [pc, #76]	@ (8000a50 <DataTransmit2MTLB+0x94>)
 8000a04:	88bb      	ldrh	r3, [r7, #4]
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	461a      	mov	r2, r3
 8000a0a:	6839      	ldr	r1, [r7, #0]
 8000a0c:	f00b ff88 	bl	800c920 <memcpy>

	s2m_Status = CDC_Transmit_FS((uint8_t*) buf_M_TX, nData_in_values*4 + 4);
 8000a10:	88bb      	ldrh	r3, [r7, #4]
 8000a12:	3301      	adds	r3, #1
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	480a      	ldr	r0, [pc, #40]	@ (8000a48 <DataTransmit2MTLB+0x8c>)
 8000a1e:	f00b f9b3 	bl	800bd88 <CDC_Transmit_FS>
 8000a22:	4603      	mov	r3, r0
 8000a24:	461a      	mov	r2, r3
 8000a26:	4b07      	ldr	r3, [pc, #28]	@ (8000a44 <DataTransmit2MTLB+0x88>)
 8000a28:	601a      	str	r2, [r3, #0]

	if(s2m_Status)
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <DataTransmit2MTLB+0x88>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d002      	beq.n	8000a38 <DataTransmit2MTLB+0x7c>
	{
		s2m_Status=0;//if on zero... USB busy
 8000a32:	4b04      	ldr	r3, [pc, #16]	@ (8000a44 <DataTransmit2MTLB+0x88>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20008258 	.word	0x20008258
 8000a48:	20000254 	.word	0x20000254
 8000a4c:	20000256 	.word	0x20000256
 8000a50:	20000258 	.word	0x20000258

08000a54 <SendInt2MTLB>:
{
	return DataTransmit2MTLB(iD, xData, nData_in_values);
}

int SendInt2MTLB(uint16_t iD, int * xInt)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	6039      	str	r1, [r7, #0]
 8000a5e:	80fb      	strh	r3, [r7, #6]
	return DataTransmit2MTLB(iD, (uint8_t *)xInt, 1);
 8000a60:	88fb      	ldrh	r3, [r7, #6]
 8000a62:	2201      	movs	r2, #1
 8000a64:	6839      	ldr	r1, [r7, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff ffa8 	bl	80009bc <DataTransmit2MTLB>
 8000a6c:	4603      	mov	r3, r0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <m2s_Process>:

void m2s_Process(void)//called from inf. loop
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
	if(!m2s_Status) return;//the most often ....
 8000a7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <m2s_Process+0x50>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d01e      	beq.n	8000ac2 <m2s_Process+0x4a>
	if(m2s_Status==1)
 8000a84:	4b10      	ldr	r3, [pc, #64]	@ (8000ac8 <m2s_Process+0x50>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d111      	bne.n	8000ab0 <m2s_Process+0x38>
	{
		DataReceive_MTLB_Callback(m2s_ID, m2s_buf, m2s_nData_in_bytes/4);
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <m2s_Process+0x54>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	b298      	uxth	r0, r3
 8000a92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <m2s_Process+0x58>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	da00      	bge.n	8000a9c <m2s_Process+0x24>
 8000a9a:	3303      	adds	r3, #3
 8000a9c:	109b      	asrs	r3, r3, #2
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	490c      	ldr	r1, [pc, #48]	@ (8000ad4 <m2s_Process+0x5c>)
 8000aa4:	f000 f88c 	bl	8000bc0 <DataReceive_MTLB_Callback>
		m2s_Status = 0;
 8000aa8:	4b07      	ldr	r3, [pc, #28]	@ (8000ac8 <m2s_Process+0x50>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
		return;
 8000aae:	e009      	b.n	8000ac4 <m2s_Process+0x4c>
	}
	if(m2s_Status==2)
	{
	}

	if(m2s_Status== -1)//init receiving new message from matlab
 8000ab0:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <m2s_Process+0x50>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ab8:	d104      	bne.n	8000ac4 <m2s_Process+0x4c>
	{
		m2s_Status = 0;
 8000aba:	4b03      	ldr	r3, [pc, #12]	@ (8000ac8 <m2s_Process+0x50>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
		return;
 8000ac0:	e000      	b.n	8000ac4 <m2s_Process+0x4c>
	if(!m2s_Status) return;//the most often ....
 8000ac2:	bf00      	nop
	}

}
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	2000825c 	.word	0x2000825c
 8000acc:	20008260 	.word	0x20008260
 8000ad0:	20008264 	.word	0x20008264
 8000ad4:	20004258 	.word	0x20004258

08000ad8 <USB_My_Receive>:

void USB_My_Receive(uint8_t* Buf, uint32_t Len)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
	if(m2s_Status==0)//new message
 8000ae2:	4b22      	ldr	r3, [pc, #136]	@ (8000b6c <USB_My_Receive+0x94>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d10c      	bne.n	8000b04 <USB_My_Receive+0x2c>
	{
		  m2s_ID = ((uint16_t *) Buf)[0] ;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	881b      	ldrh	r3, [r3, #0]
 8000aee:	461a      	mov	r2, r3
 8000af0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b70 <USB_My_Receive+0x98>)
 8000af2:	601a      	str	r2, [r3, #0]
		  if(m2s_ID == 0)
 8000af4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b70 <USB_My_Receive+0x98>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d030      	beq.n	8000b5e <USB_My_Receive+0x86>
			    return;
		  m2s_Status=100;
 8000afc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b6c <USB_My_Receive+0x94>)
 8000afe:	2264      	movs	r2, #100	@ 0x64
 8000b00:	601a      	str	r2, [r3, #0]
		  return;
 8000b02:	e02f      	b.n	8000b64 <USB_My_Receive+0x8c>
	}
	if(m2s_Status==100)
 8000b04:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <USB_My_Receive+0x94>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b64      	cmp	r3, #100	@ 0x64
 8000b0a:	d110      	bne.n	8000b2e <USB_My_Receive+0x56>
	{
		  m2s_nData_in_bytes = ((uint16_t *) Buf)[0] *4; //
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	881b      	ldrh	r3, [r3, #0]
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4a18      	ldr	r2, [pc, #96]	@ (8000b74 <USB_My_Receive+0x9c>)
 8000b14:	6013      	str	r3, [r2, #0]
		  if(m2s_nData_in_bytes == 0)
 8000b16:	4b17      	ldr	r3, [pc, #92]	@ (8000b74 <USB_My_Receive+0x9c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d103      	bne.n	8000b26 <USB_My_Receive+0x4e>
		  {
			  m2s_Status=1;
 8000b1e:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <USB_My_Receive+0x94>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	601a      	str	r2, [r3, #0]
			  return;
 8000b24:	e01e      	b.n	8000b64 <USB_My_Receive+0x8c>
		  }
		  m2s_Status=3;//wait for xData
 8000b26:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <USB_My_Receive+0x94>)
 8000b28:	2203      	movs	r2, #3
 8000b2a:	601a      	str	r2, [r3, #0]
		  return;
 8000b2c:	e01a      	b.n	8000b64 <USB_My_Receive+0x8c>
	}
	if(m2s_Status==3)//xData
 8000b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b6c <USB_My_Receive+0x94>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b03      	cmp	r3, #3
 8000b34:	d115      	bne.n	8000b62 <USB_My_Receive+0x8a>
	{
		  if(Len<m2s_nData_in_bytes)
 8000b36:	4b0f      	ldr	r3, [pc, #60]	@ (8000b74 <USB_My_Receive+0x9c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d202      	bcs.n	8000b48 <USB_My_Receive+0x70>
			  m2s_nData_in_bytes=Len;
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	4a0b      	ldr	r2, [pc, #44]	@ (8000b74 <USB_My_Receive+0x9c>)
 8000b46:	6013      	str	r3, [r2, #0]
		  memcpy(m2s_buf, Buf, m2s_nData_in_bytes);
 8000b48:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <USB_My_Receive+0x9c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	6879      	ldr	r1, [r7, #4]
 8000b50:	4809      	ldr	r0, [pc, #36]	@ (8000b78 <USB_My_Receive+0xa0>)
 8000b52:	f00b fee5 	bl	800c920 <memcpy>
		  m2s_Status=1;
 8000b56:	4b05      	ldr	r3, [pc, #20]	@ (8000b6c <USB_My_Receive+0x94>)
 8000b58:	2201      	movs	r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]
		  return;
 8000b5c:	e002      	b.n	8000b64 <USB_My_Receive+0x8c>
			    return;
 8000b5e:	bf00      	nop
 8000b60:	e000      	b.n	8000b64 <USB_My_Receive+0x8c>
	}

	return;
 8000b62:	bf00      	nop
}
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	2000825c 	.word	0x2000825c
 8000b70:	20008260 	.word	0x20008260
 8000b74:	20008264 	.word	0x20008264
 8000b78:	20004258 	.word	0x20004258

08000b7c <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  if(htim == &htim6){
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d10e      	bne.n	8000baa <HAL_TIM_PeriodElapsedCallback+0x2e>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b8c:	2180      	movs	r1, #128	@ 0x80
 8000b8e:	480a      	ldr	r0, [pc, #40]	@ (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000b90:	f003 f82c 	bl	8003bec <HAL_GPIO_TogglePin>

	// zvysovani promenne periodical a odesilani po UART
	periodical += 1;
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	4a08      	ldr	r2, [pc, #32]	@ (8000bbc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b9c:	6013      	str	r3, [r2, #0]
	//HAL_UART_Transmit_DMA(&hlpuart1, (const uint8_t*)&periodical, 10);
	DataTransmit2MTLB(1010, &periodical, 1);
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4906      	ldr	r1, [pc, #24]	@ (8000bbc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ba2:	f240 30f2 	movw	r0, #1010	@ 0x3f2
 8000ba6:	f7ff ff09 	bl	80009bc <DataTransmit2MTLB>
  }
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000a3ec 	.word	0x2000a3ec
 8000bb8:	48000400 	.word	0x48000400
 8000bbc:	20008268 	.word	0x20008268

08000bc0 <DataReceive_MTLB_Callback>:
//    }

  }

void DataReceive_MTLB_Callback(uint16_t iD, uint32_t * xData, uint16_t nData_in_values)
{//when data comes from matlab, this is called and here is the branching and processing
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	6039      	str	r1, [r7, #0]
 8000bca:	80fb      	strh	r3, [r7, #6]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	80bb      	strh	r3, [r7, #4]
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bd6:	4814      	ldr	r0, [pc, #80]	@ (8000c28 <DataReceive_MTLB_Callback+0x68>)
 8000bd8:	f002 fff0 	bl	8003bbc <HAL_GPIO_WritePin>
	switch(iD)
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	f640 72a2 	movw	r2, #4002	@ 0xfa2
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d011      	beq.n	8000c0a <DataReceive_MTLB_Callback+0x4a>
 8000be6:	f640 72a2 	movw	r2, #4002	@ 0xfa2
 8000bea:	4293      	cmp	r3, r2
 8000bec:	dc0f      	bgt.n	8000c0e <DataReceive_MTLB_Callback+0x4e>
 8000bee:	2b14      	cmp	r3, #20
 8000bf0:	d004      	beq.n	8000bfc <DataReceive_MTLB_Callback+0x3c>
 8000bf2:	f640 72a1 	movw	r2, #4001	@ 0xfa1
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d00b      	beq.n	8000c12 <DataReceive_MTLB_Callback+0x52>
	// teplota[60]=nTeplota;
	// DataTransmit2MTLB(40002,(uint8_t *) teplota, 61);
	break;

	default:
	break;
 8000bfa:	e008      	b.n	8000c0e <DataReceive_MTLB_Callback+0x4e>
		DataTransmit2MTLB(20, xData, nData_in_values);
 8000bfc:	88bb      	ldrh	r3, [r7, #4]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	6839      	ldr	r1, [r7, #0]
 8000c02:	2014      	movs	r0, #20
 8000c04:	f7ff feda 	bl	80009bc <DataTransmit2MTLB>
		break;
 8000c08:	e004      	b.n	8000c14 <DataReceive_MTLB_Callback+0x54>
	break;
 8000c0a:	bf00      	nop
 8000c0c:	e002      	b.n	8000c14 <DataReceive_MTLB_Callback+0x54>
	break;
 8000c0e:	bf00      	nop
 8000c10:	e000      	b.n	8000c14 <DataReceive_MTLB_Callback+0x54>
	break;
 8000c12:	bf00      	nop
	}
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c14:	2200      	movs	r2, #0
 8000c16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c1a:	4803      	ldr	r0, [pc, #12]	@ (8000c28 <DataReceive_MTLB_Callback+0x68>)
 8000c1c:	f002 ffce 	bl	8003bbc <HAL_GPIO_WritePin>
}
 8000c20:	bf00      	nop
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	48000400 	.word	0x48000400

08000c2c <myDmaFunction>:
}



/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma){
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <myDmaFunction+0x28>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c3a:	4a07      	ldr	r2, [pc, #28]	@ (8000c58 <myDmaFunction+0x2c>)
 8000c3c:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 8000c3e:	4b05      	ldr	r3, [pc, #20]	@ (8000c54 <myDmaFunction+0x28>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c44:	4a05      	ldr	r2, [pc, #20]	@ (8000c5c <myDmaFunction+0x30>)
 8000c46:	6013      	str	r3, [r2, #0]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	2000a3a0 	.word	0x2000a3a0
 8000c58:	20008274 	.word	0x20008274
 8000c5c:	20008278 	.word	0x20008278

08000c60 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  potenciometer = 0;
 8000c68:	4b1c      	ldr	r3, [pc, #112]	@ (8000cdc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000c6a:	f04f 0200 	mov.w	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]

  for(int i = 0; i < 100; i++){
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	e013      	b.n	8000c9e <HAL_ADC_ConvCpltCallback+0x3e>
	  potenciometer = potenciometer + dma_data_buffer[i+100];
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	3364      	adds	r3, #100	@ 0x64
 8000c7a:	4a19      	ldr	r2, [pc, #100]	@ (8000ce0 <HAL_ADC_ConvCpltCallback+0x80>)
 8000c7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c80:	ee07 3a90 	vmov	s15, r3
 8000c84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c88:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000c8a:	edd3 7a00 	vldr	s15, [r3]
 8000c8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c92:	4b12      	ldr	r3, [pc, #72]	@ (8000cdc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000c94:	edc3 7a00 	vstr	s15, [r3]
  for(int i = 0; i < 100; i++){
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	2b63      	cmp	r3, #99	@ 0x63
 8000ca2:	dde8      	ble.n	8000c76 <HAL_ADC_ConvCpltCallback+0x16>
  }
  potenciometer = potenciometer / 100;
 8000ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000ca6:	ed93 7a00 	vldr	s14, [r3]
 8000caa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8000ce4 <HAL_ADC_ConvCpltCallback+0x84>
 8000cae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cdc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000cb4:	edc3 7a00 	vstr	s15, [r3]

  potenciometerInt = (int)potenciometer;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000cba:	edd3 7a00 	vldr	s15, [r3]
 8000cbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cc2:	ee17 2a90 	vmov	r2, s15
 8000cc6:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <HAL_ADC_ConvCpltCallback+0x88>)
 8000cc8:	601a      	str	r2, [r3, #0]

  SendInt2MTLB(23, &potenciometerInt);
 8000cca:	4907      	ldr	r1, [pc, #28]	@ (8000ce8 <HAL_ADC_ConvCpltCallback+0x88>)
 8000ccc:	2017      	movs	r0, #23
 8000cce:	f7ff fec1 	bl	8000a54 <SendInt2MTLB>
}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	2000a34c 	.word	0x2000a34c
 8000ce0:	2000a1bc 	.word	0x2000a1bc
 8000ce4:	42c80000 	.word	0x42c80000
 8000ce8:	2000a350 	.word	0x2000a350

08000cec <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  potenciometer = 0;
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000cf6:	f04f 0200 	mov.w	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]

  for(int i = 0; i < 100; i++){
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	e012      	b.n	8000d28 <HAL_ADC_ConvHalfCpltCallback+0x3c>
	  potenciometer = potenciometer + dma_data_buffer[i];
 8000d02:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_ADC_ConvHalfCpltCallback+0x78>)
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d0a:	ee07 3a90 	vmov	s15, r3
 8000d0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000d14:	edd3 7a00 	vldr	s15, [r3]
 8000d18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d1c:	4b10      	ldr	r3, [pc, #64]	@ (8000d60 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000d1e:	edc3 7a00 	vstr	s15, [r3]
  for(int i = 0; i < 100; i++){
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	3301      	adds	r3, #1
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	2b63      	cmp	r3, #99	@ 0x63
 8000d2c:	dde9      	ble.n	8000d02 <HAL_ADC_ConvHalfCpltCallback+0x16>
  }
  potenciometer = potenciometer / 100;
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000d30:	ed93 7a00 	vldr	s14, [r3]
 8000d34:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8000d68 <HAL_ADC_ConvHalfCpltCallback+0x7c>
 8000d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d3c:	4b08      	ldr	r3, [pc, #32]	@ (8000d60 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000d3e:	edc3 7a00 	vstr	s15, [r3]

  potenciometerInt = (int)potenciometer;
 8000d42:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000d44:	edd3 7a00 	vldr	s15, [r3]
 8000d48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d4c:	ee17 2a90 	vmov	r2, s15
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <HAL_ADC_ConvHalfCpltCallback+0x80>)
 8000d52:	601a      	str	r2, [r3, #0]
//  }

  //memcpy(potenciometerArr2, &potenciometerInt, sizeof(int));

  //SendInt2MTLB(23, &potenciometerInt);
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	2000a34c 	.word	0x2000a34c
 8000d64:	2000a1bc 	.word	0x2000a1bc
 8000d68:	42c80000 	.word	0x42c80000
 8000d6c:	2000a350 	.word	0x2000a350

08000d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d76:	f000 fc94 	bl	80016a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d7a:	f000 f87b 	bl	8000e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d7e:	f7ff fd33 	bl	80007e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d82:	f7ff fcb9 	bl	80006f8 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000d86:	f000 fac1 	bl	800130c <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8000d8a:	f000 fb0b 	bl	80013a4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000d8e:	f000 fa2f 	bl	80011f0 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8000d92:	f00a ff35 	bl	800bc00 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8000d96:	f000 f9dd 	bl	8001154 <MX_TIM5_Init>
  MX_ADC1_Init();
 8000d9a:	f7ff fba7 	bl	80004ec <MX_ADC1_Init>
  MX_TIM3_Init();
 8000d9e:	f000 f98b 	bl	80010b8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  // zapnuti zelene ledky
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000da2:	2201      	movs	r2, #1
 8000da4:	2180      	movs	r1, #128	@ 0x80
 8000da6:	4826      	ldr	r0, [pc, #152]	@ (8000e40 <main+0xd0>)
 8000da8:	f002 ff08 	bl	8003bbc <HAL_GPIO_WritePin>


  // volani casovace
  HAL_TIM_Base_Start_IT(&htim6);
 8000dac:	4825      	ldr	r0, [pc, #148]	@ (8000e44 <main+0xd4>)
 8000dae:	f005 fe8b 	bl	8006ac8 <HAL_TIM_Base_Start_IT>
  //char *msg = "Hello world!\n\r";
  //HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 0xFFFF);
  //HAL_UART_Receive_DMA(&hlpuart1, (uint8_t*)testdata, 10);

  //zjistovani casu potrebneho pro kopirovani mezi poli
  HAL_TIM_Base_Start(&htim5);
 8000db2:	4825      	ldr	r0, [pc, #148]	@ (8000e48 <main+0xd8>)
 8000db4:	f005 fe20 	bl	80069f8 <HAL_TIM_Base_Start>

  for (int i = 0; i < 1000; i++){
 8000db8:	2300      	movs	r3, #0
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	e00d      	b.n	8000dda <main+0x6a>
	  dma[i] = i;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	ee07 3a90 	vmov	s15, r3
 8000dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dc8:	4a20      	ldr	r2, [pc, #128]	@ (8000e4c <main+0xdc>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 1000; i++){
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000de0:	dbed      	blt.n	8000dbe <main+0x4e>

  //tic = htim5.Instance->CNT;
  //memcpy(cpy, dma, 500*sizeof(float));
  //toc = htim5.Instance->CNT;

  HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID, &myDmaFunction);
 8000de2:	4a1b      	ldr	r2, [pc, #108]	@ (8000e50 <main+0xe0>)
 8000de4:	2100      	movs	r1, #0
 8000de6:	481b      	ldr	r0, [pc, #108]	@ (8000e54 <main+0xe4>)
 8000de8:	f002 fc6e 	bl	80036c8 <HAL_DMA_RegisterCallback>
 8000dec:	4603      	mov	r3, r0
 8000dee:	70fb      	strb	r3, [r7, #3]
  UNUSED(status);

  tic = htim5.Instance->CNT;
 8000df0:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <main+0xd8>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df6:	4a18      	ldr	r2, [pc, #96]	@ (8000e58 <main+0xe8>)
 8000df8:	6013      	str	r3, [r2, #0]
  HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 8000dfa:	4914      	ldr	r1, [pc, #80]	@ (8000e4c <main+0xdc>)
 8000dfc:	4a17      	ldr	r2, [pc, #92]	@ (8000e5c <main+0xec>)
 8000dfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e02:	4814      	ldr	r0, [pc, #80]	@ (8000e54 <main+0xe4>)
 8000e04:	f002 fa7a 	bl	80032fc <HAL_DMA_Start_IT>
  dma_toc = htim5.Instance->CNT;
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <main+0xd8>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e0e:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <main+0xf0>)
 8000e10:	6013      	str	r3, [r2, #0]
  toc = htim5.Instance->CNT;
 8000e12:	4b0d      	ldr	r3, [pc, #52]	@ (8000e48 <main+0xd8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e18:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <main+0xf4>)
 8000e1a:	6013      	str	r3, [r2, #0]

  HAL_TIM_Base_Start_IT(&htim3);
 8000e1c:	4812      	ldr	r0, [pc, #72]	@ (8000e68 <main+0xf8>)
 8000e1e:	f005 fe53 	bl	8006ac8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e22:	217f      	movs	r1, #127	@ 0x7f
 8000e24:	4811      	ldr	r0, [pc, #68]	@ (8000e6c <main+0xfc>)
 8000e26:	f002 f81d 	bl	8002e64 <HAL_ADCEx_Calibration_Start>
  HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 200);
 8000e2a:	22c8      	movs	r2, #200	@ 0xc8
 8000e2c:	4910      	ldr	r1, [pc, #64]	@ (8000e70 <main+0x100>)
 8000e2e:	480f      	ldr	r0, [pc, #60]	@ (8000e6c <main+0xfc>)
 8000e30:	f001 f82a 	bl	8001e88 <HAL_ADC_Start_DMA>
 8000e34:	4603      	mov	r3, r0
 8000e36:	70bb      	strb	r3, [r7, #2]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  m2s_Process();
 8000e38:	f7ff fe1e 	bl	8000a78 <m2s_Process>
 8000e3c:	e7fc      	b.n	8000e38 <main+0xc8>
 8000e3e:	bf00      	nop
 8000e40:	48000800 	.word	0x48000800
 8000e44:	2000a3ec 	.word	0x2000a3ec
 8000e48:	2000a3a0 	.word	0x2000a3a0
 8000e4c:	2000827c 	.word	0x2000827c
 8000e50:	08000c2d 	.word	0x08000c2d
 8000e54:	200001f0 	.word	0x200001f0
 8000e58:	2000826c 	.word	0x2000826c
 8000e5c:	2000921c 	.word	0x2000921c
 8000e60:	20008278 	.word	0x20008278
 8000e64:	20008270 	.word	0x20008270
 8000e68:	2000a354 	.word	0x2000a354
 8000e6c:	20000128 	.word	0x20000128
 8000e70:	2000a1bc 	.word	0x2000a1bc

08000e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b096      	sub	sp, #88	@ 0x58
 8000e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	2244      	movs	r2, #68	@ 0x44
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f00b fd20 	bl	800c8c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e88:	463b      	mov	r3, r7
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000e96:	2000      	movs	r0, #0
 8000e98:	f004 f8a2 	bl	8004fe0 <HAL_PWREx_ControlVoltageScaling>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000ea2:	f000 f83a 	bl	8000f1a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000ea6:	2322      	movs	r3, #34	@ 0x22
 8000ea8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eb4:	2340      	movs	r3, #64	@ 0x40
 8000eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000ec4:	231e      	movs	r3, #30
 8000ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f004 f945 	bl	8005168 <HAL_RCC_OscConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000ee4:	f000 f819 	bl	8000f1a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ee8:	230f      	movs	r3, #15
 8000eea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eec:	2303      	movs	r3, #3
 8000eee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ef4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ef8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000efe:	463b      	mov	r3, r7
 8000f00:	2105      	movs	r1, #5
 8000f02:	4618      	mov	r0, r3
 8000f04:	f004 fd4a 	bl	800599c <HAL_RCC_ClockConfig>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000f0e:	f000 f804 	bl	8000f1a <Error_Handler>
  }
}
 8000f12:	bf00      	nop
 8000f14:	3758      	adds	r7, #88	@ 0x58
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f1e:	b672      	cpsid	i
}
 8000f20:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f22:	bf00      	nop
 8000f24:	e7fd      	b.n	8000f22 <Error_Handler+0x8>
	...

08000f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <HAL_MspInit+0x44>)
 8000f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f32:	4a0e      	ldr	r2, [pc, #56]	@ (8000f6c <HAL_MspInit+0x44>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <HAL_MspInit+0x44>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f46:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <HAL_MspInit+0x44>)
 8000f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f4a:	4a08      	ldr	r2, [pc, #32]	@ (8000f6c <HAL_MspInit+0x44>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f50:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <HAL_MspInit+0x44>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <NMI_Handler+0x4>

08000f78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <HardFault_Handler+0x4>

08000f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <MemManage_Handler+0x4>

08000f88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <BusFault_Handler+0x4>

08000f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <UsageFault_Handler+0x4>

08000f98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fc6:	f000 fbc1 	bl	800174c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <DMA1_Channel1_IRQHandler+0x10>)
 8000fd6:	f002 fac7 	bl	8003568 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	2000a560 	.word	0x2000a560

08000fe4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 8000fe8:	4802      	ldr	r0, [pc, #8]	@ (8000ff4 <DMA1_Channel2_IRQHandler+0x10>)
 8000fea:	f002 fabd 	bl	8003568 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200001f0 	.word	0x200001f0

08000ff8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <DMA1_Channel3_IRQHandler+0x10>)
 8000ffe:	f002 fab3 	bl	8003568 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000190 	.word	0x20000190

0800100c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001010:	4802      	ldr	r0, [pc, #8]	@ (800101c <ADC1_IRQHandler+0x10>)
 8001012:	f000 ffbd 	bl	8001f90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000128 	.word	0x20000128

08001020 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <TIM3_IRQHandler+0x10>)
 8001026:	f005 fdbf 	bl	8006ba8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000a354 	.word	0x2000a354

08001034 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001038:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800103c:	f002 fdf0 	bl	8003c20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}

08001044 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001048:	4802      	ldr	r0, [pc, #8]	@ (8001054 <TIM6_DAC_IRQHandler+0x10>)
 800104a:	f005 fdad 	bl	8006ba8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	2000a3ec 	.word	0x2000a3ec

08001058 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 800105c:	4802      	ldr	r0, [pc, #8]	@ (8001068 <DMA2_Channel2_IRQHandler+0x10>)
 800105e:	f002 fa83 	bl	8003568 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	2000a5c0 	.word	0x2000a5c0

0800106c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001070:	4802      	ldr	r0, [pc, #8]	@ (800107c <OTG_FS_IRQHandler+0x10>)
 8001072:	f002 ff40 	bl	8003ef6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	2000bb04 	.word	0x2000bb04

08001080 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001084:	4802      	ldr	r0, [pc, #8]	@ (8001090 <LPUART1_IRQHandler+0x10>)
 8001086:	f006 f9ad 	bl	80073e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000a438 	.word	0x2000a438

08001094 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <SystemInit+0x20>)
 800109a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800109e:	4a05      	ldr	r2, [pc, #20]	@ (80010b4 <SystemInit+0x20>)
 80010a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b088      	sub	sp, #32
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010be:	f107 0310 	add.w	r3, r7, #16
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010d6:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <MX_TIM3_Init+0x94>)
 80010d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001150 <MX_TIM3_Init+0x98>)
 80010da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 120-1;
 80010dc:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <MX_TIM3_Init+0x94>)
 80010de:	2277      	movs	r2, #119	@ 0x77
 80010e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e2:	4b1a      	ldr	r3, [pc, #104]	@ (800114c <MX_TIM3_Init+0x94>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80010e8:	4b18      	ldr	r3, [pc, #96]	@ (800114c <MX_TIM3_Init+0x94>)
 80010ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f0:	4b16      	ldr	r3, [pc, #88]	@ (800114c <MX_TIM3_Init+0x94>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f6:	4b15      	ldr	r3, [pc, #84]	@ (800114c <MX_TIM3_Init+0x94>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010fc:	4813      	ldr	r0, [pc, #76]	@ (800114c <MX_TIM3_Init+0x94>)
 80010fe:	f005 fc23 	bl	8006948 <HAL_TIM_Base_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001108:	f7ff ff07 	bl	8000f1a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800110c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001110:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001112:	f107 0310 	add.w	r3, r7, #16
 8001116:	4619      	mov	r1, r3
 8001118:	480c      	ldr	r0, [pc, #48]	@ (800114c <MX_TIM3_Init+0x94>)
 800111a:	f005 fe47 	bl	8006dac <HAL_TIM_ConfigClockSource>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001124:	f7ff fef9 	bl	8000f1a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001128:	2320      	movs	r3, #32
 800112a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	4619      	mov	r1, r3
 8001134:	4805      	ldr	r0, [pc, #20]	@ (800114c <MX_TIM3_Init+0x94>)
 8001136:	f006 f85f 	bl	80071f8 <HAL_TIMEx_MasterConfigSynchronization>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001140:	f7ff feeb 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  // tady tady tady tady
  /* USER CODE END TIM3_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	3720      	adds	r7, #32
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000a354 	.word	0x2000a354
 8001150:	40000400 	.word	0x40000400

08001154 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001168:	1d3b      	adds	r3, r7, #4
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <MX_TIM5_Init+0x94>)
 8001174:	4a1d      	ldr	r2, [pc, #116]	@ (80011ec <MX_TIM5_Init+0x98>)
 8001176:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001178:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <MX_TIM5_Init+0x94>)
 800117a:	2200      	movs	r2, #0
 800117c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <MX_TIM5_Init+0x94>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001184:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <MX_TIM5_Init+0x94>)
 8001186:	f04f 32ff 	mov.w	r2, #4294967295
 800118a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800118c:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <MX_TIM5_Init+0x94>)
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <MX_TIM5_Init+0x94>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001198:	4813      	ldr	r0, [pc, #76]	@ (80011e8 <MX_TIM5_Init+0x94>)
 800119a:	f005 fbd5 	bl	8006948 <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80011a4:	f7ff feb9 	bl	8000f1a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80011ae:	f107 0310 	add.w	r3, r7, #16
 80011b2:	4619      	mov	r1, r3
 80011b4:	480c      	ldr	r0, [pc, #48]	@ (80011e8 <MX_TIM5_Init+0x94>)
 80011b6:	f005 fdf9 	bl	8006dac <HAL_TIM_ConfigClockSource>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80011c0:	f7ff feab 	bl	8000f1a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c4:	2300      	movs	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	4619      	mov	r1, r3
 80011d0:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_TIM5_Init+0x94>)
 80011d2:	f006 f811 	bl	80071f8 <HAL_TIMEx_MasterConfigSynchronization>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80011dc:	f7ff fe9d 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80011e0:	bf00      	nop
 80011e2:	3720      	adds	r7, #32
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000a3a0 	.word	0x2000a3a0
 80011ec:	40000c00 	.word	0x40000c00

080011f0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001200:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <MX_TIM6_Init+0x68>)
 8001202:	4a16      	ldr	r2, [pc, #88]	@ (800125c <MX_TIM6_Init+0x6c>)
 8001204:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 8001206:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <MX_TIM6_Init+0x68>)
 8001208:	f242 7210 	movw	r2, #10000	@ 0x2710
 800120c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120e:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <MX_TIM6_Init+0x68>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 8001214:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <MX_TIM6_Init+0x68>)
 8001216:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800121a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <MX_TIM6_Init+0x68>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001222:	480d      	ldr	r0, [pc, #52]	@ (8001258 <MX_TIM6_Init+0x68>)
 8001224:	f005 fb90 	bl	8006948 <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800122e:	f7ff fe74 	bl	8000f1a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	4619      	mov	r1, r3
 800123e:	4806      	ldr	r0, [pc, #24]	@ (8001258 <MX_TIM6_Init+0x68>)
 8001240:	f005 ffda 	bl	80071f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800124a:	f7ff fe66 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	2000a3ec 	.word	0x2000a3ec
 800125c:	40001000 	.word	0x40001000

08001260 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a23      	ldr	r2, [pc, #140]	@ (80012fc <HAL_TIM_Base_MspInit+0x9c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d114      	bne.n	800129c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001272:	4b23      	ldr	r3, [pc, #140]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 8001274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001276:	4a22      	ldr	r2, [pc, #136]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6593      	str	r3, [r2, #88]	@ 0x58
 800127e:	4b20      	ldr	r3, [pc, #128]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 8001280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	201d      	movs	r0, #29
 8001290:	f001 ff55 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001294:	201d      	movs	r0, #29
 8001296:	f001 ff6e 	bl	8003176 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800129a:	e02a      	b.n	80012f2 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a18      	ldr	r2, [pc, #96]	@ (8001304 <HAL_TIM_Base_MspInit+0xa4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d10c      	bne.n	80012c0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80012a6:	4b16      	ldr	r3, [pc, #88]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 80012a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012aa:	4a15      	ldr	r2, [pc, #84]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 80012ac:	f043 0308 	orr.w	r3, r3, #8
 80012b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012b2:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 80012b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
}
 80012be:	e018      	b.n	80012f2 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a10      	ldr	r2, [pc, #64]	@ (8001308 <HAL_TIM_Base_MspInit+0xa8>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d113      	bne.n	80012f2 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80012ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 80012cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 80012d0:	f043 0310 	orr.w	r3, r3, #16
 80012d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80012d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <HAL_TIM_Base_MspInit+0xa0>)
 80012d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	2036      	movs	r0, #54	@ 0x36
 80012e8:	f001 ff29 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012ec:	2036      	movs	r0, #54	@ 0x36
 80012ee:	f001 ff42 	bl	8003176 <HAL_NVIC_EnableIRQ>
}
 80012f2:	bf00      	nop
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40000400 	.word	0x40000400
 8001300:	40021000 	.word	0x40021000
 8001304:	40000c00 	.word	0x40000c00
 8001308:	40001000 	.word	0x40001000

0800130c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001310:	4b22      	ldr	r3, [pc, #136]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001312:	4a23      	ldr	r2, [pc, #140]	@ (80013a0 <MX_LPUART1_UART_Init+0x94>)
 8001314:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001318:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800131c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800131e:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001324:	4b1d      	ldr	r3, [pc, #116]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800132a:	4b1c      	ldr	r3, [pc, #112]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001330:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001332:	220c      	movs	r2, #12
 8001334:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001336:	4b19      	ldr	r3, [pc, #100]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800133c:	4b17      	ldr	r3, [pc, #92]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 800133e:	2200      	movs	r2, #0
 8001340:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001342:	4b16      	ldr	r3, [pc, #88]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001344:	2200      	movs	r2, #0
 8001346:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001348:	4b14      	ldr	r3, [pc, #80]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 800134a:	2200      	movs	r2, #0
 800134c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800134e:	4b13      	ldr	r3, [pc, #76]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001350:	2200      	movs	r2, #0
 8001352:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001354:	4811      	ldr	r0, [pc, #68]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001356:	f005 fff5 	bl	8007344 <HAL_UART_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001360:	f7ff fddb 	bl	8000f1a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001364:	2100      	movs	r1, #0
 8001366:	480d      	ldr	r0, [pc, #52]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 8001368:	f007 f92d 	bl	80085c6 <HAL_UARTEx_SetTxFifoThreshold>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001372:	f7ff fdd2 	bl	8000f1a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001376:	2100      	movs	r1, #0
 8001378:	4808      	ldr	r0, [pc, #32]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 800137a:	f007 f962 	bl	8008642 <HAL_UARTEx_SetRxFifoThreshold>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001384:	f7ff fdc9 	bl	8000f1a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <MX_LPUART1_UART_Init+0x90>)
 800138a:	f007 f8e3 	bl	8008554 <HAL_UARTEx_DisableFifoMode>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001394:	f7ff fdc1 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000a438 	.word	0x2000a438
 80013a0:	40008000 	.word	0x40008000

080013a4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013a8:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013aa:	4a23      	ldr	r2, [pc, #140]	@ (8001438 <MX_USART3_UART_Init+0x94>)
 80013ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013ae:	4b21      	ldr	r3, [pc, #132]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013ca:	220c      	movs	r2, #12
 80013cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d4:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013da:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013dc:	2200      	movs	r2, #0
 80013de:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013e0:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013ec:	4811      	ldr	r0, [pc, #68]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 80013ee:	f005 ffa9 	bl	8007344 <HAL_UART_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013f8:	f7ff fd8f 	bl	8000f1a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013fc:	2100      	movs	r1, #0
 80013fe:	480d      	ldr	r0, [pc, #52]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 8001400:	f007 f8e1 	bl	80085c6 <HAL_UARTEx_SetTxFifoThreshold>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800140a:	f7ff fd86 	bl	8000f1a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800140e:	2100      	movs	r1, #0
 8001410:	4808      	ldr	r0, [pc, #32]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 8001412:	f007 f916 	bl	8008642 <HAL_UARTEx_SetRxFifoThreshold>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800141c:	f7ff fd7d 	bl	8000f1a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001420:	4804      	ldr	r0, [pc, #16]	@ (8001434 <MX_USART3_UART_Init+0x90>)
 8001422:	f007 f897 	bl	8008554 <HAL_UARTEx_DisableFifoMode>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800142c:	f7ff fd75 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	2000a4cc 	.word	0x2000a4cc
 8001438:	40004800 	.word	0x40004800

0800143c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b0b0      	sub	sp, #192	@ 0xc0
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001454:	f107 0318 	add.w	r3, r7, #24
 8001458:	2294      	movs	r2, #148	@ 0x94
 800145a:	2100      	movs	r1, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f00b fa33 	bl	800c8c8 <memset>
  if(uartHandle->Instance==LPUART1)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a71      	ldr	r2, [pc, #452]	@ (800162c <HAL_UART_MspInit+0x1f0>)
 8001468:	4293      	cmp	r3, r2
 800146a:	f040 809a 	bne.w	80015a2 <HAL_UART_MspInit+0x166>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800146e:	2320      	movs	r3, #32
 8001470:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001472:	2300      	movs	r3, #0
 8001474:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001476:	f107 0318 	add.w	r3, r7, #24
 800147a:	4618      	mov	r0, r3
 800147c:	f004 fd4c 	bl	8005f18 <HAL_RCCEx_PeriphCLKConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001486:	f7ff fd48 	bl	8000f1a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800148a:	4b69      	ldr	r3, [pc, #420]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 800148c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800148e:	4a68      	ldr	r2, [pc, #416]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001496:	4b66      	ldr	r3, [pc, #408]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 8001498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	617b      	str	r3, [r7, #20]
 80014a0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014a2:	4b63      	ldr	r3, [pc, #396]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	4a62      	ldr	r2, [pc, #392]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80014a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ae:	4b60      	ldr	r3, [pc, #384]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80014ba:	f003 fe45 	bl	8005148 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80014be:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80014c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c6:	2302      	movs	r3, #2
 80014c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d2:	2303      	movs	r3, #3
 80014d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80014d8:	2308      	movs	r3, #8
 80014da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014de:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80014e2:	4619      	mov	r1, r3
 80014e4:	4853      	ldr	r0, [pc, #332]	@ (8001634 <HAL_UART_MspInit+0x1f8>)
 80014e6:	f002 f9d7 	bl	8003898 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80014ea:	4b53      	ldr	r3, [pc, #332]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 80014ec:	4a53      	ldr	r2, [pc, #332]	@ (800163c <HAL_UART_MspInit+0x200>)
 80014ee:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80014f0:	4b51      	ldr	r3, [pc, #324]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 80014f2:	2222      	movs	r2, #34	@ 0x22
 80014f4:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014f6:	4b50      	ldr	r3, [pc, #320]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014fc:	4b4e      	ldr	r3, [pc, #312]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001502:	4b4d      	ldr	r3, [pc, #308]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 8001504:	2280      	movs	r2, #128	@ 0x80
 8001506:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001508:	4b4b      	ldr	r3, [pc, #300]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 800150a:	2200      	movs	r2, #0
 800150c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800150e:	4b4a      	ldr	r3, [pc, #296]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001514:	4b48      	ldr	r3, [pc, #288]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 8001516:	2200      	movs	r2, #0
 8001518:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800151a:	4b47      	ldr	r3, [pc, #284]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 800151c:	2200      	movs	r2, #0
 800151e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 8001522:	f001 fe43 	bl	80031ac <HAL_DMA_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 800152c:	f7ff fcf5 	bl	8000f1a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4a41      	ldr	r2, [pc, #260]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 8001534:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001538:	4a3f      	ldr	r2, [pc, #252]	@ (8001638 <HAL_UART_MspInit+0x1fc>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA2_Channel2;
 800153e:	4b40      	ldr	r3, [pc, #256]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001540:	4a40      	ldr	r2, [pc, #256]	@ (8001644 <HAL_UART_MspInit+0x208>)
 8001542:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001544:	4b3e      	ldr	r3, [pc, #248]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001546:	2223      	movs	r2, #35	@ 0x23
 8001548:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800154a:	4b3d      	ldr	r3, [pc, #244]	@ (8001640 <HAL_UART_MspInit+0x204>)
 800154c:	2210      	movs	r2, #16
 800154e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001550:	4b3b      	ldr	r3, [pc, #236]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001552:	2200      	movs	r2, #0
 8001554:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001556:	4b3a      	ldr	r3, [pc, #232]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001558:	2280      	movs	r2, #128	@ 0x80
 800155a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800155c:	4b38      	ldr	r3, [pc, #224]	@ (8001640 <HAL_UART_MspInit+0x204>)
 800155e:	2200      	movs	r2, #0
 8001560:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001562:	4b37      	ldr	r3, [pc, #220]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001564:	2200      	movs	r2, #0
 8001566:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8001568:	4b35      	ldr	r3, [pc, #212]	@ (8001640 <HAL_UART_MspInit+0x204>)
 800156a:	2200      	movs	r2, #0
 800156c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800156e:	4b34      	ldr	r3, [pc, #208]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001570:	2200      	movs	r2, #0
 8001572:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8001574:	4832      	ldr	r0, [pc, #200]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001576:	f001 fe19 	bl	80031ac <HAL_DMA_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <HAL_UART_MspInit+0x148>
    {
      Error_Handler();
 8001580:	f7ff fccb 	bl	8000f1a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a2e      	ldr	r2, [pc, #184]	@ (8001640 <HAL_UART_MspInit+0x204>)
 8001588:	67da      	str	r2, [r3, #124]	@ 0x7c
 800158a:	4a2d      	ldr	r2, [pc, #180]	@ (8001640 <HAL_UART_MspInit+0x204>)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2100      	movs	r1, #0
 8001594:	2046      	movs	r0, #70	@ 0x46
 8001596:	f001 fdd2 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800159a:	2046      	movs	r0, #70	@ 0x46
 800159c:	f001 fdeb 	bl	8003176 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015a0:	e040      	b.n	8001624 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a28      	ldr	r2, [pc, #160]	@ (8001648 <HAL_UART_MspInit+0x20c>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d13b      	bne.n	8001624 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015ac:	2304      	movs	r3, #4
 80015ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80015b0:	2300      	movs	r3, #0
 80015b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b4:	f107 0318 	add.w	r3, r7, #24
 80015b8:	4618      	mov	r0, r3
 80015ba:	f004 fcad 	bl	8005f18 <HAL_RCCEx_PeriphCLKConfig>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80015c4:	f7ff fca9 	bl	8000f1a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015c8:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80015ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015cc:	4a18      	ldr	r2, [pc, #96]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80015ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80015d4:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80015d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80015e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e4:	4a12      	ldr	r2, [pc, #72]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80015e6:	f043 0308 	orr.w	r3, r3, #8
 80015ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ec:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <HAL_UART_MspInit+0x1f4>)
 80015ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015f8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001600:	2302      	movs	r3, #2
 8001602:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160c:	2303      	movs	r3, #3
 800160e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001612:	2307      	movs	r3, #7
 8001614:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001618:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800161c:	4619      	mov	r1, r3
 800161e:	480b      	ldr	r0, [pc, #44]	@ (800164c <HAL_UART_MspInit+0x210>)
 8001620:	f002 f93a 	bl	8003898 <HAL_GPIO_Init>
}
 8001624:	bf00      	nop
 8001626:	37c0      	adds	r7, #192	@ 0xc0
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40008000 	.word	0x40008000
 8001630:	40021000 	.word	0x40021000
 8001634:	48001800 	.word	0x48001800
 8001638:	2000a560 	.word	0x2000a560
 800163c:	40020008 	.word	0x40020008
 8001640:	2000a5c0 	.word	0x2000a5c0
 8001644:	4002041c 	.word	0x4002041c
 8001648:	40004800 	.word	0x40004800
 800164c:	48000c00 	.word	0x48000c00

08001650 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001688 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001654:	f7ff fd1e 	bl	8001094 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001658:	480c      	ldr	r0, [pc, #48]	@ (800168c <LoopForever+0x6>)
  ldr r1, =_edata
 800165a:	490d      	ldr	r1, [pc, #52]	@ (8001690 <LoopForever+0xa>)
  ldr r2, =_sidata
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <LoopForever+0xe>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001670:	4c0a      	ldr	r4, [pc, #40]	@ (800169c <LoopForever+0x16>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167e:	f00b f92b 	bl	800c8d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001682:	f7ff fb75 	bl	8000d70 <main>

08001686 <LoopForever>:

LoopForever:
    b LoopForever
 8001686:	e7fe      	b.n	8001686 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001688:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8001694:	0800ca1c 	.word	0x0800ca1c
  ldr r2, =_sbss
 8001698:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 800169c:	2000c230 	.word	0x2000c230

080016a0 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <CAN1_RX0_IRQHandler>

080016a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b082      	sub	sp, #8
 80016a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016a8:	2300      	movs	r3, #0
 80016aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ac:	2003      	movs	r0, #3
 80016ae:	f001 fd3b 	bl	8003128 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016b2:	2000      	movs	r0, #0
 80016b4:	f000 f80e 	bl	80016d4 <HAL_InitTick>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	71fb      	strb	r3, [r7, #7]
 80016c2:	e001      	b.n	80016c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016c4:	f7ff fc30 	bl	8000f28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016c8:	79fb      	ldrb	r3, [r7, #7]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016dc:	2300      	movs	r3, #0
 80016de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80016e0:	4b17      	ldr	r3, [pc, #92]	@ (8001740 <HAL_InitTick+0x6c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d023      	beq.n	8001730 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80016e8:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <HAL_InitTick+0x70>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <HAL_InitTick+0x6c>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	4619      	mov	r1, r3
 80016f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fe:	4618      	mov	r0, r3
 8001700:	f001 fd47 	bl	8003192 <HAL_SYSTICK_Config>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10f      	bne.n	800172a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b0f      	cmp	r3, #15
 800170e:	d809      	bhi.n	8001724 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001710:	2200      	movs	r2, #0
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f001 fd11 	bl	800313e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800171c:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <HAL_InitTick+0x74>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	e007      	b.n	8001734 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
 8001728:	e004      	b.n	8001734 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
 800172e:	e001      	b.n	8001734 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001734:	7bfb      	ldrb	r3, [r7, #15]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000008 	.word	0x20000008
 8001744:	20000000 	.word	0x20000000
 8001748:	20000004 	.word	0x20000004

0800174c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <HAL_IncTick+0x20>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <HAL_IncTick+0x24>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4413      	add	r3, r2
 800175c:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <HAL_IncTick+0x24>)
 800175e:	6013      	str	r3, [r2, #0]
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000008 	.word	0x20000008
 8001770:	2000a620 	.word	0x2000a620

08001774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return uwTick;
 8001778:	4b03      	ldr	r3, [pc, #12]	@ (8001788 <HAL_GetTick+0x14>)
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	2000a620 	.word	0x2000a620

0800178c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001794:	f7ff ffee 	bl	8001774 <HAL_GetTick>
 8001798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a4:	d005      	beq.n	80017b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017a6:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <HAL_Delay+0x44>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017b2:	bf00      	nop
 80017b4:	f7ff ffde 	bl	8001774 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d8f7      	bhi.n	80017b4 <HAL_Delay+0x28>
  {
  }
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000008 	.word	0x20000008

080017d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	431a      	orrs	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	609a      	str	r2, [r3, #8]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	431a      	orrs	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	609a      	str	r2, [r3, #8]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800183c:	b480      	push	{r7}
 800183e:	b087      	sub	sp, #28
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	3360      	adds	r3, #96	@ 0x60
 800184e:	461a      	mov	r2, r3
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4413      	add	r3, r2
 8001856:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <LL_ADC_SetOffset+0x44>)
 800185e:	4013      	ands	r3, r2
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	430a      	orrs	r2, r1
 800186a:	4313      	orrs	r3, r2
 800186c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001874:	bf00      	nop
 8001876:	371c      	adds	r7, #28
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	03fff000 	.word	0x03fff000

08001884 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3360      	adds	r3, #96	@ 0x60
 8001892:	461a      	mov	r2, r3
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b087      	sub	sp, #28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	3360      	adds	r3, #96	@ 0x60
 80018c0:	461a      	mov	r2, r3
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	431a      	orrs	r2, r3
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80018da:	bf00      	nop
 80018dc:	371c      	adds	r7, #28
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	431a      	orrs	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	615a      	str	r2, [r3, #20]
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001920:	2301      	movs	r3, #1
 8001922:	e000      	b.n	8001926 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001932:	b480      	push	{r7}
 8001934:	b087      	sub	sp, #28
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	3330      	adds	r3, #48	@ 0x30
 8001942:	461a      	mov	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	0a1b      	lsrs	r3, r3, #8
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	f003 030c 	and.w	r3, r3, #12
 800194e:	4413      	add	r3, r2
 8001950:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	f003 031f 	and.w	r3, r3, #31
 800195c:	211f      	movs	r1, #31
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43db      	mvns	r3, r3
 8001964:	401a      	ands	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	0e9b      	lsrs	r3, r3, #26
 800196a:	f003 011f 	and.w	r1, r3, #31
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	431a      	orrs	r2, r3
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800197e:	bf00      	nop
 8001980:	371c      	adds	r7, #28
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001996:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800199e:	2301      	movs	r3, #1
 80019a0:	e000      	b.n	80019a4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	3314      	adds	r3, #20
 80019c0:	461a      	mov	r2, r3
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	0e5b      	lsrs	r3, r3, #25
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	4413      	add	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	0d1b      	lsrs	r3, r3, #20
 80019d8:	f003 031f 	and.w	r3, r3, #31
 80019dc:	2107      	movs	r1, #7
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	43db      	mvns	r3, r3
 80019e4:	401a      	ands	r2, r3
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	0d1b      	lsrs	r3, r3, #20
 80019ea:	f003 031f 	and.w	r3, r3, #31
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	fa01 f303 	lsl.w	r3, r1, r3
 80019f4:	431a      	orrs	r2, r3
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80019fa:	bf00      	nop
 80019fc:	371c      	adds	r7, #28
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a20:	43db      	mvns	r3, r3
 8001a22:	401a      	ands	r2, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f003 0318 	and.w	r3, r3, #24
 8001a2a:	4908      	ldr	r1, [pc, #32]	@ (8001a4c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a2c:	40d9      	lsrs	r1, r3
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	400b      	ands	r3, r1
 8001a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a36:	431a      	orrs	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a3e:	bf00      	nop
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	0007ffff 	.word	0x0007ffff

08001a50 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001a60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6093      	str	r3, [r2, #8]
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a88:	d101      	bne.n	8001a8e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e000      	b.n	8001a90 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001aac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ab0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ad8:	d101      	bne.n	8001ade <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001afc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b00:	f043 0201 	orr.w	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b28:	f043 0202 	orr.w	r2, r3, #2
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d101      	bne.n	8001b54 <LL_ADC_IsEnabled+0x18>
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <LL_ADC_IsEnabled+0x1a>
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d101      	bne.n	8001b7a <LL_ADC_IsDisableOngoing+0x18>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <LL_ADC_IsDisableOngoing+0x1a>
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b9c:	f043 0204 	orr.w	r2, r3, #4
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d101      	bne.n	8001bc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d101      	bne.n	8001bee <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e000      	b.n	8001bf0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e129      	b.n	8001e6a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d109      	bne.n	8001c38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7fe fcc7 	bl	80005b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff19 	bl	8001a74 <LL_ADC_IsDeepPowerDownEnabled>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d004      	beq.n	8001c52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff feff 	bl	8001a50 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ff34 	bl	8001ac4 <LL_ADC_IsInternalRegulatorEnabled>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d115      	bne.n	8001c8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff ff18 	bl	8001a9c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c6c:	4b81      	ldr	r3, [pc, #516]	@ (8001e74 <HAL_ADC_Init+0x278>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	099b      	lsrs	r3, r3, #6
 8001c72:	4a81      	ldr	r2, [pc, #516]	@ (8001e78 <HAL_ADC_Init+0x27c>)
 8001c74:	fba2 2303 	umull	r2, r3, r2, r3
 8001c78:	099b      	lsrs	r3, r3, #6
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c80:	e002      	b.n	8001c88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f9      	bne.n	8001c82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ff16 	bl	8001ac4 <LL_ADC_IsInternalRegulatorEnabled>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d10d      	bne.n	8001cba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca2:	f043 0210 	orr.w	r2, r3, #16
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cae:	f043 0201 	orr.w	r2, r3, #1
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff ff76 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8001cc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cca:	f003 0310 	and.w	r3, r3, #16
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	f040 80c2 	bne.w	8001e58 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f040 80be 	bne.w	8001e58 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ce4:	f043 0202 	orr.w	r2, r3, #2
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff23 	bl	8001b3c <LL_ADC_IsEnabled>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10b      	bne.n	8001d14 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001cfc:	485f      	ldr	r0, [pc, #380]	@ (8001e7c <HAL_ADC_Init+0x280>)
 8001cfe:	f7ff ff1d 	bl	8001b3c <LL_ADC_IsEnabled>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d105      	bne.n	8001d14 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	485c      	ldr	r0, [pc, #368]	@ (8001e80 <HAL_ADC_Init+0x284>)
 8001d10:	f7ff fd60 	bl	80017d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	7e5b      	ldrb	r3, [r3, #25]
 8001d18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001d24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001d2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d34:	4313      	orrs	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d106      	bne.n	8001d50 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d46:	3b01      	subs	r3, #1
 8001d48:	045b      	lsls	r3, r3, #17
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d009      	beq.n	8001d6c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68da      	ldr	r2, [r3, #12]
 8001d72:	4b44      	ldr	r3, [pc, #272]	@ (8001e84 <HAL_ADC_Init+0x288>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	69b9      	ldr	r1, [r7, #24]
 8001d7c:	430b      	orrs	r3, r1
 8001d7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ff26 	bl	8001bd6 <LL_ADC_INJ_IsConversionOngoing>
 8001d8a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d140      	bne.n	8001e14 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d13d      	bne.n	8001e14 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	7e1b      	ldrb	r3, [r3, #24]
 8001da0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001da2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001daa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dba:	f023 0306 	bic.w	r3, r3, #6
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	69b9      	ldr	r1, [r7, #24]
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d118      	bne.n	8001e04 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ddc:	f023 0304 	bic.w	r3, r3, #4
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001de8:	4311      	orrs	r1, r2
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001dee:	4311      	orrs	r1, r2
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001df4:	430a      	orrs	r2, r1
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f042 0201 	orr.w	r2, r2, #1
 8001e00:	611a      	str	r2, [r3, #16]
 8001e02:	e007      	b.n	8001e14 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	691a      	ldr	r2, [r3, #16]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0201 	bic.w	r2, r2, #1
 8001e12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d10c      	bne.n	8001e36 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f023 010f 	bic.w	r1, r3, #15
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	1e5a      	subs	r2, r3, #1
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e34:	e007      	b.n	8001e46 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 020f 	bic.w	r2, r2, #15
 8001e44:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4a:	f023 0303 	bic.w	r3, r3, #3
 8001e4e:	f043 0201 	orr.w	r2, r3, #1
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e56:	e007      	b.n	8001e68 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5c:	f043 0210 	orr.w	r2, r3, #16
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e68:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3720      	adds	r7, #32
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20000000 	.word	0x20000000
 8001e78:	053e2d63 	.word	0x053e2d63
 8001e7c:	50040000 	.word	0x50040000
 8001e80:	50040300 	.word	0x50040300
 8001e84:	fff0c007 	.word	0xfff0c007

08001e88 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fe89 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d167      	bne.n	8001f74 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_ADC_Start_DMA+0x2a>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e063      	b.n	8001f7a <HAL_ADC_Start_DMA+0xf2>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001eba:	68f8      	ldr	r0, [r7, #12]
 8001ebc:	f000 fe2c 	bl	8002b18 <ADC_Enable>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d14f      	bne.n	8001f6a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ece:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ed2:	f023 0301 	bic.w	r3, r3, #1
 8001ed6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d006      	beq.n	8001ef8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eee:	f023 0206 	bic.w	r2, r3, #6
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ef6:	e002      	b.n	8001efe <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2200      	movs	r2, #0
 8001efc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f02:	4a20      	ldr	r2, [pc, #128]	@ (8001f84 <HAL_ADC_Start_DMA+0xfc>)
 8001f04:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001f88 <HAL_ADC_Start_DMA+0x100>)
 8001f0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f12:	4a1e      	ldr	r2, [pc, #120]	@ (8001f8c <HAL_ADC_Start_DMA+0x104>)
 8001f14:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	221c      	movs	r2, #28
 8001f1c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f042 0210 	orr.w	r2, r2, #16
 8001f34:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f042 0201 	orr.w	r2, r2, #1
 8001f44:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	3340      	adds	r3, #64	@ 0x40
 8001f50:	4619      	mov	r1, r3
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f001 f9d1 	bl	80032fc <HAL_DMA_Start_IT>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fe10 	bl	8001b88 <LL_ADC_REG_StartConversion>
 8001f68:	e006      	b.n	8001f78 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001f72:	e001      	b.n	8001f78 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f74:	2302      	movs	r3, #2
 8001f76:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	08002ce3 	.word	0x08002ce3
 8001f88:	08002dbb 	.word	0x08002dbb
 8001f8c:	08002dd7 	.word	0x08002dd7

08001f90 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d017      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0x56>
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d012      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc4:	f003 0310 	and.w	r3, r3, #16
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d105      	bne.n	8001fd8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f000 ffcb 	bl	8002f74 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d004      	beq.n	8001ffa <HAL_ADC_IRQHandler+0x6a>
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d109      	bne.n	800200e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002000:	2b00      	cmp	r3, #0
 8002002:	d05e      	beq.n	80020c2 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	2b00      	cmp	r3, #0
 800200c:	d059      	beq.n	80020c2 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	2b00      	cmp	r3, #0
 8002018:	d105      	bne.n	8002026 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff fc6e 	bl	800190c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d03e      	beq.n	80020b4 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d135      	bne.n	80020b4 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0308 	and.w	r3, r3, #8
 8002052:	2b08      	cmp	r3, #8
 8002054:	d12e      	bne.n	80020b4 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fda8 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d11a      	bne.n	800209c <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 020c 	bic.w	r2, r2, #12
 8002074:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002086:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d112      	bne.n	80020b4 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002092:	f043 0201 	orr.w	r2, r3, #1
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	659a      	str	r2, [r3, #88]	@ 0x58
 800209a:	e00b      	b.n	80020b4 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a0:	f043 0210 	orr.w	r2, r3, #16
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ac:	f043 0201 	orr.w	r2, r3, #1
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7fe fdd3 	bl	8000c60 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	220c      	movs	r2, #12
 80020c0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	f003 0320 	and.w	r3, r3, #32
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d004      	beq.n	80020d6 <HAL_ADC_IRQHandler+0x146>
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f003 0320 	and.w	r3, r3, #32
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d109      	bne.n	80020ea <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d072      	beq.n	80021c6 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d06d      	beq.n	80021c6 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d105      	bne.n	8002102 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fa:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fc3f 	bl	800198a <LL_ADC_INJ_IsTriggerSourceSWStart>
 800210c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff fbfa 	bl	800190c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002118:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d047      	beq.n	80021b8 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d007      	beq.n	8002142 <HAL_ADC_IRQHandler+0x1b2>
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d03f      	beq.n	80021b8 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800213e:	2b00      	cmp	r3, #0
 8002140:	d13a      	bne.n	80021b8 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800214c:	2b40      	cmp	r3, #64	@ 0x40
 800214e:	d133      	bne.n	80021b8 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d12e      	bne.n	80021b8 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff fd39 	bl	8001bd6 <LL_ADC_INJ_IsConversionOngoing>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d11a      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002178:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218e:	2b00      	cmp	r3, #0
 8002190:	d112      	bne.n	80021b8 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002196:	f043 0201 	orr.w	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	659a      	str	r2, [r3, #88]	@ 0x58
 800219e:	e00b      	b.n	80021b8 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a4:	f043 0210 	orr.w	r2, r3, #16
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b0:	f043 0201 	orr.w	r2, r3, #1
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 feb3 	bl	8002f24 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2260      	movs	r2, #96	@ 0x60
 80021c4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d011      	beq.n	80021f4 <HAL_ADC_IRQHandler+0x264>
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00c      	beq.n	80021f4 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f886 	bl	80022f8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2280      	movs	r2, #128	@ 0x80
 80021f2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d012      	beq.n	8002224 <HAL_ADC_IRQHandler+0x294>
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00d      	beq.n	8002224 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 fe99 	bl	8002f4c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002222:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800222a:	2b00      	cmp	r3, #0
 800222c:	d012      	beq.n	8002254 <HAL_ADC_IRQHandler+0x2c4>
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00d      	beq.n	8002254 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 fe8b 	bl	8002f60 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002252:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	f003 0310 	and.w	r3, r3, #16
 800225a:	2b00      	cmp	r3, #0
 800225c:	d02a      	beq.n	80022b4 <HAL_ADC_IRQHandler+0x324>
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	f003 0310 	and.w	r3, r3, #16
 8002264:	2b00      	cmp	r3, #0
 8002266:	d025      	beq.n	80022b4 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800226c:	2b00      	cmp	r3, #0
 800226e:	d102      	bne.n	8002276 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002270:	2301      	movs	r3, #1
 8002272:	61fb      	str	r3, [r7, #28]
 8002274:	e008      	b.n	8002288 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002284:	2301      	movs	r3, #1
 8002286:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10e      	bne.n	80022ac <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002292:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229e:	f043 0202 	orr.w	r2, r3, #2
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f830 	bl	800230c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2210      	movs	r2, #16
 80022b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d018      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x360>
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d013      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022cc:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d8:	f043 0208 	orr.w	r2, r3, #8
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022e8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 fe24 	bl	8002f38 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80022f0:	bf00      	nop
 80022f2:	3720      	adds	r7, #32
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b0b6      	sub	sp, #216	@ 0xd8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002330:	2300      	movs	r3, #0
 8002332:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_ADC_ConfigChannel+0x22>
 800233e:	2302      	movs	r3, #2
 8002340:	e3d5      	b.n	8002aee <HAL_ADC_ConfigChannel+0x7ce>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fc2e 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	f040 83ba 	bne.w	8002ad0 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2b05      	cmp	r3, #5
 800236a:	d824      	bhi.n	80023b6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	3b02      	subs	r3, #2
 8002372:	2b03      	cmp	r3, #3
 8002374:	d81b      	bhi.n	80023ae <HAL_ADC_ConfigChannel+0x8e>
 8002376:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <HAL_ADC_ConfigChannel+0x5c>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	0800238d 	.word	0x0800238d
 8002380:	08002395 	.word	0x08002395
 8002384:	0800239d 	.word	0x0800239d
 8002388:	080023a5 	.word	0x080023a5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800238c:	230c      	movs	r3, #12
 800238e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002392:	e010      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002394:	2312      	movs	r3, #18
 8002396:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800239a:	e00c      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800239c:	2318      	movs	r3, #24
 800239e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023a2:	e008      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80023a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023ac:	e003      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80023ae:	2306      	movs	r3, #6
 80023b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023b4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80023c4:	f7ff fab5 	bl	8001932 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff fbef 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 80023d2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff fbfb 	bl	8001bd6 <LL_ADC_INJ_IsConversionOngoing>
 80023e0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f040 81bf 	bne.w	800276c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 81ba 	bne.w	800276c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002400:	d10f      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6818      	ldr	r0, [r3, #0]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2200      	movs	r2, #0
 800240c:	4619      	mov	r1, r3
 800240e:	f7ff facf 	bl	80019b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff fa63 	bl	80018e6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002420:	e00e      	b.n	8002440 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6818      	ldr	r0, [r3, #0]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	6819      	ldr	r1, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	461a      	mov	r2, r3
 8002430:	f7ff fabe 	bl	80019b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff fa53 	bl	80018e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	695a      	ldr	r2, [r3, #20]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	08db      	lsrs	r3, r3, #3
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	2b04      	cmp	r3, #4
 8002460:	d00a      	beq.n	8002478 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6818      	ldr	r0, [r3, #0]
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	6919      	ldr	r1, [r3, #16]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002472:	f7ff f9e3 	bl	800183c <LL_ADC_SetOffset>
 8002476:	e179      	b.n	800276c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fa00 	bl	8001884 <LL_ADC_GetOffsetChannel>
 8002484:	4603      	mov	r3, r0
 8002486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10a      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x184>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2100      	movs	r1, #0
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff f9f5 	bl	8001884 <LL_ADC_GetOffsetChannel>
 800249a:	4603      	mov	r3, r0
 800249c:	0e9b      	lsrs	r3, r3, #26
 800249e:	f003 021f 	and.w	r2, r3, #31
 80024a2:	e01e      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x1c2>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2100      	movs	r1, #0
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff f9ea 	bl	8001884 <LL_ADC_GetOffsetChannel>
 80024b0:	4603      	mov	r3, r0
 80024b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024ba:	fa93 f3a3 	rbit	r3, r3
 80024be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80024d2:	2320      	movs	r3, #32
 80024d4:	e004      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80024d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024da:	fab3 f383 	clz	r3, r3
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d105      	bne.n	80024fa <HAL_ADC_ConfigChannel+0x1da>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	0e9b      	lsrs	r3, r3, #26
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	e018      	b.n	800252c <HAL_ADC_ConfigChannel+0x20c>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800250e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002512:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002516:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800251e:	2320      	movs	r3, #32
 8002520:	e004      	b.n	800252c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002522:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002526:	fab3 f383 	clz	r3, r3
 800252a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800252c:	429a      	cmp	r2, r3
 800252e:	d106      	bne.n	800253e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2200      	movs	r2, #0
 8002536:	2100      	movs	r1, #0
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff f9b9 	bl	80018b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2101      	movs	r1, #1
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff f99d 	bl	8001884 <LL_ADC_GetOffsetChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10a      	bne.n	800256a <HAL_ADC_ConfigChannel+0x24a>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2101      	movs	r1, #1
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff f992 	bl	8001884 <LL_ADC_GetOffsetChannel>
 8002560:	4603      	mov	r3, r0
 8002562:	0e9b      	lsrs	r3, r3, #26
 8002564:	f003 021f 	and.w	r2, r3, #31
 8002568:	e01e      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x288>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2101      	movs	r1, #1
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff f987 	bl	8001884 <LL_ADC_GetOffsetChannel>
 8002576:	4603      	mov	r3, r0
 8002578:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002580:	fa93 f3a3 	rbit	r3, r3
 8002584:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002588:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800258c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002590:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002598:	2320      	movs	r3, #32
 800259a:	e004      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800259c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025a0:	fab3 f383 	clz	r3, r3
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d105      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x2a0>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	0e9b      	lsrs	r3, r3, #26
 80025ba:	f003 031f 	and.w	r3, r3, #31
 80025be:	e018      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x2d2>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80025cc:	fa93 f3a3 	rbit	r3, r3
 80025d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80025d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80025dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80025e4:	2320      	movs	r3, #32
 80025e6:	e004      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80025e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d106      	bne.n	8002604 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2200      	movs	r2, #0
 80025fc:	2101      	movs	r1, #1
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff f956 	bl	80018b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2102      	movs	r1, #2
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff f93a 	bl	8001884 <LL_ADC_GetOffsetChannel>
 8002610:	4603      	mov	r3, r0
 8002612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10a      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x310>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2102      	movs	r1, #2
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff f92f 	bl	8001884 <LL_ADC_GetOffsetChannel>
 8002626:	4603      	mov	r3, r0
 8002628:	0e9b      	lsrs	r3, r3, #26
 800262a:	f003 021f 	and.w	r2, r3, #31
 800262e:	e01e      	b.n	800266e <HAL_ADC_ConfigChannel+0x34e>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2102      	movs	r1, #2
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff f924 	bl	8001884 <LL_ADC_GetOffsetChannel>
 800263c:	4603      	mov	r3, r0
 800263e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002642:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002646:	fa93 f3a3 	rbit	r3, r3
 800264a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800264e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002652:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002656:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800265e:	2320      	movs	r3, #32
 8002660:	e004      	b.n	800266c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002662:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002666:	fab3 f383 	clz	r3, r3
 800266a:	b2db      	uxtb	r3, r3
 800266c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002676:	2b00      	cmp	r3, #0
 8002678:	d105      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x366>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	0e9b      	lsrs	r3, r3, #26
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	e014      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x390>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800268e:	fa93 f3a3 	rbit	r3, r3
 8002692:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002694:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002696:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800269a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80026a2:	2320      	movs	r3, #32
 80026a4:	e004      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80026a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026aa:	fab3 f383 	clz	r3, r3
 80026ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d106      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2102      	movs	r1, #2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff f8f7 	bl	80018b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2103      	movs	r1, #3
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff f8db 	bl	8001884 <LL_ADC_GetOffsetChannel>
 80026ce:	4603      	mov	r3, r0
 80026d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10a      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x3ce>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2103      	movs	r1, #3
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff f8d0 	bl	8001884 <LL_ADC_GetOffsetChannel>
 80026e4:	4603      	mov	r3, r0
 80026e6:	0e9b      	lsrs	r3, r3, #26
 80026e8:	f003 021f 	and.w	r2, r3, #31
 80026ec:	e017      	b.n	800271e <HAL_ADC_ConfigChannel+0x3fe>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2103      	movs	r1, #3
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff f8c5 	bl	8001884 <LL_ADC_GetOffsetChannel>
 80026fa:	4603      	mov	r3, r0
 80026fc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002700:	fa93 f3a3 	rbit	r3, r3
 8002704:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002708:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800270a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002710:	2320      	movs	r3, #32
 8002712:	e003      	b.n	800271c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002714:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002716:	fab3 f383 	clz	r3, r3
 800271a:	b2db      	uxtb	r3, r3
 800271c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002726:	2b00      	cmp	r3, #0
 8002728:	d105      	bne.n	8002736 <HAL_ADC_ConfigChannel+0x416>
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0e9b      	lsrs	r3, r3, #26
 8002730:	f003 031f 	and.w	r3, r3, #31
 8002734:	e011      	b.n	800275a <HAL_ADC_ConfigChannel+0x43a>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800273e:	fa93 f3a3 	rbit	r3, r3
 8002742:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002744:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002746:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002748:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800274e:	2320      	movs	r3, #32
 8002750:	e003      	b.n	800275a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002752:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002754:	fab3 f383 	clz	r3, r3
 8002758:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800275a:	429a      	cmp	r2, r3
 800275c:	d106      	bne.n	800276c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2200      	movs	r2, #0
 8002764:	2103      	movs	r1, #3
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff f8a2 	bl	80018b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff f9e3 	bl	8001b3c <LL_ADC_IsEnabled>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	f040 813f 	bne.w	80029fc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	6819      	ldr	r1, [r3, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	461a      	mov	r2, r3
 800278c:	f7ff f93c 	bl	8001a08 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	4a8e      	ldr	r2, [pc, #568]	@ (80029d0 <HAL_ADC_ConfigChannel+0x6b0>)
 8002796:	4293      	cmp	r3, r2
 8002798:	f040 8130 	bne.w	80029fc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d10b      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x4a4>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	0e9b      	lsrs	r3, r3, #26
 80027b2:	3301      	adds	r3, #1
 80027b4:	f003 031f 	and.w	r3, r3, #31
 80027b8:	2b09      	cmp	r3, #9
 80027ba:	bf94      	ite	ls
 80027bc:	2301      	movls	r3, #1
 80027be:	2300      	movhi	r3, #0
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	e019      	b.n	80027f8 <HAL_ADC_ConfigChannel+0x4d8>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027cc:	fa93 f3a3 	rbit	r3, r3
 80027d0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80027d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80027d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80027dc:	2320      	movs	r3, #32
 80027de:	e003      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80027e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	3301      	adds	r3, #1
 80027ea:	f003 031f 	and.w	r3, r3, #31
 80027ee:	2b09      	cmp	r3, #9
 80027f0:	bf94      	ite	ls
 80027f2:	2301      	movls	r3, #1
 80027f4:	2300      	movhi	r3, #0
 80027f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d079      	beq.n	80028f0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002804:	2b00      	cmp	r3, #0
 8002806:	d107      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x4f8>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0e9b      	lsrs	r3, r3, #26
 800280e:	3301      	adds	r3, #1
 8002810:	069b      	lsls	r3, r3, #26
 8002812:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002816:	e015      	b.n	8002844 <HAL_ADC_ConfigChannel+0x524>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002820:	fa93 f3a3 	rbit	r3, r3
 8002824:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002828:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800282a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002830:	2320      	movs	r3, #32
 8002832:	e003      	b.n	800283c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002834:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002836:	fab3 f383 	clz	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	3301      	adds	r3, #1
 800283e:	069b      	lsls	r3, r3, #26
 8002840:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800284c:	2b00      	cmp	r3, #0
 800284e:	d109      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x544>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	0e9b      	lsrs	r3, r3, #26
 8002856:	3301      	adds	r3, #1
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	2101      	movs	r1, #1
 800285e:	fa01 f303 	lsl.w	r3, r1, r3
 8002862:	e017      	b.n	8002894 <HAL_ADC_ConfigChannel+0x574>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800286c:	fa93 f3a3 	rbit	r3, r3
 8002870:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002874:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800287c:	2320      	movs	r3, #32
 800287e:	e003      	b.n	8002888 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002880:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002882:	fab3 f383 	clz	r3, r3
 8002886:	b2db      	uxtb	r3, r3
 8002888:	3301      	adds	r3, #1
 800288a:	f003 031f 	and.w	r3, r3, #31
 800288e:	2101      	movs	r1, #1
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	ea42 0103 	orr.w	r1, r2, r3
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10a      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x59a>
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	0e9b      	lsrs	r3, r3, #26
 80028aa:	3301      	adds	r3, #1
 80028ac:	f003 021f 	and.w	r2, r3, #31
 80028b0:	4613      	mov	r3, r2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	4413      	add	r3, r2
 80028b6:	051b      	lsls	r3, r3, #20
 80028b8:	e018      	b.n	80028ec <HAL_ADC_ConfigChannel+0x5cc>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028c2:	fa93 f3a3 	rbit	r3, r3
 80028c6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80028c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80028cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80028d2:	2320      	movs	r3, #32
 80028d4:	e003      	b.n	80028de <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80028d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d8:	fab3 f383 	clz	r3, r3
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	3301      	adds	r3, #1
 80028e0:	f003 021f 	and.w	r2, r3, #31
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028ec:	430b      	orrs	r3, r1
 80028ee:	e080      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d107      	bne.n	800290c <HAL_ADC_ConfigChannel+0x5ec>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	0e9b      	lsrs	r3, r3, #26
 8002902:	3301      	adds	r3, #1
 8002904:	069b      	lsls	r3, r3, #26
 8002906:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800290a:	e015      	b.n	8002938 <HAL_ADC_ConfigChannel+0x618>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002914:	fa93 f3a3 	rbit	r3, r3
 8002918:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800291e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002924:	2320      	movs	r3, #32
 8002926:	e003      	b.n	8002930 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292a:	fab3 f383 	clz	r3, r3
 800292e:	b2db      	uxtb	r3, r3
 8002930:	3301      	adds	r3, #1
 8002932:	069b      	lsls	r3, r3, #26
 8002934:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002940:	2b00      	cmp	r3, #0
 8002942:	d109      	bne.n	8002958 <HAL_ADC_ConfigChannel+0x638>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	0e9b      	lsrs	r3, r3, #26
 800294a:	3301      	adds	r3, #1
 800294c:	f003 031f 	and.w	r3, r3, #31
 8002950:	2101      	movs	r1, #1
 8002952:	fa01 f303 	lsl.w	r3, r1, r3
 8002956:	e017      	b.n	8002988 <HAL_ADC_ConfigChannel+0x668>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	fa93 f3a3 	rbit	r3, r3
 8002964:	61bb      	str	r3, [r7, #24]
  return result;
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800296a:	6a3b      	ldr	r3, [r7, #32]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002970:	2320      	movs	r3, #32
 8002972:	e003      	b.n	800297c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002974:	6a3b      	ldr	r3, [r7, #32]
 8002976:	fab3 f383 	clz	r3, r3
 800297a:	b2db      	uxtb	r3, r3
 800297c:	3301      	adds	r3, #1
 800297e:	f003 031f 	and.w	r3, r3, #31
 8002982:	2101      	movs	r1, #1
 8002984:	fa01 f303 	lsl.w	r3, r1, r3
 8002988:	ea42 0103 	orr.w	r1, r2, r3
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10d      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x694>
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	0e9b      	lsrs	r3, r3, #26
 800299e:	3301      	adds	r3, #1
 80029a0:	f003 021f 	and.w	r2, r3, #31
 80029a4:	4613      	mov	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	4413      	add	r3, r2
 80029aa:	3b1e      	subs	r3, #30
 80029ac:	051b      	lsls	r3, r3, #20
 80029ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	e01d      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x6d0>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	60fb      	str	r3, [r7, #12]
  return result;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d103      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80029cc:	2320      	movs	r3, #32
 80029ce:	e005      	b.n	80029dc <HAL_ADC_ConfigChannel+0x6bc>
 80029d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	fab3 f383 	clz	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	3301      	adds	r3, #1
 80029de:	f003 021f 	and.w	r2, r3, #31
 80029e2:	4613      	mov	r3, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4413      	add	r3, r2
 80029e8:	3b1e      	subs	r3, #30
 80029ea:	051b      	lsls	r3, r3, #20
 80029ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f6:	4619      	mov	r1, r3
 80029f8:	f7fe ffda 	bl	80019b0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b3d      	ldr	r3, [pc, #244]	@ (8002af8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002a02:	4013      	ands	r3, r2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d06c      	beq.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a08:	483c      	ldr	r0, [pc, #240]	@ (8002afc <HAL_ADC_ConfigChannel+0x7dc>)
 8002a0a:	f7fe ff09 	bl	8001820 <LL_ADC_GetCommonPathInternalCh>
 8002a0e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a3a      	ldr	r2, [pc, #232]	@ (8002b00 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d127      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d121      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a35      	ldr	r2, [pc, #212]	@ (8002b04 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d157      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	482f      	ldr	r0, [pc, #188]	@ (8002afc <HAL_ADC_ConfigChannel+0x7dc>)
 8002a3e:	f7fe fedc 	bl	80017fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a42:	4b31      	ldr	r3, [pc, #196]	@ (8002b08 <HAL_ADC_ConfigChannel+0x7e8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	099b      	lsrs	r3, r3, #6
 8002a48:	4a30      	ldr	r2, [pc, #192]	@ (8002b0c <HAL_ADC_ConfigChannel+0x7ec>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	099b      	lsrs	r3, r3, #6
 8002a50:	1c5a      	adds	r2, r3, #1
 8002a52:	4613      	mov	r3, r2
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	4413      	add	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a5c:	e002      	b.n	8002a64 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	3b01      	subs	r3, #1
 8002a62:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f9      	bne.n	8002a5e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a6a:	e03a      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a27      	ldr	r2, [pc, #156]	@ (8002b10 <HAL_ADC_ConfigChannel+0x7f0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d113      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10d      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a1f      	ldr	r2, [pc, #124]	@ (8002b04 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d12a      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a94:	4619      	mov	r1, r3
 8002a96:	4819      	ldr	r0, [pc, #100]	@ (8002afc <HAL_ADC_ConfigChannel+0x7dc>)
 8002a98:	f7fe feaf 	bl	80017fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a9c:	e021      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a1c      	ldr	r2, [pc, #112]	@ (8002b14 <HAL_ADC_ConfigChannel+0x7f4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d11c      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002aa8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d116      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a12      	ldr	r2, [pc, #72]	@ (8002b04 <HAL_ADC_ConfigChannel+0x7e4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d111      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002abe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ac2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	480c      	ldr	r0, [pc, #48]	@ (8002afc <HAL_ADC_ConfigChannel+0x7dc>)
 8002aca:	f7fe fe96 	bl	80017fa <LL_ADC_SetCommonPathInternalCh>
 8002ace:	e008      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad4:	f043 0220 	orr.w	r2, r3, #32
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002aea:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	37d8      	adds	r7, #216	@ 0xd8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	80080000 	.word	0x80080000
 8002afc:	50040300 	.word	0x50040300
 8002b00:	c7520000 	.word	0xc7520000
 8002b04:	50040000 	.word	0x50040000
 8002b08:	20000000 	.word	0x20000000
 8002b0c:	053e2d63 	.word	0x053e2d63
 8002b10:	cb840000 	.word	0xcb840000
 8002b14:	80000001 	.word	0x80000001

08002b18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff f807 	bl	8001b3c <LL_ADC_IsEnabled>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d169      	bne.n	8002c08 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	4b36      	ldr	r3, [pc, #216]	@ (8002c14 <ADC_Enable+0xfc>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00d      	beq.n	8002b5e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b46:	f043 0210 	orr.w	r2, r3, #16
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b52:	f043 0201 	orr.w	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e055      	b.n	8002c0a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7fe ffc2 	bl	8001aec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b68:	482b      	ldr	r0, [pc, #172]	@ (8002c18 <ADC_Enable+0x100>)
 8002b6a:	f7fe fe59 	bl	8001820 <LL_ADC_GetCommonPathInternalCh>
 8002b6e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002b70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d013      	beq.n	8002ba0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b78:	4b28      	ldr	r3, [pc, #160]	@ (8002c1c <ADC_Enable+0x104>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	099b      	lsrs	r3, r3, #6
 8002b7e:	4a28      	ldr	r2, [pc, #160]	@ (8002c20 <ADC_Enable+0x108>)
 8002b80:	fba2 2303 	umull	r2, r3, r2, r3
 8002b84:	099b      	lsrs	r3, r3, #6
 8002b86:	1c5a      	adds	r2, r3, #1
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b92:	e002      	b.n	8002b9a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f9      	bne.n	8002b94 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ba0:	f7fe fde8 	bl	8001774 <HAL_GetTick>
 8002ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ba6:	e028      	b.n	8002bfa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe ffc5 	bl	8001b3c <LL_ADC_IsEnabled>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe ff95 	bl	8001aec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bc2:	f7fe fdd7 	bl	8001774 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d914      	bls.n	8002bfa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d00d      	beq.n	8002bfa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be2:	f043 0210 	orr.w	r2, r3, #16
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bee:	f043 0201 	orr.w	r2, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e007      	b.n	8002c0a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d1cf      	bne.n	8002ba8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	8000003f 	.word	0x8000003f
 8002c18:	50040300 	.word	0x50040300
 8002c1c:	20000000 	.word	0x20000000
 8002c20:	053e2d63 	.word	0x053e2d63

08002c24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fe ff96 	bl	8001b62 <LL_ADC_IsDisableOngoing>
 8002c36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7fe ff7d 	bl	8001b3c <LL_ADC_IsEnabled>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d047      	beq.n	8002cd8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d144      	bne.n	8002cd8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 030d 	and.w	r3, r3, #13
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d10c      	bne.n	8002c76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fe ff57 	bl	8001b14 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c6e:	f7fe fd81 	bl	8001774 <HAL_GetTick>
 8002c72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c74:	e029      	b.n	8002cca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7a:	f043 0210 	orr.w	r2, r3, #16
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c86:	f043 0201 	orr.w	r2, r3, #1
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e023      	b.n	8002cda <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c92:	f7fe fd6f 	bl	8001774 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d914      	bls.n	8002cca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00d      	beq.n	8002cca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb2:	f043 0210 	orr.w	r2, r3, #16
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbe:	f043 0201 	orr.w	r2, r3, #1
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e007      	b.n	8002cda <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1dc      	bne.n	8002c92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b084      	sub	sp, #16
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cee:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d14b      	bne.n	8002d94 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d021      	beq.n	8002d5a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe fdf6 	bl	800190c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d032      	beq.n	8002d8c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d12b      	bne.n	8002d8c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d11f      	bne.n	8002d8c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d50:	f043 0201 	orr.w	r2, r3, #1
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d58:	e018      	b.n	8002d8c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d111      	bne.n	8002d8c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d105      	bne.n	8002d8c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d84:	f043 0201 	orr.w	r2, r3, #1
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f7fd ff67 	bl	8000c60 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002d92:	e00e      	b.n	8002db2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d98:	f003 0310 	and.w	r3, r3, #16
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f7ff fab3 	bl	800230c <HAL_ADC_ErrorCallback>
}
 8002da6:	e004      	b.n	8002db2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	4798      	blx	r3
}
 8002db2:	bf00      	nop
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b084      	sub	sp, #16
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f7fd ff8f 	bl	8000cec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002dce:	bf00      	nop
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b084      	sub	sp, #16
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df4:	f043 0204 	orr.w	r2, r3, #4
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f7ff fa85 	bl	800230c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e02:	bf00      	nop
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <LL_ADC_StartCalibration>:
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002e1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <LL_ADC_IsCalibrationOnGoing>:
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e50:	d101      	bne.n	8002e56 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_ADCEx_Calibration_Start+0x1c>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e04d      	b.n	8002f1c <HAL_ADCEx_Calibration_Start+0xb8>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff fecb 	bl	8002c24 <ADC_Disable>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d136      	bne.n	8002f06 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ea0:	f023 0302 	bic.w	r3, r3, #2
 8002ea4:	f043 0202 	orr.w	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6839      	ldr	r1, [r7, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ffa9 	bl	8002e0a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002eb8:	e014      	b.n	8002ee4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002ec6:	d30d      	bcc.n	8002ee4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ecc:	f023 0312 	bic.w	r3, r3, #18
 8002ed0:	f043 0210 	orr.w	r2, r3, #16
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e01b      	b.n	8002f1c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ffa7 	bl	8002e3c <LL_ADC_IsCalibrationOnGoing>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1e2      	bne.n	8002eba <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef8:	f023 0303 	bic.w	r3, r3, #3
 8002efc:	f043 0201 	orr.w	r2, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f04:	e005      	b.n	8002f12 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0a:	f043 0210 	orr.w	r2, r3, #16
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f98:	4b0c      	ldr	r3, [pc, #48]	@ (8002fcc <__NVIC_SetPriorityGrouping+0x44>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fba:	4a04      	ldr	r2, [pc, #16]	@ (8002fcc <__NVIC_SetPriorityGrouping+0x44>)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	60d3      	str	r3, [r2, #12]
}
 8002fc0:	bf00      	nop
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000ed00 	.word	0xe000ed00

08002fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fd4:	4b04      	ldr	r3, [pc, #16]	@ (8002fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	f003 0307 	and.w	r3, r3, #7
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	e000ed00 	.word	0xe000ed00

08002fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	db0b      	blt.n	8003016 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	f003 021f 	and.w	r2, r3, #31
 8003004:	4907      	ldr	r1, [pc, #28]	@ (8003024 <__NVIC_EnableIRQ+0x38>)
 8003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	2001      	movs	r0, #1
 800300e:	fa00 f202 	lsl.w	r2, r0, r2
 8003012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	e000e100 	.word	0xe000e100

08003028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	6039      	str	r1, [r7, #0]
 8003032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003038:	2b00      	cmp	r3, #0
 800303a:	db0a      	blt.n	8003052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	b2da      	uxtb	r2, r3
 8003040:	490c      	ldr	r1, [pc, #48]	@ (8003074 <__NVIC_SetPriority+0x4c>)
 8003042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003046:	0112      	lsls	r2, r2, #4
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	440b      	add	r3, r1
 800304c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003050:	e00a      	b.n	8003068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	b2da      	uxtb	r2, r3
 8003056:	4908      	ldr	r1, [pc, #32]	@ (8003078 <__NVIC_SetPriority+0x50>)
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	3b04      	subs	r3, #4
 8003060:	0112      	lsls	r2, r2, #4
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	440b      	add	r3, r1
 8003066:	761a      	strb	r2, [r3, #24]
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	e000e100 	.word	0xe000e100
 8003078:	e000ed00 	.word	0xe000ed00

0800307c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800307c:	b480      	push	{r7}
 800307e:	b089      	sub	sp, #36	@ 0x24
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f1c3 0307 	rsb	r3, r3, #7
 8003096:	2b04      	cmp	r3, #4
 8003098:	bf28      	it	cs
 800309a:	2304      	movcs	r3, #4
 800309c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3304      	adds	r3, #4
 80030a2:	2b06      	cmp	r3, #6
 80030a4:	d902      	bls.n	80030ac <NVIC_EncodePriority+0x30>
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	3b03      	subs	r3, #3
 80030aa:	e000      	b.n	80030ae <NVIC_EncodePriority+0x32>
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b0:	f04f 32ff 	mov.w	r2, #4294967295
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ba:	43da      	mvns	r2, r3
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	401a      	ands	r2, r3
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030c4:	f04f 31ff 	mov.w	r1, #4294967295
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	fa01 f303 	lsl.w	r3, r1, r3
 80030ce:	43d9      	mvns	r1, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d4:	4313      	orrs	r3, r2
         );
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3724      	adds	r7, #36	@ 0x24
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
	...

080030e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030f4:	d301      	bcc.n	80030fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030f6:	2301      	movs	r3, #1
 80030f8:	e00f      	b.n	800311a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003124 <SysTick_Config+0x40>)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3b01      	subs	r3, #1
 8003100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003102:	210f      	movs	r1, #15
 8003104:	f04f 30ff 	mov.w	r0, #4294967295
 8003108:	f7ff ff8e 	bl	8003028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <SysTick_Config+0x40>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003112:	4b04      	ldr	r3, [pc, #16]	@ (8003124 <SysTick_Config+0x40>)
 8003114:	2207      	movs	r2, #7
 8003116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	e000e010 	.word	0xe000e010

08003128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7ff ff29 	bl	8002f88 <__NVIC_SetPriorityGrouping>
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b086      	sub	sp, #24
 8003142:	af00      	add	r7, sp, #0
 8003144:	4603      	mov	r3, r0
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003150:	f7ff ff3e 	bl	8002fd0 <__NVIC_GetPriorityGrouping>
 8003154:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	6978      	ldr	r0, [r7, #20]
 800315c:	f7ff ff8e 	bl	800307c <NVIC_EncodePriority>
 8003160:	4602      	mov	r2, r0
 8003162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003166:	4611      	mov	r1, r2
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff5d 	bl	8003028 <__NVIC_SetPriority>
}
 800316e:	bf00      	nop
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b082      	sub	sp, #8
 800317a:	af00      	add	r7, sp, #0
 800317c:	4603      	mov	r3, r0
 800317e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ff31 	bl	8002fec <__NVIC_EnableIRQ>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff ffa2 	bl	80030e4 <SysTick_Config>
 80031a0:	4603      	mov	r3, r0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e08d      	b.n	80032da <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	461a      	mov	r2, r3
 80031c4:	4b47      	ldr	r3, [pc, #284]	@ (80032e4 <HAL_DMA_Init+0x138>)
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d80f      	bhi.n	80031ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	461a      	mov	r2, r3
 80031d0:	4b45      	ldr	r3, [pc, #276]	@ (80032e8 <HAL_DMA_Init+0x13c>)
 80031d2:	4413      	add	r3, r2
 80031d4:	4a45      	ldr	r2, [pc, #276]	@ (80032ec <HAL_DMA_Init+0x140>)
 80031d6:	fba2 2303 	umull	r2, r3, r2, r3
 80031da:	091b      	lsrs	r3, r3, #4
 80031dc:	009a      	lsls	r2, r3, #2
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a42      	ldr	r2, [pc, #264]	@ (80032f0 <HAL_DMA_Init+0x144>)
 80031e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80031e8:	e00e      	b.n	8003208 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	4b40      	ldr	r3, [pc, #256]	@ (80032f4 <HAL_DMA_Init+0x148>)
 80031f2:	4413      	add	r3, r2
 80031f4:	4a3d      	ldr	r2, [pc, #244]	@ (80032ec <HAL_DMA_Init+0x140>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	091b      	lsrs	r3, r3, #4
 80031fc:	009a      	lsls	r2, r3, #2
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a3c      	ldr	r2, [pc, #240]	@ (80032f8 <HAL_DMA_Init+0x14c>)
 8003206:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800321e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003222:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800322c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003238:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003244:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	4313      	orrs	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 faba 	bl	80037d4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003268:	d102      	bne.n	8003270 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003278:	b2d2      	uxtb	r2, r2
 800327a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003284:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d010      	beq.n	80032b0 <HAL_DMA_Init+0x104>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b04      	cmp	r3, #4
 8003294:	d80c      	bhi.n	80032b0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fada 	bl	8003850 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032ac:	605a      	str	r2, [r3, #4]
 80032ae:	e008      	b.n	80032c2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	40020407 	.word	0x40020407
 80032e8:	bffdfff8 	.word	0xbffdfff8
 80032ec:	cccccccd 	.word	0xcccccccd
 80032f0:	40020000 	.word	0x40020000
 80032f4:	bffdfbf8 	.word	0xbffdfbf8
 80032f8:	40020400 	.word	0x40020400

080032fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003314:	2b01      	cmp	r3, #1
 8003316:	d101      	bne.n	800331c <HAL_DMA_Start_IT+0x20>
 8003318:	2302      	movs	r3, #2
 800331a:	e066      	b.n	80033ea <HAL_DMA_Start_IT+0xee>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d155      	bne.n	80033dc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0201 	bic.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	68b9      	ldr	r1, [r7, #8]
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f000 f9ff 	bl	8003758 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	2b00      	cmp	r3, #0
 8003360:	d008      	beq.n	8003374 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 020e 	orr.w	r2, r2, #14
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	e00f      	b.n	8003394 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0204 	bic.w	r2, r2, #4
 8003382:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 020a 	orr.w	r2, r2, #10
 8003392:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d007      	beq.n	80033b2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033b0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d007      	beq.n	80033ca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033c8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f042 0201 	orr.w	r2, r2, #1
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	e005      	b.n	80033e8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
 80033e6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033fa:	2300      	movs	r3, #0
 80033fc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d008      	beq.n	800341c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2204      	movs	r2, #4
 800340e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e040      	b.n	800349e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 020e 	bic.w	r2, r2, #14
 800342a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003436:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800343a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 0201 	bic.w	r2, r2, #1
 800344a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003450:	f003 021c 	and.w	r2, r3, #28
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003458:	2101      	movs	r1, #1
 800345a:	fa01 f202 	lsl.w	r2, r1, r2
 800345e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003468:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00c      	beq.n	800348c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003480:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800348a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b084      	sub	sp, #16
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b2:	2300      	movs	r3, #0
 80034b4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d005      	beq.n	80034ce <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2204      	movs	r2, #4
 80034c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	73fb      	strb	r3, [r7, #15]
 80034cc:	e047      	b.n	800355e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 020e 	bic.w	r2, r2, #14
 80034dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0201 	bic.w	r2, r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003502:	f003 021c 	and.w	r2, r3, #28
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	2101      	movs	r1, #1
 800350c:	fa01 f202 	lsl.w	r2, r1, r2
 8003510:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800351a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00c      	beq.n	800353e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003532:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800353c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	4798      	blx	r3
    }
  }
  return status;
 800355e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003584:	f003 031c 	and.w	r3, r3, #28
 8003588:	2204      	movs	r2, #4
 800358a:	409a      	lsls	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4013      	ands	r3, r2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d026      	beq.n	80035e2 <HAL_DMA_IRQHandler+0x7a>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	d021      	beq.n	80035e2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0320 	and.w	r3, r3, #32
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d107      	bne.n	80035bc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 0204 	bic.w	r2, r2, #4
 80035ba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c0:	f003 021c 	and.w	r2, r3, #28
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c8:	2104      	movs	r1, #4
 80035ca:	fa01 f202 	lsl.w	r2, r1, r2
 80035ce:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d071      	beq.n	80036bc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035e0:	e06c      	b.n	80036bc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e6:	f003 031c 	and.w	r3, r3, #28
 80035ea:	2202      	movs	r2, #2
 80035ec:	409a      	lsls	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4013      	ands	r3, r2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d02e      	beq.n	8003654 <HAL_DMA_IRQHandler+0xec>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d029      	beq.n	8003654 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0320 	and.w	r3, r3, #32
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10b      	bne.n	8003626 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 020a 	bic.w	r2, r2, #10
 800361c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362a:	f003 021c 	and.w	r2, r3, #28
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	2102      	movs	r1, #2
 8003634:	fa01 f202 	lsl.w	r2, r1, r2
 8003638:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003646:	2b00      	cmp	r3, #0
 8003648:	d038      	beq.n	80036bc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003652:	e033      	b.n	80036bc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003658:	f003 031c 	and.w	r3, r3, #28
 800365c:	2208      	movs	r2, #8
 800365e:	409a      	lsls	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4013      	ands	r3, r2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d02a      	beq.n	80036be <HAL_DMA_IRQHandler+0x156>
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b00      	cmp	r3, #0
 8003670:	d025      	beq.n	80036be <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 020e 	bic.w	r2, r2, #14
 8003680:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003686:	f003 021c 	and.w	r2, r3, #28
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	2101      	movs	r1, #1
 8003690:	fa01 f202 	lsl.w	r2, r1, r2
 8003694:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d004      	beq.n	80036be <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
}
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	460b      	mov	r3, r1
 80036d2:	607a      	str	r2, [r7, #4]
 80036d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80036d6:	2300      	movs	r3, #0
 80036d8:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d101      	bne.n	80036e8 <HAL_DMA_RegisterCallback+0x20>
 80036e4:	2302      	movs	r3, #2
 80036e6:	e031      	b.n	800374c <HAL_DMA_RegisterCallback+0x84>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d120      	bne.n	800373e <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 80036fc:	7afb      	ldrb	r3, [r7, #11]
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d81a      	bhi.n	8003738 <HAL_DMA_RegisterCallback+0x70>
 8003702:	a201      	add	r2, pc, #4	@ (adr r2, 8003708 <HAL_DMA_RegisterCallback+0x40>)
 8003704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003708:	08003719 	.word	0x08003719
 800370c:	08003721 	.word	0x08003721
 8003710:	08003729 	.word	0x08003729
 8003714:	08003731 	.word	0x08003731
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 800371e:	e010      	b.n	8003742 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8003726:	e00c      	b.n	8003742 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 800372e:	e008      	b.n	8003742 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8003736:	e004      	b.n	8003742 <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	75fb      	strb	r3, [r7, #23]
        break;
 800373c:	e001      	b.n	8003742 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800374a:	7dfb      	ldrb	r3, [r7, #23]
}
 800374c:	4618      	mov	r0, r3
 800374e:	371c      	adds	r7, #28
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800376e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003774:	2b00      	cmp	r3, #0
 8003776:	d004      	beq.n	8003782 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003780:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003786:	f003 021c 	and.w	r2, r3, #28
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	2101      	movs	r1, #1
 8003790:	fa01 f202 	lsl.w	r2, r1, r2
 8003794:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2b10      	cmp	r3, #16
 80037a4:	d108      	bne.n	80037b8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037b6:	e007      	b.n	80037c8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	60da      	str	r2, [r3, #12]
}
 80037c8:	bf00      	nop
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	461a      	mov	r2, r3
 80037e2:	4b17      	ldr	r3, [pc, #92]	@ (8003840 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d80a      	bhi.n	80037fe <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ec:	089b      	lsrs	r3, r3, #2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80037f4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6493      	str	r3, [r2, #72]	@ 0x48
 80037fc:	e007      	b.n	800380e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	089b      	lsrs	r3, r3, #2
 8003804:	009a      	lsls	r2, r3, #2
 8003806:	4b0f      	ldr	r3, [pc, #60]	@ (8003844 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003808:	4413      	add	r3, r2
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	b2db      	uxtb	r3, r3
 8003814:	3b08      	subs	r3, #8
 8003816:	4a0c      	ldr	r2, [pc, #48]	@ (8003848 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003818:	fba2 2303 	umull	r2, r3, r2, r3
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a0a      	ldr	r2, [pc, #40]	@ (800384c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003824:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f003 031f 	and.w	r3, r3, #31
 800382c:	2201      	movs	r2, #1
 800382e:	409a      	lsls	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003834:	bf00      	nop
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	40020407 	.word	0x40020407
 8003844:	4002081c 	.word	0x4002081c
 8003848:	cccccccd 	.word	0xcccccccd
 800384c:	40020880 	.word	0x40020880

08003850 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003864:	4413      	add	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	461a      	mov	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a08      	ldr	r2, [pc, #32]	@ (8003894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003872:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	3b01      	subs	r3, #1
 8003878:	f003 0303 	and.w	r3, r3, #3
 800387c:	2201      	movs	r2, #1
 800387e:	409a      	lsls	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003884:	bf00      	nop
 8003886:	3714      	adds	r7, #20
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	1000823f 	.word	0x1000823f
 8003894:	40020940 	.word	0x40020940

08003898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003898:	b480      	push	{r7}
 800389a:	b087      	sub	sp, #28
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038a2:	2300      	movs	r3, #0
 80038a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038a6:	e166      	b.n	8003b76 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	2101      	movs	r1, #1
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	fa01 f303 	lsl.w	r3, r1, r3
 80038b4:	4013      	ands	r3, r2
 80038b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 8158 	beq.w	8003b70 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d005      	beq.n	80038d8 <HAL_GPIO_Init+0x40>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d130      	bne.n	800393a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	2203      	movs	r2, #3
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	4013      	ands	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	68da      	ldr	r2, [r3, #12]
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4313      	orrs	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800390e:	2201      	movs	r2, #1
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43db      	mvns	r3, r3
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4013      	ands	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	091b      	lsrs	r3, r3, #4
 8003924:	f003 0201 	and.w	r2, r3, #1
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	2b03      	cmp	r3, #3
 8003944:	d017      	beq.n	8003976 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	2203      	movs	r2, #3
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	43db      	mvns	r3, r3
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	4013      	ands	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	689a      	ldr	r2, [r3, #8]
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	4313      	orrs	r3, r2
 800396e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d123      	bne.n	80039ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	08da      	lsrs	r2, r3, #3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3208      	adds	r2, #8
 800398a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800398e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	220f      	movs	r2, #15
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	43db      	mvns	r3, r3
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	4013      	ands	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	691a      	ldr	r2, [r3, #16]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	08da      	lsrs	r2, r3, #3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	3208      	adds	r2, #8
 80039c4:	6939      	ldr	r1, [r7, #16]
 80039c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	2203      	movs	r2, #3
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	43db      	mvns	r3, r3
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	4013      	ands	r3, r2
 80039e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f003 0203 	and.w	r2, r3, #3
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f000 80b2 	beq.w	8003b70 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a0c:	4b61      	ldr	r3, [pc, #388]	@ (8003b94 <HAL_GPIO_Init+0x2fc>)
 8003a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a10:	4a60      	ldr	r2, [pc, #384]	@ (8003b94 <HAL_GPIO_Init+0x2fc>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a18:	4b5e      	ldr	r3, [pc, #376]	@ (8003b94 <HAL_GPIO_Init+0x2fc>)
 8003a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a24:	4a5c      	ldr	r2, [pc, #368]	@ (8003b98 <HAL_GPIO_Init+0x300>)
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	089b      	lsrs	r3, r3, #2
 8003a2a:	3302      	adds	r3, #2
 8003a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	220f      	movs	r2, #15
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	4013      	ands	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a4e:	d02b      	beq.n	8003aa8 <HAL_GPIO_Init+0x210>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a52      	ldr	r2, [pc, #328]	@ (8003b9c <HAL_GPIO_Init+0x304>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d025      	beq.n	8003aa4 <HAL_GPIO_Init+0x20c>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a51      	ldr	r2, [pc, #324]	@ (8003ba0 <HAL_GPIO_Init+0x308>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d01f      	beq.n	8003aa0 <HAL_GPIO_Init+0x208>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a50      	ldr	r2, [pc, #320]	@ (8003ba4 <HAL_GPIO_Init+0x30c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d019      	beq.n	8003a9c <HAL_GPIO_Init+0x204>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a4f      	ldr	r2, [pc, #316]	@ (8003ba8 <HAL_GPIO_Init+0x310>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d013      	beq.n	8003a98 <HAL_GPIO_Init+0x200>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a4e      	ldr	r2, [pc, #312]	@ (8003bac <HAL_GPIO_Init+0x314>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00d      	beq.n	8003a94 <HAL_GPIO_Init+0x1fc>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a4d      	ldr	r2, [pc, #308]	@ (8003bb0 <HAL_GPIO_Init+0x318>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d007      	beq.n	8003a90 <HAL_GPIO_Init+0x1f8>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a4c      	ldr	r2, [pc, #304]	@ (8003bb4 <HAL_GPIO_Init+0x31c>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d101      	bne.n	8003a8c <HAL_GPIO_Init+0x1f4>
 8003a88:	2307      	movs	r3, #7
 8003a8a:	e00e      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003a8c:	2308      	movs	r3, #8
 8003a8e:	e00c      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003a90:	2306      	movs	r3, #6
 8003a92:	e00a      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003a94:	2305      	movs	r3, #5
 8003a96:	e008      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003a98:	2304      	movs	r3, #4
 8003a9a:	e006      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e004      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e002      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <HAL_GPIO_Init+0x212>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	f002 0203 	and.w	r2, r2, #3
 8003ab0:	0092      	lsls	r2, r2, #2
 8003ab2:	4093      	lsls	r3, r2
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003aba:	4937      	ldr	r1, [pc, #220]	@ (8003b98 <HAL_GPIO_Init+0x300>)
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	089b      	lsrs	r3, r3, #2
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003aec:	4a32      	ldr	r2, [pc, #200]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003af2:	4b31      	ldr	r3, [pc, #196]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	43db      	mvns	r3, r3
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	4013      	ands	r3, r2
 8003b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b16:	4a28      	ldr	r2, [pc, #160]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b1c:	4b26      	ldr	r3, [pc, #152]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	43db      	mvns	r3, r3
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b40:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b46:	4b1c      	ldr	r3, [pc, #112]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4013      	ands	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b6a:	4a13      	ldr	r2, [pc, #76]	@ (8003bb8 <HAL_GPIO_Init+0x320>)
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	3301      	adds	r3, #1
 8003b74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f47f ae91 	bne.w	80038a8 <HAL_GPIO_Init+0x10>
  }
}
 8003b86:	bf00      	nop
 8003b88:	bf00      	nop
 8003b8a:	371c      	adds	r7, #28
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr
 8003b94:	40021000 	.word	0x40021000
 8003b98:	40010000 	.word	0x40010000
 8003b9c:	48000400 	.word	0x48000400
 8003ba0:	48000800 	.word	0x48000800
 8003ba4:	48000c00 	.word	0x48000c00
 8003ba8:	48001000 	.word	0x48001000
 8003bac:	48001400 	.word	0x48001400
 8003bb0:	48001800 	.word	0x48001800
 8003bb4:	48001c00 	.word	0x48001c00
 8003bb8:	40010400 	.word	0x40010400

08003bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	807b      	strh	r3, [r7, #2]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bcc:	787b      	ldrb	r3, [r7, #1]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bd2:	887a      	ldrh	r2, [r7, #2]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bd8:	e002      	b.n	8003be0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bda:	887a      	ldrh	r2, [r7, #2]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4013      	ands	r3, r2
 8003c04:	041a      	lsls	r2, r3, #16
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	43d9      	mvns	r1, r3
 8003c0a:	887b      	ldrh	r3, [r7, #2]
 8003c0c:	400b      	ands	r3, r1
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	619a      	str	r2, [r3, #24]
}
 8003c14:	bf00      	nop
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4603      	mov	r3, r0
 8003c28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c2a:	4b08      	ldr	r3, [pc, #32]	@ (8003c4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c2c:	695a      	ldr	r2, [r3, #20]
 8003c2e:	88fb      	ldrh	r3, [r7, #6]
 8003c30:	4013      	ands	r3, r2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d006      	beq.n	8003c44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c36:	4a05      	ldr	r2, [pc, #20]	@ (8003c4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c38:	88fb      	ldrh	r3, [r7, #6]
 8003c3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c3c:	88fb      	ldrh	r3, [r7, #6]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fc fe90 	bl	8000964 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c44:	bf00      	nop
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40010400 	.word	0x40010400

08003c50 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c52:	b08f      	sub	sp, #60	@ 0x3c
 8003c54:	af0a      	add	r7, sp, #40	@ 0x28
 8003c56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e116      	b.n	8003e90 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d106      	bne.n	8003c82 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f008 f9dd 	bl	800c03c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d102      	bne.n	8003c9c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f004 fe34 	bl	800890e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	687e      	ldr	r6, [r7, #4]
 8003cae:	466d      	mov	r5, sp
 8003cb0:	f106 0410 	add.w	r4, r6, #16
 8003cb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cbc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003cc0:	e885 0003 	stmia.w	r5, {r0, r1}
 8003cc4:	1d33      	adds	r3, r6, #4
 8003cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cc8:	6838      	ldr	r0, [r7, #0]
 8003cca:	f004 fd47 	bl	800875c <USB_CoreInit>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d005      	beq.n	8003ce0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e0d7      	b.n	8003e90 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f004 fe22 	bl	8008930 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]
 8003cf0:	e04a      	b.n	8003d88 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003cf2:	7bfa      	ldrb	r2, [r7, #15]
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	440b      	add	r3, r1
 8003d00:	333d      	adds	r3, #61	@ 0x3d
 8003d02:	2201      	movs	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003d06:	7bfa      	ldrb	r2, [r7, #15]
 8003d08:	6879      	ldr	r1, [r7, #4]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	4413      	add	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	440b      	add	r3, r1
 8003d14:	333c      	adds	r3, #60	@ 0x3c
 8003d16:	7bfa      	ldrb	r2, [r7, #15]
 8003d18:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003d1a:	7bfa      	ldrb	r2, [r7, #15]
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	b298      	uxth	r0, r3
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	4413      	add	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	440b      	add	r3, r1
 8003d2c:	3356      	adds	r3, #86	@ 0x56
 8003d2e:	4602      	mov	r2, r0
 8003d30:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003d32:	7bfa      	ldrb	r2, [r7, #15]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	00db      	lsls	r3, r3, #3
 8003d3a:	4413      	add	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	3340      	adds	r3, #64	@ 0x40
 8003d42:	2200      	movs	r2, #0
 8003d44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003d46:	7bfa      	ldrb	r2, [r7, #15]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	4413      	add	r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	440b      	add	r3, r1
 8003d54:	3344      	adds	r3, #68	@ 0x44
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003d5a:	7bfa      	ldrb	r2, [r7, #15]
 8003d5c:	6879      	ldr	r1, [r7, #4]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	4413      	add	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	440b      	add	r3, r1
 8003d68:	3348      	adds	r3, #72	@ 0x48
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003d6e:	7bfa      	ldrb	r2, [r7, #15]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4413      	add	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	334c      	adds	r3, #76	@ 0x4c
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	3301      	adds	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
 8003d88:	7bfa      	ldrb	r2, [r7, #15]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d3af      	bcc.n	8003cf2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d92:	2300      	movs	r3, #0
 8003d94:	73fb      	strb	r3, [r7, #15]
 8003d96:	e044      	b.n	8003e22 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003d98:	7bfa      	ldrb	r2, [r7, #15]
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	4413      	add	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003daa:	2200      	movs	r2, #0
 8003dac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003dae:	7bfa      	ldrb	r2, [r7, #15]
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	4413      	add	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	440b      	add	r3, r1
 8003dbc:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003dc0:	7bfa      	ldrb	r2, [r7, #15]
 8003dc2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003dc4:	7bfa      	ldrb	r2, [r7, #15]
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4413      	add	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003dda:	7bfa      	ldrb	r2, [r7, #15]
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	4613      	mov	r3, r2
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	4413      	add	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	440b      	add	r3, r1
 8003de8:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003df0:	7bfa      	ldrb	r2, [r7, #15]
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003e06:	7bfa      	ldrb	r2, [r7, #15]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	00db      	lsls	r3, r3, #3
 8003e0e:	4413      	add	r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	73fb      	strb	r3, [r7, #15]
 8003e22:	7bfa      	ldrb	r2, [r7, #15]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d3b5      	bcc.n	8003d98 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	603b      	str	r3, [r7, #0]
 8003e32:	687e      	ldr	r6, [r7, #4]
 8003e34:	466d      	mov	r5, sp
 8003e36:	f106 0410 	add.w	r4, r6, #16
 8003e3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e46:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e4a:	1d33      	adds	r3, r6, #4
 8003e4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e4e:	6838      	ldr	r0, [r7, #0]
 8003e50:	f004 fdba 	bl	80089c8 <USB_DevInit>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d005      	beq.n	8003e66 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e014      	b.n	8003e90 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d102      	bne.n	8003e84 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f001 f86a 	bl	8004f58 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f005 fd68 	bl	800995e <USB_DevDisconnect>

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e98 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <HAL_PCD_Start+0x1c>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e01c      	b.n	8003eee <HAL_PCD_Start+0x56>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d105      	bne.n	8003ed0 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f004 fd09 	bl	80088ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f005 fd1c 	bl	800991c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ef6:	b590      	push	{r4, r7, lr}
 8003ef8:	b08d      	sub	sp, #52	@ 0x34
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f005 fdda 	bl	8009ac6 <USB_GetMode>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f040 847e 	bne.w	8004816 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f005 fd3e 	bl	80099a0 <USB_ReadInterrupts>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 8474 	beq.w	8004814 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	0a1b      	lsrs	r3, r3, #8
 8003f36:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f005 fd2b 	bl	80099a0 <USB_ReadInterrupts>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d107      	bne.n	8003f64 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f002 0202 	and.w	r2, r2, #2
 8003f62:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f005 fd19 	bl	80099a0 <USB_ReadInterrupts>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	2b10      	cmp	r3, #16
 8003f76:	d161      	bne.n	800403c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	699a      	ldr	r2, [r3, #24]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0210 	bic.w	r2, r2, #16
 8003f86:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	f003 020f 	and.w	r2, r3, #15
 8003f94:	4613      	mov	r3, r2
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	4413      	add	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	0c5b      	lsrs	r3, r3, #17
 8003fac:	f003 030f 	and.w	r3, r3, #15
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d124      	bne.n	8003ffe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d035      	beq.n	800402c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	091b      	lsrs	r3, r3, #4
 8003fc8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003fca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	6a38      	ldr	r0, [r7, #32]
 8003fd4:	f005 fb50 	bl	8009678 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	091b      	lsrs	r3, r3, #4
 8003fe0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fe4:	441a      	add	r2, r3
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	695a      	ldr	r2, [r3, #20]
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	091b      	lsrs	r3, r3, #4
 8003ff2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ff6:	441a      	add	r2, r3
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	615a      	str	r2, [r3, #20]
 8003ffc:	e016      	b.n	800402c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	0c5b      	lsrs	r3, r3, #17
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	2b06      	cmp	r3, #6
 8004008:	d110      	bne.n	800402c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004010:	2208      	movs	r2, #8
 8004012:	4619      	mov	r1, r3
 8004014:	6a38      	ldr	r0, [r7, #32]
 8004016:	f005 fb2f 	bl	8009678 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	695a      	ldr	r2, [r3, #20]
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004026:	441a      	add	r2, r3
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 0210 	orr.w	r2, r2, #16
 800403a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4618      	mov	r0, r3
 8004042:	f005 fcad 	bl	80099a0 <USB_ReadInterrupts>
 8004046:	4603      	mov	r3, r0
 8004048:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800404c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004050:	f040 80a7 	bne.w	80041a2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004054:	2300      	movs	r3, #0
 8004056:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4618      	mov	r0, r3
 800405e:	f005 fcb2 	bl	80099c6 <USB_ReadDevAllOutEpInterrupt>
 8004062:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004064:	e099      	b.n	800419a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 808e 	beq.w	800418e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	4611      	mov	r1, r2
 800407c:	4618      	mov	r0, r3
 800407e:	f005 fcd6 	bl	8009a2e <USB_ReadDevOutEPInterrupt>
 8004082:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00c      	beq.n	80040a8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	015a      	lsls	r2, r3, #5
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	4413      	add	r3, r2
 8004096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800409a:	461a      	mov	r2, r3
 800409c:	2301      	movs	r3, #1
 800409e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80040a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fe7e 	bl	8004da4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00c      	beq.n	80040cc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80040b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b4:	015a      	lsls	r2, r3, #5
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	4413      	add	r3, r2
 80040ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040be:	461a      	mov	r2, r3
 80040c0:	2308      	movs	r3, #8
 80040c2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80040c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 feba 	bl	8004e40 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f003 0310 	and.w	r3, r3, #16
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d008      	beq.n	80040e8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	015a      	lsls	r2, r3, #5
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	4413      	add	r3, r2
 80040de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e2:	461a      	mov	r2, r3
 80040e4:	2310      	movs	r3, #16
 80040e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d030      	beq.n	8004154 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fa:	2b80      	cmp	r3, #128	@ 0x80
 80040fc:	d109      	bne.n	8004112 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800410c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004110:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004114:	4613      	mov	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4413      	add	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	4413      	add	r3, r2
 8004124:	3304      	adds	r3, #4
 8004126:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	78db      	ldrb	r3, [r3, #3]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d108      	bne.n	8004142 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	2200      	movs	r2, #0
 8004134:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004138:	b2db      	uxtb	r3, r3
 800413a:	4619      	mov	r1, r3
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f008 f8d3 	bl	800c2e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	015a      	lsls	r2, r3, #5
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	4413      	add	r3, r2
 800414a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800414e:	461a      	mov	r2, r3
 8004150:	2302      	movs	r3, #2
 8004152:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	f003 0320 	and.w	r3, r3, #32
 800415a:	2b00      	cmp	r3, #0
 800415c:	d008      	beq.n	8004170 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	015a      	lsls	r2, r3, #5
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	4413      	add	r3, r2
 8004166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800416a:	461a      	mov	r2, r3
 800416c:	2320      	movs	r3, #32
 800416e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d009      	beq.n	800418e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	015a      	lsls	r2, r3, #5
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	4413      	add	r3, r2
 8004182:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004186:	461a      	mov	r2, r3
 8004188:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800418c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	3301      	adds	r3, #1
 8004192:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004196:	085b      	lsrs	r3, r3, #1
 8004198:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800419a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419c:	2b00      	cmp	r3, #0
 800419e:	f47f af62 	bne.w	8004066 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f005 fbfa 	bl	80099a0 <USB_ReadInterrupts>
 80041ac:	4603      	mov	r3, r0
 80041ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041b6:	f040 80a4 	bne.w	8004302 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f005 fc1b 	bl	80099fa <USB_ReadDevAllInEpInterrupt>
 80041c4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80041ca:	e096      	b.n	80042fa <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80041cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 808b 	beq.w	80042ee <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	4611      	mov	r1, r2
 80041e2:	4618      	mov	r0, r3
 80041e4:	f005 fc41 	bl	8009a6a <USB_ReadDevInEPInterrupt>
 80041e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d020      	beq.n	8004236 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80041f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	2201      	movs	r2, #1
 80041fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004200:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004208:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	43db      	mvns	r3, r3
 800420e:	69f9      	ldr	r1, [r7, #28]
 8004210:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004214:	4013      	ands	r3, r2
 8004216:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	4413      	add	r3, r2
 8004220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004224:	461a      	mov	r2, r3
 8004226:	2301      	movs	r3, #1
 8004228:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422c:	b2db      	uxtb	r3, r3
 800422e:	4619      	mov	r1, r3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f007 ffc4 	bl	800c1be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b00      	cmp	r3, #0
 800423e:	d008      	beq.n	8004252 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	4413      	add	r3, r2
 8004248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800424c:	461a      	mov	r2, r3
 800424e:	2308      	movs	r3, #8
 8004250:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f003 0310 	and.w	r3, r3, #16
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425e:	015a      	lsls	r2, r3, #5
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	4413      	add	r3, r2
 8004264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004268:	461a      	mov	r2, r3
 800426a:	2310      	movs	r3, #16
 800426c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004274:	2b00      	cmp	r3, #0
 8004276:	d008      	beq.n	800428a <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	015a      	lsls	r2, r3, #5
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	4413      	add	r3, r2
 8004280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004284:	461a      	mov	r2, r3
 8004286:	2340      	movs	r3, #64	@ 0x40
 8004288:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d023      	beq.n	80042dc <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004294:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004296:	6a38      	ldr	r0, [r7, #32]
 8004298:	f004 fcd8 	bl	8008c4c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800429c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800429e:	4613      	mov	r3, r2
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	4413      	add	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	3338      	adds	r3, #56	@ 0x38
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	4413      	add	r3, r2
 80042ac:	3304      	adds	r3, #4
 80042ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	78db      	ldrb	r3, [r3, #3]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d108      	bne.n	80042ca <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2200      	movs	r2, #0
 80042bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	4619      	mov	r1, r3
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f008 f821 	bl	800c30c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	015a      	lsls	r2, r3, #5
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	4413      	add	r3, r2
 80042d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042d6:	461a      	mov	r2, r3
 80042d8:	2302      	movs	r3, #2
 80042da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80042e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fcd2 	bl	8004c92 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80042ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f0:	3301      	adds	r3, #1
 80042f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80042f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f6:	085b      	lsrs	r3, r3, #1
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f47f af65 	bne.w	80041cc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f005 fb4a 	bl	80099a0 <USB_ReadInterrupts>
 800430c:	4603      	mov	r3, r0
 800430e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004316:	d122      	bne.n	800435e <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	69fa      	ldr	r2, [r7, #28]
 8004322:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004326:	f023 0301 	bic.w	r3, r3, #1
 800432a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8004332:	2b01      	cmp	r3, #1
 8004334:	d108      	bne.n	8004348 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800433e:	2100      	movs	r1, #0
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f008 fa55 	bl	800c7f0 <HAL_PCDEx_LPM_Callback>
 8004346:	e002      	b.n	800434e <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f007 ffa5 	bl	800c298 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	695a      	ldr	r2, [r3, #20]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800435c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f005 fb1c 	bl	80099a0 <USB_ReadInterrupts>
 8004368:	4603      	mov	r3, r0
 800436a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800436e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004372:	d112      	bne.n	800439a <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b01      	cmp	r3, #1
 8004382:	d102      	bne.n	800438a <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f007 ff61 	bl	800c24c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004398:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f005 fafe 	bl	80099a0 <USB_ReadInterrupts>
 80043a4:	4603      	mov	r3, r0
 80043a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ae:	d121      	bne.n	80043f4 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	695a      	ldr	r2, [r3, #20]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80043be:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d111      	bne.n	80043ee <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d8:	089b      	lsrs	r3, r3, #2
 80043da:	f003 020f 	and.w	r2, r3, #15
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80043e4:	2101      	movs	r1, #1
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f008 fa02 	bl	800c7f0 <HAL_PCDEx_LPM_Callback>
 80043ec:	e002      	b.n	80043f4 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f007 ff2c 	bl	800c24c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f005 fad1 	bl	80099a0 <USB_ReadInterrupts>
 80043fe:	4603      	mov	r3, r0
 8004400:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004404:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004408:	f040 80b5 	bne.w	8004576 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	69fa      	ldr	r2, [r7, #28]
 8004416:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800441a:	f023 0301 	bic.w	r3, r3, #1
 800441e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2110      	movs	r1, #16
 8004426:	4618      	mov	r0, r3
 8004428:	f004 fc10 	bl	8008c4c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800442c:	2300      	movs	r3, #0
 800442e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004430:	e046      	b.n	80044c0 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800443e:	461a      	mov	r2, r3
 8004440:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004444:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004448:	015a      	lsls	r2, r3, #5
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	4413      	add	r3, r2
 800444e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004456:	0151      	lsls	r1, r2, #5
 8004458:	69fa      	ldr	r2, [r7, #28]
 800445a:	440a      	add	r2, r1
 800445c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004460:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004464:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	4413      	add	r3, r2
 800446e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004472:	461a      	mov	r2, r3
 8004474:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004478:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800447a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447c:	015a      	lsls	r2, r3, #5
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	4413      	add	r3, r2
 8004482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800448a:	0151      	lsls	r1, r2, #5
 800448c:	69fa      	ldr	r2, [r7, #28]
 800448e:	440a      	add	r2, r1
 8004490:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004494:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004498:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800449a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800449c:	015a      	lsls	r2, r3, #5
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	4413      	add	r3, r2
 80044a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044aa:	0151      	lsls	r1, r2, #5
 80044ac:	69fa      	ldr	r2, [r7, #28]
 80044ae:	440a      	add	r2, r1
 80044b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80044b8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044bc:	3301      	adds	r3, #1
 80044be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d3b3      	bcc.n	8004432 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044d0:	69db      	ldr	r3, [r3, #28]
 80044d2:	69fa      	ldr	r2, [r7, #28]
 80044d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044d8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80044dc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d016      	beq.n	8004514 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044f0:	69fa      	ldr	r2, [r7, #28]
 80044f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044f6:	f043 030b 	orr.w	r3, r3, #11
 80044fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800450c:	f043 030b 	orr.w	r3, r3, #11
 8004510:	6453      	str	r3, [r2, #68]	@ 0x44
 8004512:	e015      	b.n	8004540 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	69fa      	ldr	r2, [r7, #28]
 800451e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004522:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004526:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800452a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	69fa      	ldr	r2, [r7, #28]
 8004536:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800453a:	f043 030b 	orr.w	r3, r3, #11
 800453e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	69fa      	ldr	r2, [r7, #28]
 800454a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800454e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004552:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800455e:	4619      	mov	r1, r3
 8004560:	4610      	mov	r0, r2
 8004562:	f005 fae1 	bl	8009b28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695a      	ldr	r2, [r3, #20]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004574:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4618      	mov	r0, r3
 800457c:	f005 fa10 	bl	80099a0 <USB_ReadInterrupts>
 8004580:	4603      	mov	r3, r0
 8004582:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004586:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800458a:	d124      	bne.n	80045d6 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f005 faa6 	bl	8009ae2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f004 fbd3 	bl	8008d46 <USB_GetDevSpeed>
 80045a0:	4603      	mov	r3, r0
 80045a2:	461a      	mov	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681c      	ldr	r4, [r3, #0]
 80045ac:	f001 fbbc 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 80045b0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	461a      	mov	r2, r3
 80045ba:	4620      	mov	r0, r4
 80045bc:	f004 f8fa 	bl	80087b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f007 fe24 	bl	800c20e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695a      	ldr	r2, [r3, #20]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80045d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f005 f9e0 	bl	80099a0 <USB_ReadInterrupts>
 80045e0:	4603      	mov	r3, r0
 80045e2:	f003 0308 	and.w	r3, r3, #8
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d10a      	bne.n	8004600 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f007 fe01 	bl	800c1f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	695a      	ldr	r2, [r3, #20]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f002 0208 	and.w	r2, r2, #8
 80045fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f005 f9cb 	bl	80099a0 <USB_ReadInterrupts>
 800460a:	4603      	mov	r3, r0
 800460c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004610:	2b80      	cmp	r3, #128	@ 0x80
 8004612:	d122      	bne.n	800465a <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004620:	2301      	movs	r3, #1
 8004622:	627b      	str	r3, [r7, #36]	@ 0x24
 8004624:	e014      	b.n	8004650 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800462a:	4613      	mov	r3, r2
 800462c:	00db      	lsls	r3, r3, #3
 800462e:	4413      	add	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	440b      	add	r3, r1
 8004634:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004638:	781b      	ldrb	r3, [r3, #0]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d105      	bne.n	800464a <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	b2db      	uxtb	r3, r3
 8004642:	4619      	mov	r1, r3
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 faf3 	bl	8004c30 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800464a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464c:	3301      	adds	r3, #1
 800464e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004656:	429a      	cmp	r2, r3
 8004658:	d3e5      	bcc.n	8004626 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4618      	mov	r0, r3
 8004660:	f005 f99e 	bl	80099a0 <USB_ReadInterrupts>
 8004664:	4603      	mov	r3, r0
 8004666:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800466a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800466e:	d13b      	bne.n	80046e8 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004670:	2301      	movs	r3, #1
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
 8004674:	e02b      	b.n	80046ce <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	015a      	lsls	r2, r3, #5
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	4413      	add	r3, r2
 800467e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800468a:	4613      	mov	r3, r2
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	4413      	add	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	440b      	add	r3, r1
 8004694:	3340      	adds	r3, #64	@ 0x40
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d115      	bne.n	80046c8 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800469c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800469e:	2b00      	cmp	r3, #0
 80046a0:	da12      	bge.n	80046c8 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a6:	4613      	mov	r3, r2
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	4413      	add	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	440b      	add	r3, r1
 80046b0:	333f      	adds	r3, #63	@ 0x3f
 80046b2:	2201      	movs	r2, #1
 80046b4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	4619      	mov	r1, r3
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fab4 	bl	8004c30 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ca:	3301      	adds	r3, #1
 80046cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d3ce      	bcc.n	8004676 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695a      	ldr	r2, [r3, #20]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80046e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f005 f957 	bl	80099a0 <USB_ReadInterrupts>
 80046f2:	4603      	mov	r3, r0
 80046f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046fc:	d155      	bne.n	80047aa <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046fe:	2301      	movs	r3, #1
 8004700:	627b      	str	r3, [r7, #36]	@ 0x24
 8004702:	e045      	b.n	8004790 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	4413      	add	r3, r2
 800470c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004718:	4613      	mov	r3, r2
 800471a:	00db      	lsls	r3, r3, #3
 800471c:	4413      	add	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d12e      	bne.n	800478a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800472c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800472e:	2b00      	cmp	r3, #0
 8004730:	da2b      	bge.n	800478a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 800473e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004742:	429a      	cmp	r2, r3
 8004744:	d121      	bne.n	800478a <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004746:	6879      	ldr	r1, [r7, #4]
 8004748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800474a:	4613      	mov	r3, r2
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	4413      	add	r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	440b      	add	r3, r1
 8004754:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004758:	2201      	movs	r2, #1
 800475a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004768:	6a3b      	ldr	r3, [r7, #32]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10a      	bne.n	800478a <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004782:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004786:	6053      	str	r3, [r2, #4]
            break;
 8004788:	e007      	b.n	800479a <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	3301      	adds	r3, #1
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004796:	429a      	cmp	r2, r3
 8004798:	d3b4      	bcc.n	8004704 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695a      	ldr	r2, [r3, #20]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80047a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f005 f8f6 	bl	80099a0 <USB_ReadInterrupts>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80047ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047be:	d10a      	bne.n	80047d6 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f007 fdb5 	bl	800c330 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80047d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f005 f8e0 	bl	80099a0 <USB_ReadInterrupts>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f003 0304 	and.w	r3, r3, #4
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d115      	bne.n	8004816 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	f003 0304 	and.w	r3, r3, #4
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f007 fda5 	bl	800c34c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6859      	ldr	r1, [r3, #4]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	430a      	orrs	r2, r1
 8004810:	605a      	str	r2, [r3, #4]
 8004812:	e000      	b.n	8004816 <HAL_PCD_IRQHandler+0x920>
      return;
 8004814:	bf00      	nop
    }
  }
}
 8004816:	3734      	adds	r7, #52	@ 0x34
 8004818:	46bd      	mov	sp, r7
 800481a:	bd90      	pop	{r4, r7, pc}

0800481c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800482e:	2b01      	cmp	r3, #1
 8004830:	d101      	bne.n	8004836 <HAL_PCD_SetAddress+0x1a>
 8004832:	2302      	movs	r3, #2
 8004834:	e013      	b.n	800485e <HAL_PCD_SetAddress+0x42>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	78fa      	ldrb	r2, [r7, #3]
 8004842:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	78fa      	ldrb	r2, [r7, #3]
 800484c:	4611      	mov	r1, r2
 800484e:	4618      	mov	r0, r3
 8004850:	f005 f83e 	bl	80098d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b084      	sub	sp, #16
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	4608      	mov	r0, r1
 8004870:	4611      	mov	r1, r2
 8004872:	461a      	mov	r2, r3
 8004874:	4603      	mov	r3, r0
 8004876:	70fb      	strb	r3, [r7, #3]
 8004878:	460b      	mov	r3, r1
 800487a:	803b      	strh	r3, [r7, #0]
 800487c:	4613      	mov	r3, r2
 800487e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004884:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004888:	2b00      	cmp	r3, #0
 800488a:	da0f      	bge.n	80048ac <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	f003 020f 	and.w	r2, r3, #15
 8004892:	4613      	mov	r3, r2
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	3338      	adds	r3, #56	@ 0x38
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	4413      	add	r3, r2
 80048a0:	3304      	adds	r3, #4
 80048a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2201      	movs	r2, #1
 80048a8:	705a      	strb	r2, [r3, #1]
 80048aa:	e00f      	b.n	80048cc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048ac:	78fb      	ldrb	r3, [r7, #3]
 80048ae:	f003 020f 	and.w	r2, r3, #15
 80048b2:	4613      	mov	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	4413      	add	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4413      	add	r3, r2
 80048c2:	3304      	adds	r3, #4
 80048c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048cc:	78fb      	ldrb	r3, [r7, #3]
 80048ce:	f003 030f 	and.w	r3, r3, #15
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048d8:	883a      	ldrh	r2, [r7, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	78ba      	ldrb	r2, [r7, #2]
 80048e2:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	785b      	ldrb	r3, [r3, #1]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d004      	beq.n	80048f6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	461a      	mov	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80048f6:	78bb      	ldrb	r3, [r7, #2]
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d102      	bne.n	8004902 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004908:	2b01      	cmp	r3, #1
 800490a:	d101      	bne.n	8004910 <HAL_PCD_EP_Open+0xaa>
 800490c:	2302      	movs	r3, #2
 800490e:	e00e      	b.n	800492e <HAL_PCD_EP_Open+0xc8>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68f9      	ldr	r1, [r7, #12]
 800491e:	4618      	mov	r0, r3
 8004920:	f004 fa30 	bl	8008d84 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 800492c:	7afb      	ldrb	r3, [r7, #11]
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004936:	b580      	push	{r7, lr}
 8004938:	b084      	sub	sp, #16
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004942:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004946:	2b00      	cmp	r3, #0
 8004948:	da0f      	bge.n	800496a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800494a:	78fb      	ldrb	r3, [r7, #3]
 800494c:	f003 020f 	and.w	r2, r3, #15
 8004950:	4613      	mov	r3, r2
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	4413      	add	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	3338      	adds	r3, #56	@ 0x38
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	4413      	add	r3, r2
 800495e:	3304      	adds	r3, #4
 8004960:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	705a      	strb	r2, [r3, #1]
 8004968:	e00f      	b.n	800498a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800496a:	78fb      	ldrb	r3, [r7, #3]
 800496c:	f003 020f 	and.w	r2, r3, #15
 8004970:	4613      	mov	r3, r2
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	4413      	add	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	4413      	add	r3, r2
 8004980:	3304      	adds	r3, #4
 8004982:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800498a:	78fb      	ldrb	r3, [r7, #3]
 800498c:	f003 030f 	and.w	r3, r3, #15
 8004990:	b2da      	uxtb	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_PCD_EP_Close+0x6e>
 80049a0:	2302      	movs	r3, #2
 80049a2:	e00e      	b.n	80049c2 <HAL_PCD_EP_Close+0x8c>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68f9      	ldr	r1, [r7, #12]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f004 fa6e 	bl	8008e94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b086      	sub	sp, #24
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	60f8      	str	r0, [r7, #12]
 80049d2:	607a      	str	r2, [r7, #4]
 80049d4:	603b      	str	r3, [r7, #0]
 80049d6:	460b      	mov	r3, r1
 80049d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049da:	7afb      	ldrb	r3, [r7, #11]
 80049dc:	f003 020f 	and.w	r2, r3, #15
 80049e0:	4613      	mov	r3, r2
 80049e2:	00db      	lsls	r3, r3, #3
 80049e4:	4413      	add	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	4413      	add	r3, r2
 80049f0:	3304      	adds	r3, #4
 80049f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2200      	movs	r2, #0
 8004a04:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a0c:	7afb      	ldrb	r3, [r7, #11]
 8004a0e:	f003 030f 	and.w	r3, r3, #15
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6979      	ldr	r1, [r7, #20]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f004 fb14 	bl	800904c <USB_EPStartXfer>

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
 8004a36:	460b      	mov	r3, r1
 8004a38:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a3a:	78fb      	ldrb	r3, [r7, #3]
 8004a3c:	f003 020f 	and.w	r2, r3, #15
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	4613      	mov	r3, r2
 8004a44:	00db      	lsls	r3, r3, #3
 8004a46:	4413      	add	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	440b      	add	r3, r1
 8004a4c:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004a50:	681b      	ldr	r3, [r3, #0]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b086      	sub	sp, #24
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	60f8      	str	r0, [r7, #12]
 8004a66:	607a      	str	r2, [r7, #4]
 8004a68:	603b      	str	r3, [r7, #0]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a6e:	7afb      	ldrb	r3, [r7, #11]
 8004a70:	f003 020f 	and.w	r2, r3, #15
 8004a74:	4613      	mov	r3, r2
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	4413      	add	r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	3338      	adds	r3, #56	@ 0x38
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4413      	add	r3, r2
 8004a82:	3304      	adds	r3, #4
 8004a84:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	2200      	movs	r2, #0
 8004a96:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a9e:	7afb      	ldrb	r3, [r7, #11]
 8004aa0:	f003 030f 	and.w	r3, r3, #15
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6979      	ldr	r1, [r7, #20]
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f004 facb 	bl	800904c <USB_EPStartXfer>

  return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3718      	adds	r7, #24
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004acc:	78fb      	ldrb	r3, [r7, #3]
 8004ace:	f003 020f 	and.w	r2, r3, #15
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d901      	bls.n	8004ade <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e04e      	b.n	8004b7c <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ade:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	da0f      	bge.n	8004b06 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ae6:	78fb      	ldrb	r3, [r7, #3]
 8004ae8:	f003 020f 	and.w	r2, r3, #15
 8004aec:	4613      	mov	r3, r2
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	3338      	adds	r3, #56	@ 0x38
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	4413      	add	r3, r2
 8004afa:	3304      	adds	r3, #4
 8004afc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2201      	movs	r2, #1
 8004b02:	705a      	strb	r2, [r3, #1]
 8004b04:	e00d      	b.n	8004b22 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b06:	78fa      	ldrb	r2, [r7, #3]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	4413      	add	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	4413      	add	r3, r2
 8004b18:	3304      	adds	r3, #4
 8004b1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b28:	78fb      	ldrb	r3, [r7, #3]
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	b2da      	uxtb	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d101      	bne.n	8004b42 <HAL_PCD_EP_SetStall+0x82>
 8004b3e:	2302      	movs	r3, #2
 8004b40:	e01c      	b.n	8004b7c <HAL_PCD_EP_SetStall+0xbc>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68f9      	ldr	r1, [r7, #12]
 8004b50:	4618      	mov	r0, r3
 8004b52:	f004 fde9 	bl	8009728 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 030f 	and.w	r3, r3, #15
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d108      	bne.n	8004b72 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	f004 ffdb 	bl	8009b28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004b90:	78fb      	ldrb	r3, [r7, #3]
 8004b92:	f003 020f 	and.w	r2, r3, #15
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d901      	bls.n	8004ba2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e042      	b.n	8004c28 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ba2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	da0f      	bge.n	8004bca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004baa:	78fb      	ldrb	r3, [r7, #3]
 8004bac:	f003 020f 	and.w	r2, r3, #15
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	4413      	add	r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	3338      	adds	r3, #56	@ 0x38
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3304      	adds	r3, #4
 8004bc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	705a      	strb	r2, [r3, #1]
 8004bc8:	e00f      	b.n	8004bea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bca:	78fb      	ldrb	r3, [r7, #3]
 8004bcc:	f003 020f 	and.w	r2, r3, #15
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	4413      	add	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	4413      	add	r3, r2
 8004be0:	3304      	adds	r3, #4
 8004be2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	b2da      	uxtb	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d101      	bne.n	8004c0a <HAL_PCD_EP_ClrStall+0x86>
 8004c06:	2302      	movs	r3, #2
 8004c08:	e00e      	b.n	8004c28 <HAL_PCD_EP_ClrStall+0xa4>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68f9      	ldr	r1, [r7, #12]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f004 fdf3 	bl	8009804 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004c3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	da0c      	bge.n	8004c5e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	f003 020f 	and.w	r2, r3, #15
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	00db      	lsls	r3, r3, #3
 8004c4e:	4413      	add	r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	3338      	adds	r3, #56	@ 0x38
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	4413      	add	r3, r2
 8004c58:	3304      	adds	r3, #4
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	e00c      	b.n	8004c78 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	f003 020f 	and.w	r2, r3, #15
 8004c64:	4613      	mov	r3, r2
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	4413      	add	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	4413      	add	r3, r2
 8004c74:	3304      	adds	r3, #4
 8004c76:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68f9      	ldr	r1, [r7, #12]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f004 fc16 	bl	80094b0 <USB_EPStopXfer>
 8004c84:	4603      	mov	r3, r0
 8004c86:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004c88:	7afb      	ldrb	r3, [r7, #11]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b088      	sub	sp, #32
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
 8004c9a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	4413      	add	r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	3338      	adds	r3, #56	@ 0x38
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	695a      	ldr	r2, [r3, #20]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d901      	bls.n	8004cca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e067      	b.n	8004d9a <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	691a      	ldr	r2, [r3, #16]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	69fa      	ldr	r2, [r7, #28]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d902      	bls.n	8004ce6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	3303      	adds	r3, #3
 8004cea:	089b      	lsrs	r3, r3, #2
 8004cec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cee:	e026      	b.n	8004d3e <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d902      	bls.n	8004d0c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	3303      	adds	r3, #3
 8004d10:	089b      	lsrs	r3, r3, #2
 8004d12:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	68d9      	ldr	r1, [r3, #12]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	b2da      	uxtb	r2, r3
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	6978      	ldr	r0, [r7, #20]
 8004d22:	f004 fc6f 	bl	8009604 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	441a      	add	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	695a      	ldr	r2, [r3, #20]
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	441a      	add	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	015a      	lsls	r2, r3, #5
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	4413      	add	r3, r2
 8004d46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d4e:	69ba      	ldr	r2, [r7, #24]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d809      	bhi.n	8004d68 <PCD_WriteEmptyTxFifo+0xd6>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	695a      	ldr	r2, [r3, #20]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d203      	bcs.n	8004d68 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1c3      	bne.n	8004cf0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d811      	bhi.n	8004d98 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	f003 030f 	and.w	r3, r3, #15
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	6939      	ldr	r1, [r7, #16]
 8004d90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d94:	4013      	ands	r3, r2
 8004d96:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3720      	adds	r7, #32
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
	...

08004da4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	333c      	adds	r3, #60	@ 0x3c
 8004dbc:	3304      	adds	r3, #4
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	015a      	lsls	r2, r3, #5
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4413      	add	r3, r2
 8004dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	4a19      	ldr	r2, [pc, #100]	@ (8004e3c <PCD_EP_OutXfrComplete_int+0x98>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d124      	bne.n	8004e24 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00a      	beq.n	8004dfa <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004df0:	461a      	mov	r2, r3
 8004df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004df6:	6093      	str	r3, [r2, #8]
 8004df8:	e01a      	b.n	8004e30 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	f003 0320 	and.w	r3, r3, #32
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	015a      	lsls	r2, r3, #5
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e10:	461a      	mov	r2, r3
 8004e12:	2320      	movs	r3, #32
 8004e14:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f007 f9b3 	bl	800c188 <HAL_PCD_DataOutStageCallback>
 8004e22:	e005      	b.n	8004e30 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	4619      	mov	r1, r3
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f007 f9ac 	bl	800c188 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	4f54310a 	.word	0x4f54310a

08004e40 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	333c      	adds	r3, #60	@ 0x3c
 8004e58:	3304      	adds	r3, #4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	015a      	lsls	r2, r3, #5
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea4 <PCD_EP_OutSetupPacket_int+0x64>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d90e      	bls.n	8004e94 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d009      	beq.n	8004e94 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	015a      	lsls	r2, r3, #5
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	4413      	add	r3, r2
 8004e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e92:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f007 f965 	bl	800c164 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3718      	adds	r7, #24
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	4f54300a 	.word	0x4f54300a

08004ea8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	70fb      	strb	r3, [r7, #3]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d107      	bne.n	8004ed6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004ec6:	883b      	ldrh	r3, [r7, #0]
 8004ec8:	0419      	lsls	r1, r3, #16
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ed4:	e028      	b.n	8004f28 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004edc:	0c1b      	lsrs	r3, r3, #16
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	73fb      	strb	r3, [r7, #15]
 8004ee8:	e00d      	b.n	8004f06 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	3340      	adds	r3, #64	@ 0x40
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4413      	add	r3, r2
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	0c1b      	lsrs	r3, r3, #16
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	4413      	add	r3, r2
 8004efe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	3301      	adds	r3, #1
 8004f04:	73fb      	strb	r3, [r7, #15]
 8004f06:	7bfa      	ldrb	r2, [r7, #15]
 8004f08:	78fb      	ldrb	r3, [r7, #3]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d3ec      	bcc.n	8004eea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004f10:	883b      	ldrh	r3, [r7, #0]
 8004f12:	0418      	lsls	r0, r3, #16
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6819      	ldr	r1, [r3, #0]
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	4302      	orrs	r2, r0
 8004f20:	3340      	adds	r3, #64	@ 0x40
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	460b      	mov	r3, r1
 8004f40:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	887a      	ldrh	r2, [r7, #2]
 8004f48:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f8a:	f043 0303 	orr.w	r3, r3, #3
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <HAL_PWREx_GetVoltageRange+0x3c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fb0:	d102      	bne.n	8004fb8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fb6:	e00b      	b.n	8004fd0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004fb8:	4b08      	ldr	r3, [pc, #32]	@ (8004fdc <HAL_PWREx_GetVoltageRange+0x3c>)
 8004fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fc6:	d102      	bne.n	8004fce <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004fc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004fcc:	e000      	b.n	8004fd0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004fce:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	40007000 	.word	0x40007000

08004fe0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d141      	bne.n	8005072 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fee:	4b4b      	ldr	r3, [pc, #300]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ffa:	d131      	bne.n	8005060 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ffc:	4b47      	ldr	r3, [pc, #284]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005002:	4a46      	ldr	r2, [pc, #280]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005008:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800500c:	4b43      	ldr	r3, [pc, #268]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005014:	4a41      	ldr	r2, [pc, #260]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005016:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800501a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800501c:	4b40      	ldr	r3, [pc, #256]	@ (8005120 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2232      	movs	r2, #50	@ 0x32
 8005022:	fb02 f303 	mul.w	r3, r2, r3
 8005026:	4a3f      	ldr	r2, [pc, #252]	@ (8005124 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005028:	fba2 2303 	umull	r2, r3, r2, r3
 800502c:	0c9b      	lsrs	r3, r3, #18
 800502e:	3301      	adds	r3, #1
 8005030:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005032:	e002      	b.n	800503a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3b01      	subs	r3, #1
 8005038:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800503a:	4b38      	ldr	r3, [pc, #224]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005046:	d102      	bne.n	800504e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1f2      	bne.n	8005034 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800504e:	4b33      	ldr	r3, [pc, #204]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800505a:	d158      	bne.n	800510e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e057      	b.n	8005110 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005060:	4b2e      	ldr	r3, [pc, #184]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005066:	4a2d      	ldr	r2, [pc, #180]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800506c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005070:	e04d      	b.n	800510e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005078:	d141      	bne.n	80050fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800507a:	4b28      	ldr	r3, [pc, #160]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005086:	d131      	bne.n	80050ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005088:	4b24      	ldr	r3, [pc, #144]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800508a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800508e:	4a23      	ldr	r2, [pc, #140]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005090:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005094:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005098:	4b20      	ldr	r3, [pc, #128]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80050a0:	4a1e      	ldr	r2, [pc, #120]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80050a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005120 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2232      	movs	r2, #50	@ 0x32
 80050ae:	fb02 f303 	mul.w	r3, r2, r3
 80050b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005124 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80050b4:	fba2 2303 	umull	r2, r3, r2, r3
 80050b8:	0c9b      	lsrs	r3, r3, #18
 80050ba:	3301      	adds	r3, #1
 80050bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050be:	e002      	b.n	80050c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	3b01      	subs	r3, #1
 80050c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050c6:	4b15      	ldr	r3, [pc, #84]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050d2:	d102      	bne.n	80050da <HAL_PWREx_ControlVoltageScaling+0xfa>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f2      	bne.n	80050c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80050da:	4b10      	ldr	r3, [pc, #64]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050e6:	d112      	bne.n	800510e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e011      	b.n	8005110 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050ec:	4b0b      	ldr	r3, [pc, #44]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050f2:	4a0a      	ldr	r2, [pc, #40]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80050fc:	e007      	b.n	800510e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80050fe:	4b07      	ldr	r3, [pc, #28]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005106:	4a05      	ldr	r2, [pc, #20]	@ (800511c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005108:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800510c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800510e:	2300      	movs	r3, #0
}
 8005110:	4618      	mov	r0, r3
 8005112:	3714      	adds	r7, #20
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr
 800511c:	40007000 	.word	0x40007000
 8005120:	20000000 	.word	0x20000000
 8005124:	431bde83 	.word	0x431bde83

08005128 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800512c:	4b05      	ldr	r3, [pc, #20]	@ (8005144 <HAL_PWREx_EnableVddUSB+0x1c>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	4a04      	ldr	r2, [pc, #16]	@ (8005144 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005132:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005136:	6053      	str	r3, [r2, #4]
}
 8005138:	bf00      	nop
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	40007000 	.word	0x40007000

08005148 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800514c:	4b05      	ldr	r3, [pc, #20]	@ (8005164 <HAL_PWREx_EnableVddIO2+0x1c>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	4a04      	ldr	r2, [pc, #16]	@ (8005164 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005152:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005156:	6053      	str	r3, [r2, #4]
}
 8005158:	bf00      	nop
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	40007000 	.word	0x40007000

08005168 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d102      	bne.n	800517c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	f000 bc08 	b.w	800598c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800517c:	4b96      	ldr	r3, [pc, #600]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f003 030c 	and.w	r3, r3, #12
 8005184:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005186:	4b94      	ldr	r3, [pc, #592]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	f003 0303 	and.w	r3, r3, #3
 800518e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0310 	and.w	r3, r3, #16
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 80e4 	beq.w	8005366 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d007      	beq.n	80051b4 <HAL_RCC_OscConfig+0x4c>
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	2b0c      	cmp	r3, #12
 80051a8:	f040 808b 	bne.w	80052c2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	f040 8087 	bne.w	80052c2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051b4:	4b88      	ldr	r3, [pc, #544]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d005      	beq.n	80051cc <HAL_RCC_OscConfig+0x64>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e3df      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a1a      	ldr	r2, [r3, #32]
 80051d0:	4b81      	ldr	r3, [pc, #516]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0308 	and.w	r3, r3, #8
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d004      	beq.n	80051e6 <HAL_RCC_OscConfig+0x7e>
 80051dc:	4b7e      	ldr	r3, [pc, #504]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051e4:	e005      	b.n	80051f2 <HAL_RCC_OscConfig+0x8a>
 80051e6:	4b7c      	ldr	r3, [pc, #496]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80051e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051ec:	091b      	lsrs	r3, r3, #4
 80051ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d223      	bcs.n	800523e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fdcc 	bl	8005d98 <RCC_SetFlashLatencyFromMSIRange>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e3c0      	b.n	800598c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800520a:	4b73      	ldr	r3, [pc, #460]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a72      	ldr	r2, [pc, #456]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005210:	f043 0308 	orr.w	r3, r3, #8
 8005214:	6013      	str	r3, [r2, #0]
 8005216:	4b70      	ldr	r3, [pc, #448]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	496d      	ldr	r1, [pc, #436]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005224:	4313      	orrs	r3, r2
 8005226:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005228:	4b6b      	ldr	r3, [pc, #428]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	021b      	lsls	r3, r3, #8
 8005236:	4968      	ldr	r1, [pc, #416]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005238:	4313      	orrs	r3, r2
 800523a:	604b      	str	r3, [r1, #4]
 800523c:	e025      	b.n	800528a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800523e:	4b66      	ldr	r3, [pc, #408]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a65      	ldr	r2, [pc, #404]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005244:	f043 0308 	orr.w	r3, r3, #8
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	4b63      	ldr	r3, [pc, #396]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	4960      	ldr	r1, [pc, #384]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005258:	4313      	orrs	r3, r2
 800525a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800525c:	4b5e      	ldr	r3, [pc, #376]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	69db      	ldr	r3, [r3, #28]
 8005268:	021b      	lsls	r3, r3, #8
 800526a:	495b      	ldr	r1, [pc, #364]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800526c:	4313      	orrs	r3, r2
 800526e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d109      	bne.n	800528a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fd8c 	bl	8005d98 <RCC_SetFlashLatencyFromMSIRange>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e380      	b.n	800598c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800528a:	f000 fcc1 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 800528e:	4602      	mov	r2, r0
 8005290:	4b51      	ldr	r3, [pc, #324]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	091b      	lsrs	r3, r3, #4
 8005296:	f003 030f 	and.w	r3, r3, #15
 800529a:	4950      	ldr	r1, [pc, #320]	@ (80053dc <HAL_RCC_OscConfig+0x274>)
 800529c:	5ccb      	ldrb	r3, [r1, r3]
 800529e:	f003 031f 	and.w	r3, r3, #31
 80052a2:	fa22 f303 	lsr.w	r3, r2, r3
 80052a6:	4a4e      	ldr	r2, [pc, #312]	@ (80053e0 <HAL_RCC_OscConfig+0x278>)
 80052a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80052aa:	4b4e      	ldr	r3, [pc, #312]	@ (80053e4 <HAL_RCC_OscConfig+0x27c>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7fc fa10 	bl	80016d4 <HAL_InitTick>
 80052b4:	4603      	mov	r3, r0
 80052b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d052      	beq.n	8005364 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80052be:	7bfb      	ldrb	r3, [r7, #15]
 80052c0:	e364      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d032      	beq.n	8005330 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80052ca:	4b43      	ldr	r3, [pc, #268]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a42      	ldr	r2, [pc, #264]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80052d0:	f043 0301 	orr.w	r3, r3, #1
 80052d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80052d6:	f7fc fa4d 	bl	8001774 <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052dc:	e008      	b.n	80052f0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052de:	f7fc fa49 	bl	8001774 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e34d      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052f0:	4b39      	ldr	r3, [pc, #228]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0f0      	beq.n	80052de <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052fc:	4b36      	ldr	r3, [pc, #216]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a35      	ldr	r2, [pc, #212]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005302:	f043 0308 	orr.w	r3, r3, #8
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	4b33      	ldr	r3, [pc, #204]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	4930      	ldr	r1, [pc, #192]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005316:	4313      	orrs	r3, r2
 8005318:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800531a:	4b2f      	ldr	r3, [pc, #188]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	021b      	lsls	r3, r3, #8
 8005328:	492b      	ldr	r1, [pc, #172]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 800532a:	4313      	orrs	r3, r2
 800532c:	604b      	str	r3, [r1, #4]
 800532e:	e01a      	b.n	8005366 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005330:	4b29      	ldr	r3, [pc, #164]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a28      	ldr	r2, [pc, #160]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005336:	f023 0301 	bic.w	r3, r3, #1
 800533a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800533c:	f7fc fa1a 	bl	8001774 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005344:	f7fc fa16 	bl	8001774 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e31a      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005356:	4b20      	ldr	r3, [pc, #128]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1f0      	bne.n	8005344 <HAL_RCC_OscConfig+0x1dc>
 8005362:	e000      	b.n	8005366 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005364:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d073      	beq.n	800545a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	2b08      	cmp	r3, #8
 8005376:	d005      	beq.n	8005384 <HAL_RCC_OscConfig+0x21c>
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	2b0c      	cmp	r3, #12
 800537c:	d10e      	bne.n	800539c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2b03      	cmp	r3, #3
 8005382:	d10b      	bne.n	800539c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005384:	4b14      	ldr	r3, [pc, #80]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d063      	beq.n	8005458 <HAL_RCC_OscConfig+0x2f0>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d15f      	bne.n	8005458 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e2f7      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053a4:	d106      	bne.n	80053b4 <HAL_RCC_OscConfig+0x24c>
 80053a6:	4b0c      	ldr	r3, [pc, #48]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a0b      	ldr	r2, [pc, #44]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80053ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b0:	6013      	str	r3, [r2, #0]
 80053b2:	e025      	b.n	8005400 <HAL_RCC_OscConfig+0x298>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053bc:	d114      	bne.n	80053e8 <HAL_RCC_OscConfig+0x280>
 80053be:	4b06      	ldr	r3, [pc, #24]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a05      	ldr	r2, [pc, #20]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80053c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	4b03      	ldr	r3, [pc, #12]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a02      	ldr	r2, [pc, #8]	@ (80053d8 <HAL_RCC_OscConfig+0x270>)
 80053d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053d4:	6013      	str	r3, [r2, #0]
 80053d6:	e013      	b.n	8005400 <HAL_RCC_OscConfig+0x298>
 80053d8:	40021000 	.word	0x40021000
 80053dc:	0800c99c 	.word	0x0800c99c
 80053e0:	20000000 	.word	0x20000000
 80053e4:	20000004 	.word	0x20000004
 80053e8:	4ba0      	ldr	r3, [pc, #640]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a9f      	ldr	r2, [pc, #636]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80053ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	4b9d      	ldr	r3, [pc, #628]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a9c      	ldr	r2, [pc, #624]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80053fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d013      	beq.n	8005430 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005408:	f7fc f9b4 	bl	8001774 <HAL_GetTick>
 800540c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800540e:	e008      	b.n	8005422 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005410:	f7fc f9b0 	bl	8001774 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	2b64      	cmp	r3, #100	@ 0x64
 800541c:	d901      	bls.n	8005422 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e2b4      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005422:	4b92      	ldr	r3, [pc, #584]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d0f0      	beq.n	8005410 <HAL_RCC_OscConfig+0x2a8>
 800542e:	e014      	b.n	800545a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005430:	f7fc f9a0 	bl	8001774 <HAL_GetTick>
 8005434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005436:	e008      	b.n	800544a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005438:	f7fc f99c 	bl	8001774 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	2b64      	cmp	r3, #100	@ 0x64
 8005444:	d901      	bls.n	800544a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e2a0      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800544a:	4b88      	ldr	r3, [pc, #544]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1f0      	bne.n	8005438 <HAL_RCC_OscConfig+0x2d0>
 8005456:	e000      	b.n	800545a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d060      	beq.n	8005528 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	2b04      	cmp	r3, #4
 800546a:	d005      	beq.n	8005478 <HAL_RCC_OscConfig+0x310>
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	2b0c      	cmp	r3, #12
 8005470:	d119      	bne.n	80054a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	2b02      	cmp	r3, #2
 8005476:	d116      	bne.n	80054a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005478:	4b7c      	ldr	r3, [pc, #496]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005480:	2b00      	cmp	r3, #0
 8005482:	d005      	beq.n	8005490 <HAL_RCC_OscConfig+0x328>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e27d      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005490:	4b76      	ldr	r3, [pc, #472]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	061b      	lsls	r3, r3, #24
 800549e:	4973      	ldr	r1, [pc, #460]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054a4:	e040      	b.n	8005528 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d023      	beq.n	80054f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054ae:	4b6f      	ldr	r3, [pc, #444]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a6e      	ldr	r2, [pc, #440]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ba:	f7fc f95b 	bl	8001774 <HAL_GetTick>
 80054be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054c0:	e008      	b.n	80054d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054c2:	f7fc f957 	bl	8001774 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d901      	bls.n	80054d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e25b      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054d4:	4b65      	ldr	r3, [pc, #404]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d0f0      	beq.n	80054c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054e0:	4b62      	ldr	r3, [pc, #392]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	691b      	ldr	r3, [r3, #16]
 80054ec:	061b      	lsls	r3, r3, #24
 80054ee:	495f      	ldr	r1, [pc, #380]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	604b      	str	r3, [r1, #4]
 80054f4:	e018      	b.n	8005528 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054f6:	4b5d      	ldr	r3, [pc, #372]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a5c      	ldr	r2, [pc, #368]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80054fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005502:	f7fc f937 	bl	8001774 <HAL_GetTick>
 8005506:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005508:	e008      	b.n	800551c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800550a:	f7fc f933 	bl	8001774 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d901      	bls.n	800551c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e237      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800551c:	4b53      	ldr	r3, [pc, #332]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1f0      	bne.n	800550a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b00      	cmp	r3, #0
 8005532:	d03c      	beq.n	80055ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	695b      	ldr	r3, [r3, #20]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d01c      	beq.n	8005576 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800553c:	4b4b      	ldr	r3, [pc, #300]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800553e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005542:	4a4a      	ldr	r2, [pc, #296]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005544:	f043 0301 	orr.w	r3, r3, #1
 8005548:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800554c:	f7fc f912 	bl	8001774 <HAL_GetTick>
 8005550:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005552:	e008      	b.n	8005566 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005554:	f7fc f90e 	bl	8001774 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e212      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005566:	4b41      	ldr	r3, [pc, #260]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005568:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d0ef      	beq.n	8005554 <HAL_RCC_OscConfig+0x3ec>
 8005574:	e01b      	b.n	80055ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005576:	4b3d      	ldr	r3, [pc, #244]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005578:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800557c:	4a3b      	ldr	r2, [pc, #236]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800557e:	f023 0301 	bic.w	r3, r3, #1
 8005582:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005586:	f7fc f8f5 	bl	8001774 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800558e:	f7fc f8f1 	bl	8001774 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e1f5      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055a0:	4b32      	ldr	r3, [pc, #200]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80055a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1ef      	bne.n	800558e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0304 	and.w	r3, r3, #4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 80a6 	beq.w	8005708 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055bc:	2300      	movs	r3, #0
 80055be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80055c0:	4b2a      	ldr	r3, [pc, #168]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80055c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10d      	bne.n	80055e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055cc:	4b27      	ldr	r3, [pc, #156]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80055ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d0:	4a26      	ldr	r2, [pc, #152]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80055d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80055d8:	4b24      	ldr	r3, [pc, #144]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 80055da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e0:	60bb      	str	r3, [r7, #8]
 80055e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055e4:	2301      	movs	r3, #1
 80055e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055e8:	4b21      	ldr	r3, [pc, #132]	@ (8005670 <HAL_RCC_OscConfig+0x508>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d118      	bne.n	8005626 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005670 <HAL_RCC_OscConfig+0x508>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005670 <HAL_RCC_OscConfig+0x508>)
 80055fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005600:	f7fc f8b8 	bl	8001774 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005608:	f7fc f8b4 	bl	8001774 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e1b8      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800561a:	4b15      	ldr	r3, [pc, #84]	@ (8005670 <HAL_RCC_OscConfig+0x508>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f0      	beq.n	8005608 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d108      	bne.n	8005640 <HAL_RCC_OscConfig+0x4d8>
 800562e:	4b0f      	ldr	r3, [pc, #60]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005634:	4a0d      	ldr	r2, [pc, #52]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005636:	f043 0301 	orr.w	r3, r3, #1
 800563a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800563e:	e029      	b.n	8005694 <HAL_RCC_OscConfig+0x52c>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	2b05      	cmp	r3, #5
 8005646:	d115      	bne.n	8005674 <HAL_RCC_OscConfig+0x50c>
 8005648:	4b08      	ldr	r3, [pc, #32]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800564a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800564e:	4a07      	ldr	r2, [pc, #28]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005650:	f043 0304 	orr.w	r3, r3, #4
 8005654:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005658:	4b04      	ldr	r3, [pc, #16]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 800565a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800565e:	4a03      	ldr	r2, [pc, #12]	@ (800566c <HAL_RCC_OscConfig+0x504>)
 8005660:	f043 0301 	orr.w	r3, r3, #1
 8005664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005668:	e014      	b.n	8005694 <HAL_RCC_OscConfig+0x52c>
 800566a:	bf00      	nop
 800566c:	40021000 	.word	0x40021000
 8005670:	40007000 	.word	0x40007000
 8005674:	4b9d      	ldr	r3, [pc, #628]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800567a:	4a9c      	ldr	r2, [pc, #624]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 800567c:	f023 0301 	bic.w	r3, r3, #1
 8005680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005684:	4b99      	ldr	r3, [pc, #612]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800568a:	4a98      	ldr	r2, [pc, #608]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 800568c:	f023 0304 	bic.w	r3, r3, #4
 8005690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d016      	beq.n	80056ca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800569c:	f7fc f86a 	bl	8001774 <HAL_GetTick>
 80056a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056a2:	e00a      	b.n	80056ba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056a4:	f7fc f866 	bl	8001774 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e168      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ba:	4b8c      	ldr	r3, [pc, #560]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80056bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0ed      	beq.n	80056a4 <HAL_RCC_OscConfig+0x53c>
 80056c8:	e015      	b.n	80056f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ca:	f7fc f853 	bl	8001774 <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056d0:	e00a      	b.n	80056e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d2:	f7fc f84f 	bl	8001774 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d901      	bls.n	80056e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e151      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056e8:	4b80      	ldr	r3, [pc, #512]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80056ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1ed      	bne.n	80056d2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056f6:	7ffb      	ldrb	r3, [r7, #31]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d105      	bne.n	8005708 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056fc:	4b7b      	ldr	r3, [pc, #492]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80056fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005700:	4a7a      	ldr	r2, [pc, #488]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005702:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005706:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	2b00      	cmp	r3, #0
 8005712:	d03c      	beq.n	800578e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01c      	beq.n	8005756 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800571c:	4b73      	ldr	r3, [pc, #460]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 800571e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005722:	4a72      	ldr	r2, [pc, #456]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005724:	f043 0301 	orr.w	r3, r3, #1
 8005728:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572c:	f7fc f822 	bl	8001774 <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005734:	f7fc f81e 	bl	8001774 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e122      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005746:	4b69      	ldr	r3, [pc, #420]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005748:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0ef      	beq.n	8005734 <HAL_RCC_OscConfig+0x5cc>
 8005754:	e01b      	b.n	800578e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005756:	4b65      	ldr	r3, [pc, #404]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005758:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800575c:	4a63      	ldr	r2, [pc, #396]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 800575e:	f023 0301 	bic.w	r3, r3, #1
 8005762:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005766:	f7fc f805 	bl	8001774 <HAL_GetTick>
 800576a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800576c:	e008      	b.n	8005780 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800576e:	f7fc f801 	bl	8001774 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e105      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005780:	4b5a      	ldr	r3, [pc, #360]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005782:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1ef      	bne.n	800576e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 80f9 	beq.w	800598a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579c:	2b02      	cmp	r3, #2
 800579e:	f040 80cf 	bne.w	8005940 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80057a2:	4b52      	ldr	r3, [pc, #328]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f003 0203 	and.w	r2, r3, #3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d12c      	bne.n	8005810 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c0:	3b01      	subs	r3, #1
 80057c2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d123      	bne.n	8005810 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d11b      	bne.n	8005810 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d113      	bne.n	8005810 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f2:	085b      	lsrs	r3, r3, #1
 80057f4:	3b01      	subs	r3, #1
 80057f6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d109      	bne.n	8005810 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005806:	085b      	lsrs	r3, r3, #1
 8005808:	3b01      	subs	r3, #1
 800580a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800580c:	429a      	cmp	r2, r3
 800580e:	d071      	beq.n	80058f4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	2b0c      	cmp	r3, #12
 8005814:	d068      	beq.n	80058e8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005816:	4b35      	ldr	r3, [pc, #212]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d105      	bne.n	800582e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005822:	4b32      	ldr	r3, [pc, #200]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e0ac      	b.n	800598c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005832:	4b2e      	ldr	r3, [pc, #184]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a2d      	ldr	r2, [pc, #180]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005838:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800583c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800583e:	f7fb ff99 	bl	8001774 <HAL_GetTick>
 8005842:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005844:	e008      	b.n	8005858 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005846:	f7fb ff95 	bl	8001774 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e099      	b.n	800598c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005858:	4b24      	ldr	r3, [pc, #144]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1f0      	bne.n	8005846 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005864:	4b21      	ldr	r3, [pc, #132]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 8005866:	68da      	ldr	r2, [r3, #12]
 8005868:	4b21      	ldr	r3, [pc, #132]	@ (80058f0 <HAL_RCC_OscConfig+0x788>)
 800586a:	4013      	ands	r3, r2
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005874:	3a01      	subs	r2, #1
 8005876:	0112      	lsls	r2, r2, #4
 8005878:	4311      	orrs	r1, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800587e:	0212      	lsls	r2, r2, #8
 8005880:	4311      	orrs	r1, r2
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005886:	0852      	lsrs	r2, r2, #1
 8005888:	3a01      	subs	r2, #1
 800588a:	0552      	lsls	r2, r2, #21
 800588c:	4311      	orrs	r1, r2
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005892:	0852      	lsrs	r2, r2, #1
 8005894:	3a01      	subs	r2, #1
 8005896:	0652      	lsls	r2, r2, #25
 8005898:	4311      	orrs	r1, r2
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800589e:	06d2      	lsls	r2, r2, #27
 80058a0:	430a      	orrs	r2, r1
 80058a2:	4912      	ldr	r1, [pc, #72]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80058a8:	4b10      	ldr	r3, [pc, #64]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a0f      	ldr	r2, [pc, #60]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80058ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058b4:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	4a0c      	ldr	r2, [pc, #48]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80058ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058c0:	f7fb ff58 	bl	8001774 <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058c8:	f7fb ff54 	bl	8001774 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e058      	b.n	800598c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058da:	4b04      	ldr	r3, [pc, #16]	@ (80058ec <HAL_RCC_OscConfig+0x784>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0f0      	beq.n	80058c8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058e6:	e050      	b.n	800598a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e04f      	b.n	800598c <HAL_RCC_OscConfig+0x824>
 80058ec:	40021000 	.word	0x40021000
 80058f0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058f4:	4b27      	ldr	r3, [pc, #156]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d144      	bne.n	800598a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005900:	4b24      	ldr	r3, [pc, #144]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a23      	ldr	r2, [pc, #140]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 8005906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800590a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800590c:	4b21      	ldr	r3, [pc, #132]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	4a20      	ldr	r2, [pc, #128]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 8005912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005916:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005918:	f7fb ff2c 	bl	8001774 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800591e:	e008      	b.n	8005932 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005920:	f7fb ff28 	bl	8001774 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b02      	cmp	r3, #2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e02c      	b.n	800598c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005932:	4b18      	ldr	r3, [pc, #96]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d0f0      	beq.n	8005920 <HAL_RCC_OscConfig+0x7b8>
 800593e:	e024      	b.n	800598a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	2b0c      	cmp	r3, #12
 8005944:	d01f      	beq.n	8005986 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005946:	4b13      	ldr	r3, [pc, #76]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a12      	ldr	r2, [pc, #72]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 800594c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005952:	f7fb ff0f 	bl	8001774 <HAL_GetTick>
 8005956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005958:	e008      	b.n	800596c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800595a:	f7fb ff0b 	bl	8001774 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d901      	bls.n	800596c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e00f      	b.n	800598c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800596c:	4b09      	ldr	r3, [pc, #36]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1f0      	bne.n	800595a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005978:	4b06      	ldr	r3, [pc, #24]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	4905      	ldr	r1, [pc, #20]	@ (8005994 <HAL_RCC_OscConfig+0x82c>)
 800597e:	4b06      	ldr	r3, [pc, #24]	@ (8005998 <HAL_RCC_OscConfig+0x830>)
 8005980:	4013      	ands	r3, r2
 8005982:	60cb      	str	r3, [r1, #12]
 8005984:	e001      	b.n	800598a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e000      	b.n	800598c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3720      	adds	r7, #32
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	40021000 	.word	0x40021000
 8005998:	feeefffc 	.word	0xfeeefffc

0800599c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059a6:	2300      	movs	r3, #0
 80059a8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e11d      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059b4:	4b90      	ldr	r3, [pc, #576]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 030f 	and.w	r3, r3, #15
 80059bc:	683a      	ldr	r2, [r7, #0]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d910      	bls.n	80059e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c2:	4b8d      	ldr	r3, [pc, #564]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f023 020f 	bic.w	r2, r3, #15
 80059ca:	498b      	ldr	r1, [pc, #556]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d2:	4b89      	ldr	r3, [pc, #548]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d001      	beq.n	80059e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e105      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d010      	beq.n	8005a12 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	4b81      	ldr	r3, [pc, #516]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d908      	bls.n	8005a12 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a00:	4b7e      	ldr	r3, [pc, #504]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	497b      	ldr	r1, [pc, #492]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d079      	beq.n	8005b12 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	2b03      	cmp	r3, #3
 8005a24:	d11e      	bne.n	8005a64 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a26:	4b75      	ldr	r3, [pc, #468]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e0dc      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005a36:	f000 fa09 	bl	8005e4c <RCC_GetSysClockFreqFromPLLSource>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	4a70      	ldr	r2, [pc, #448]	@ (8005c00 <HAL_RCC_ClockConfig+0x264>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d946      	bls.n	8005ad0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005a42:	4b6e      	ldr	r3, [pc, #440]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d140      	bne.n	8005ad0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a4e:	4b6b      	ldr	r3, [pc, #428]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a56:	4a69      	ldr	r2, [pc, #420]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a5e:	2380      	movs	r3, #128	@ 0x80
 8005a60:	617b      	str	r3, [r7, #20]
 8005a62:	e035      	b.n	8005ad0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d107      	bne.n	8005a7c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a6c:	4b63      	ldr	r3, [pc, #396]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d115      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e0b9      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d107      	bne.n	8005a94 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a84:	4b5d      	ldr	r3, [pc, #372]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e0ad      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a94:	4b59      	ldr	r3, [pc, #356]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e0a5      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005aa4:	f000 f8b4 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	4a55      	ldr	r2, [pc, #340]	@ (8005c00 <HAL_RCC_ClockConfig+0x264>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d90f      	bls.n	8005ad0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005ab0:	4b52      	ldr	r3, [pc, #328]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d109      	bne.n	8005ad0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005abc:	4b4f      	ldr	r3, [pc, #316]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ac4:	4a4d      	ldr	r2, [pc, #308]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aca:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005acc:	2380      	movs	r3, #128	@ 0x80
 8005ace:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ad0:	4b4a      	ldr	r3, [pc, #296]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f023 0203 	bic.w	r2, r3, #3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	4947      	ldr	r1, [pc, #284]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ae2:	f7fb fe47 	bl	8001774 <HAL_GetTick>
 8005ae6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ae8:	e00a      	b.n	8005b00 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aea:	f7fb fe43 	bl	8001774 <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d901      	bls.n	8005b00 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e077      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b00:	4b3e      	ldr	r3, [pc, #248]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f003 020c 	and.w	r2, r3, #12
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d1eb      	bne.n	8005aea <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	2b80      	cmp	r3, #128	@ 0x80
 8005b16:	d105      	bne.n	8005b24 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b18:	4b38      	ldr	r3, [pc, #224]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	4a37      	ldr	r2, [pc, #220]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b22:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d010      	beq.n	8005b52 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689a      	ldr	r2, [r3, #8]
 8005b34:	4b31      	ldr	r3, [pc, #196]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d208      	bcs.n	8005b52 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b40:	4b2e      	ldr	r3, [pc, #184]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	492b      	ldr	r1, [pc, #172]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b52:	4b29      	ldr	r3, [pc, #164]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 030f 	and.w	r3, r3, #15
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d210      	bcs.n	8005b82 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b60:	4b25      	ldr	r3, [pc, #148]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f023 020f 	bic.w	r2, r3, #15
 8005b68:	4923      	ldr	r1, [pc, #140]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b70:	4b21      	ldr	r3, [pc, #132]	@ (8005bf8 <HAL_RCC_ClockConfig+0x25c>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 030f 	and.w	r3, r3, #15
 8005b78:	683a      	ldr	r2, [r7, #0]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d001      	beq.n	8005b82 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e036      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d008      	beq.n	8005ba0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	4918      	ldr	r1, [pc, #96]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0308 	and.w	r3, r3, #8
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d009      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bac:	4b13      	ldr	r3, [pc, #76]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	4910      	ldr	r1, [pc, #64]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bc0:	f000 f826 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bfc <HAL_RCC_ClockConfig+0x260>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	091b      	lsrs	r3, r3, #4
 8005bcc:	f003 030f 	and.w	r3, r3, #15
 8005bd0:	490c      	ldr	r1, [pc, #48]	@ (8005c04 <HAL_RCC_ClockConfig+0x268>)
 8005bd2:	5ccb      	ldrb	r3, [r1, r3]
 8005bd4:	f003 031f 	and.w	r3, r3, #31
 8005bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8005c08 <HAL_RCC_ClockConfig+0x26c>)
 8005bde:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005be0:	4b0a      	ldr	r3, [pc, #40]	@ (8005c0c <HAL_RCC_ClockConfig+0x270>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fb fd75 	bl	80016d4 <HAL_InitTick>
 8005bea:	4603      	mov	r3, r0
 8005bec:	73fb      	strb	r3, [r7, #15]

  return status;
 8005bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3718      	adds	r7, #24
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40022000 	.word	0x40022000
 8005bfc:	40021000 	.word	0x40021000
 8005c00:	04c4b400 	.word	0x04c4b400
 8005c04:	0800c99c 	.word	0x0800c99c
 8005c08:	20000000 	.word	0x20000000
 8005c0c:	20000004 	.word	0x20000004

08005c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b089      	sub	sp, #36	@ 0x24
 8005c14:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c16:	2300      	movs	r3, #0
 8005c18:	61fb      	str	r3, [r7, #28]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 030c 	and.w	r3, r3, #12
 8005c26:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c28:	4b3b      	ldr	r3, [pc, #236]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	f003 0303 	and.w	r3, r3, #3
 8005c30:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d005      	beq.n	8005c44 <HAL_RCC_GetSysClockFreq+0x34>
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	2b0c      	cmp	r3, #12
 8005c3c:	d121      	bne.n	8005c82 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d11e      	bne.n	8005c82 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c44:	4b34      	ldr	r3, [pc, #208]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0308 	and.w	r3, r3, #8
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d107      	bne.n	8005c60 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c50:	4b31      	ldr	r3, [pc, #196]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c56:	0a1b      	lsrs	r3, r3, #8
 8005c58:	f003 030f 	and.w	r3, r3, #15
 8005c5c:	61fb      	str	r3, [r7, #28]
 8005c5e:	e005      	b.n	8005c6c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c60:	4b2d      	ldr	r3, [pc, #180]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	091b      	lsrs	r3, r3, #4
 8005c66:	f003 030f 	and.w	r3, r3, #15
 8005c6a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c6c:	4a2b      	ldr	r2, [pc, #172]	@ (8005d1c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c74:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10d      	bne.n	8005c98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c80:	e00a      	b.n	8005c98 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d102      	bne.n	8005c8e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c88:	4b25      	ldr	r3, [pc, #148]	@ (8005d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c8a:	61bb      	str	r3, [r7, #24]
 8005c8c:	e004      	b.n	8005c98 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d101      	bne.n	8005c98 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c94:	4b23      	ldr	r3, [pc, #140]	@ (8005d24 <HAL_RCC_GetSysClockFreq+0x114>)
 8005c96:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	2b0c      	cmp	r3, #12
 8005c9c:	d134      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d003      	beq.n	8005cb6 <HAL_RCC_GetSysClockFreq+0xa6>
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	2b03      	cmp	r3, #3
 8005cb2:	d003      	beq.n	8005cbc <HAL_RCC_GetSysClockFreq+0xac>
 8005cb4:	e005      	b.n	8005cc2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8005d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cb8:	617b      	str	r3, [r7, #20]
      break;
 8005cba:	e005      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005cbc:	4b19      	ldr	r3, [pc, #100]	@ (8005d24 <HAL_RCC_GetSysClockFreq+0x114>)
 8005cbe:	617b      	str	r3, [r7, #20]
      break;
 8005cc0:	e002      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	617b      	str	r3, [r7, #20]
      break;
 8005cc6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cc8:	4b13      	ldr	r3, [pc, #76]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	091b      	lsrs	r3, r3, #4
 8005cce:	f003 030f 	and.w	r3, r3, #15
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005cd6:	4b10      	ldr	r3, [pc, #64]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	0a1b      	lsrs	r3, r3, #8
 8005cdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	fb03 f202 	mul.w	r2, r3, r2
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cee:	4b0a      	ldr	r3, [pc, #40]	@ (8005d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	0e5b      	lsrs	r3, r3, #25
 8005cf4:	f003 0303 	and.w	r3, r3, #3
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d06:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d08:	69bb      	ldr	r3, [r7, #24]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3724      	adds	r7, #36	@ 0x24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	40021000 	.word	0x40021000
 8005d1c:	0800c9b4 	.word	0x0800c9b4
 8005d20:	00f42400 	.word	0x00f42400
 8005d24:	007a1200 	.word	0x007a1200

08005d28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d2c:	4b03      	ldr	r3, [pc, #12]	@ (8005d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20000000 	.word	0x20000000

08005d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d44:	f7ff fff0 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	4b06      	ldr	r3, [pc, #24]	@ (8005d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	0a1b      	lsrs	r3, r3, #8
 8005d50:	f003 0307 	and.w	r3, r3, #7
 8005d54:	4904      	ldr	r1, [pc, #16]	@ (8005d68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d56:	5ccb      	ldrb	r3, [r1, r3]
 8005d58:	f003 031f 	and.w	r3, r3, #31
 8005d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40021000 	.word	0x40021000
 8005d68:	0800c9ac 	.word	0x0800c9ac

08005d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d70:	f7ff ffda 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 8005d74:	4602      	mov	r2, r0
 8005d76:	4b06      	ldr	r3, [pc, #24]	@ (8005d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	0adb      	lsrs	r3, r3, #11
 8005d7c:	f003 0307 	and.w	r3, r3, #7
 8005d80:	4904      	ldr	r1, [pc, #16]	@ (8005d94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d82:	5ccb      	ldrb	r3, [r1, r3]
 8005d84:	f003 031f 	and.w	r3, r3, #31
 8005d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	40021000 	.word	0x40021000
 8005d94:	0800c9ac 	.word	0x0800c9ac

08005d98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005da0:	2300      	movs	r3, #0
 8005da2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005da4:	4b27      	ldr	r3, [pc, #156]	@ (8005e44 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005db0:	f7ff f8f6 	bl	8004fa0 <HAL_PWREx_GetVoltageRange>
 8005db4:	6178      	str	r0, [r7, #20]
 8005db6:	e014      	b.n	8005de2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005db8:	4b22      	ldr	r3, [pc, #136]	@ (8005e44 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dbc:	4a21      	ldr	r2, [pc, #132]	@ (8005e44 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8005e44 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005dd0:	f7ff f8e6 	bl	8004fa0 <HAL_PWREx_GetVoltageRange>
 8005dd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e44 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dda:	4a1a      	ldr	r2, [pc, #104]	@ (8005e44 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ddc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005de0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005de8:	d10b      	bne.n	8005e02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b80      	cmp	r3, #128	@ 0x80
 8005dee:	d913      	bls.n	8005e18 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2ba0      	cmp	r3, #160	@ 0xa0
 8005df4:	d902      	bls.n	8005dfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005df6:	2302      	movs	r3, #2
 8005df8:	613b      	str	r3, [r7, #16]
 8005dfa:	e00d      	b.n	8005e18 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	613b      	str	r3, [r7, #16]
 8005e00:	e00a      	b.n	8005e18 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e06:	d902      	bls.n	8005e0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005e08:	2302      	movs	r3, #2
 8005e0a:	613b      	str	r3, [r7, #16]
 8005e0c:	e004      	b.n	8005e18 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b70      	cmp	r3, #112	@ 0x70
 8005e12:	d101      	bne.n	8005e18 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e14:	2301      	movs	r3, #1
 8005e16:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e18:	4b0b      	ldr	r3, [pc, #44]	@ (8005e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f023 020f 	bic.w	r2, r3, #15
 8005e20:	4909      	ldr	r1, [pc, #36]	@ (8005e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e28:	4b07      	ldr	r3, [pc, #28]	@ (8005e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d001      	beq.n	8005e3a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e000      	b.n	8005e3c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3718      	adds	r7, #24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40021000 	.word	0x40021000
 8005e48:	40022000 	.word	0x40022000

08005e4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e52:	4b2d      	ldr	r3, [pc, #180]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	f003 0303 	and.w	r3, r3, #3
 8005e5a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2b03      	cmp	r3, #3
 8005e60:	d00b      	beq.n	8005e7a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2b03      	cmp	r3, #3
 8005e66:	d825      	bhi.n	8005eb4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d008      	beq.n	8005e80 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d11f      	bne.n	8005eb4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005e74:	4b25      	ldr	r3, [pc, #148]	@ (8005f0c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e76:	613b      	str	r3, [r7, #16]
    break;
 8005e78:	e01f      	b.n	8005eba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005e7a:	4b25      	ldr	r3, [pc, #148]	@ (8005f10 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005e7c:	613b      	str	r3, [r7, #16]
    break;
 8005e7e:	e01c      	b.n	8005eba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e80:	4b21      	ldr	r3, [pc, #132]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d107      	bne.n	8005e9c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e92:	0a1b      	lsrs	r3, r3, #8
 8005e94:	f003 030f 	and.w	r3, r3, #15
 8005e98:	617b      	str	r3, [r7, #20]
 8005e9a:	e005      	b.n	8005ea8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	091b      	lsrs	r3, r3, #4
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005ea8:	4a1a      	ldr	r2, [pc, #104]	@ (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eb0:	613b      	str	r3, [r7, #16]
    break;
 8005eb2:	e002      	b.n	8005eba <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	613b      	str	r3, [r7, #16]
    break;
 8005eb8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005eba:	4b13      	ldr	r3, [pc, #76]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	091b      	lsrs	r3, r3, #4
 8005ec0:	f003 030f 	and.w	r3, r3, #15
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	0a1b      	lsrs	r3, r3, #8
 8005ece:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	fb03 f202 	mul.w	r2, r3, r2
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ede:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ee0:	4b09      	ldr	r3, [pc, #36]	@ (8005f08 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	0e5b      	lsrs	r3, r3, #25
 8005ee6:	f003 0303 	and.w	r3, r3, #3
 8005eea:	3301      	adds	r3, #1
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005efa:	683b      	ldr	r3, [r7, #0]
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	371c      	adds	r7, #28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	40021000 	.word	0x40021000
 8005f0c:	00f42400 	.word	0x00f42400
 8005f10:	007a1200 	.word	0x007a1200
 8005f14:	0800c9b4 	.word	0x0800c9b4

08005f18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f20:	2300      	movs	r3, #0
 8005f22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f24:	2300      	movs	r3, #0
 8005f26:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d040      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f38:	2b80      	cmp	r3, #128	@ 0x80
 8005f3a:	d02a      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f3c:	2b80      	cmp	r3, #128	@ 0x80
 8005f3e:	d825      	bhi.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f40:	2b60      	cmp	r3, #96	@ 0x60
 8005f42:	d026      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f44:	2b60      	cmp	r3, #96	@ 0x60
 8005f46:	d821      	bhi.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f48:	2b40      	cmp	r3, #64	@ 0x40
 8005f4a:	d006      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005f4c:	2b40      	cmp	r3, #64	@ 0x40
 8005f4e:	d81d      	bhi.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d009      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005f54:	2b20      	cmp	r3, #32
 8005f56:	d010      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005f58:	e018      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f5a:	4b89      	ldr	r3, [pc, #548]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	4a88      	ldr	r2, [pc, #544]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f64:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f66:	e015      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	3304      	adds	r3, #4
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fb02 	bl	8006578 <RCCEx_PLLSAI1_Config>
 8005f74:	4603      	mov	r3, r0
 8005f76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f78:	e00c      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	3320      	adds	r3, #32
 8005f7e:	2100      	movs	r1, #0
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fbed 	bl	8006760 <RCCEx_PLLSAI2_Config>
 8005f86:	4603      	mov	r3, r0
 8005f88:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f8a:	e003      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	74fb      	strb	r3, [r7, #19]
      break;
 8005f90:	e000      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005f92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f94:	7cfb      	ldrb	r3, [r7, #19]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10b      	bne.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f9a:	4b79      	ldr	r3, [pc, #484]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fa0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fa8:	4975      	ldr	r1, [pc, #468]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005fb0:	e001      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fb2:	7cfb      	ldrb	r3, [r7, #19]
 8005fb4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d047      	beq.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fca:	d030      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd0:	d82a      	bhi.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fd6:	d02a      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fdc:	d824      	bhi.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fe2:	d008      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fe8:	d81e      	bhi.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ff2:	d010      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005ff4:	e018      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005ff6:	4b62      	ldr	r3, [pc, #392]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	4a61      	ldr	r2, [pc, #388]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006000:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006002:	e015      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3304      	adds	r3, #4
 8006008:	2100      	movs	r1, #0
 800600a:	4618      	mov	r0, r3
 800600c:	f000 fab4 	bl	8006578 <RCCEx_PLLSAI1_Config>
 8006010:	4603      	mov	r3, r0
 8006012:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006014:	e00c      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	3320      	adds	r3, #32
 800601a:	2100      	movs	r1, #0
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fb9f 	bl	8006760 <RCCEx_PLLSAI2_Config>
 8006022:	4603      	mov	r3, r0
 8006024:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006026:	e003      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	74fb      	strb	r3, [r7, #19]
      break;
 800602c:	e000      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800602e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006030:	7cfb      	ldrb	r3, [r7, #19]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10b      	bne.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006036:	4b52      	ldr	r3, [pc, #328]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006038:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800603c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006044:	494e      	ldr	r1, [pc, #312]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006046:	4313      	orrs	r3, r2
 8006048:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800604c:	e001      	b.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800604e:	7cfb      	ldrb	r3, [r7, #19]
 8006050:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800605a:	2b00      	cmp	r3, #0
 800605c:	f000 809f 	beq.w	800619e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006060:	2300      	movs	r3, #0
 8006062:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006064:	4b46      	ldr	r3, [pc, #280]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006074:	2300      	movs	r3, #0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00d      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800607a:	4b41      	ldr	r3, [pc, #260]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800607c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800607e:	4a40      	ldr	r2, [pc, #256]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006084:	6593      	str	r3, [r2, #88]	@ 0x58
 8006086:	4b3e      	ldr	r3, [pc, #248]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800608e:	60bb      	str	r3, [r7, #8]
 8006090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006092:	2301      	movs	r3, #1
 8006094:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006096:	4b3b      	ldr	r3, [pc, #236]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a3a      	ldr	r2, [pc, #232]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800609c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060a2:	f7fb fb67 	bl	8001774 <HAL_GetTick>
 80060a6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060a8:	e009      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060aa:	f7fb fb63 	bl	8001774 <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d902      	bls.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	74fb      	strb	r3, [r7, #19]
        break;
 80060bc:	e005      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060be:	4b31      	ldr	r3, [pc, #196]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0ef      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80060ca:	7cfb      	ldrb	r3, [r7, #19]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d15b      	bne.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060d0:	4b2b      	ldr	r3, [pc, #172]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060da:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d01f      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d019      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060ee:	4b24      	ldr	r3, [pc, #144]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060f8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060fa:	4b21      	ldr	r3, [pc, #132]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006100:	4a1f      	ldr	r2, [pc, #124]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006106:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800610a:	4b1d      	ldr	r3, [pc, #116]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800610c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006110:	4a1b      	ldr	r2, [pc, #108]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006116:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800611a:	4a19      	ldr	r2, [pc, #100]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f003 0301 	and.w	r3, r3, #1
 8006128:	2b00      	cmp	r3, #0
 800612a:	d016      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612c:	f7fb fb22 	bl	8001774 <HAL_GetTick>
 8006130:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006132:	e00b      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006134:	f7fb fb1e 	bl	8001774 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006142:	4293      	cmp	r3, r2
 8006144:	d902      	bls.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	74fb      	strb	r3, [r7, #19]
            break;
 800614a:	e006      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800614c:	4b0c      	ldr	r3, [pc, #48]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800614e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0ec      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800615a:	7cfb      	ldrb	r3, [r7, #19]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d10c      	bne.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006160:	4b07      	ldr	r3, [pc, #28]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006166:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006170:	4903      	ldr	r1, [pc, #12]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006172:	4313      	orrs	r3, r2
 8006174:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006178:	e008      	b.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800617a:	7cfb      	ldrb	r3, [r7, #19]
 800617c:	74bb      	strb	r3, [r7, #18]
 800617e:	e005      	b.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006180:	40021000 	.word	0x40021000
 8006184:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006188:	7cfb      	ldrb	r3, [r7, #19]
 800618a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800618c:	7c7b      	ldrb	r3, [r7, #17]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d105      	bne.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006192:	4ba0      	ldr	r3, [pc, #640]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006196:	4a9f      	ldr	r2, [pc, #636]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006198:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800619c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061aa:	4b9a      	ldr	r3, [pc, #616]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b0:	f023 0203 	bic.w	r2, r3, #3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b8:	4996      	ldr	r1, [pc, #600]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00a      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061cc:	4b91      	ldr	r3, [pc, #580]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d2:	f023 020c 	bic.w	r2, r3, #12
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061da:	498e      	ldr	r1, [pc, #568]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0304 	and.w	r3, r3, #4
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061ee:	4b89      	ldr	r3, [pc, #548]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061fc:	4985      	ldr	r1, [pc, #532]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0308 	and.w	r3, r3, #8
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00a      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006210:	4b80      	ldr	r3, [pc, #512]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006216:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800621e:	497d      	ldr	r1, [pc, #500]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006220:	4313      	orrs	r3, r2
 8006222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0310 	and.w	r3, r3, #16
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00a      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006232:	4b78      	ldr	r3, [pc, #480]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006238:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006240:	4974      	ldr	r1, [pc, #464]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006242:	4313      	orrs	r3, r2
 8006244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0320 	and.w	r3, r3, #32
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00a      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006254:	4b6f      	ldr	r3, [pc, #444]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800625a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006262:	496c      	ldr	r1, [pc, #432]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006264:	4313      	orrs	r3, r2
 8006266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00a      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006276:	4b67      	ldr	r3, [pc, #412]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006284:	4963      	ldr	r1, [pc, #396]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006286:	4313      	orrs	r3, r2
 8006288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00a      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006298:	4b5e      	ldr	r3, [pc, #376]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800629a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800629e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062a6:	495b      	ldr	r1, [pc, #364]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00a      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062ba:	4b56      	ldr	r3, [pc, #344]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062c8:	4952      	ldr	r1, [pc, #328]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00a      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062dc:	4b4d      	ldr	r3, [pc, #308]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ea:	494a      	ldr	r1, [pc, #296]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ec:	4313      	orrs	r3, r2
 80062ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00a      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062fe:	4b45      	ldr	r3, [pc, #276]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006304:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800630c:	4941      	ldr	r1, [pc, #260]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00a      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006320:	4b3c      	ldr	r3, [pc, #240]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006326:	f023 0203 	bic.w	r2, r3, #3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800632e:	4939      	ldr	r1, [pc, #228]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006330:	4313      	orrs	r3, r2
 8006332:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d028      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006342:	4b34      	ldr	r3, [pc, #208]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006348:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006350:	4930      	ldr	r1, [pc, #192]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006352:	4313      	orrs	r3, r2
 8006354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800635c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006360:	d106      	bne.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006362:	4b2c      	ldr	r3, [pc, #176]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	4a2b      	ldr	r2, [pc, #172]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006368:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800636c:	60d3      	str	r3, [r2, #12]
 800636e:	e011      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006374:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006378:	d10c      	bne.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	3304      	adds	r3, #4
 800637e:	2101      	movs	r1, #1
 8006380:	4618      	mov	r0, r3
 8006382:	f000 f8f9 	bl	8006578 <RCCEx_PLLSAI1_Config>
 8006386:	4603      	mov	r3, r0
 8006388:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800638a:	7cfb      	ldrb	r3, [r7, #19]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d001      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006390:	7cfb      	ldrb	r3, [r7, #19]
 8006392:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d04d      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063a8:	d108      	bne.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80063aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063b0:	4a18      	ldr	r2, [pc, #96]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063b6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80063ba:	e012      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80063bc:	4b15      	ldr	r3, [pc, #84]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063c2:	4a14      	ldr	r2, [pc, #80]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063c8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80063cc:	4b11      	ldr	r3, [pc, #68]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063da:	490e      	ldr	r1, [pc, #56]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063ea:	d106      	bne.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063ec:	4b09      	ldr	r3, [pc, #36]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	4a08      	ldr	r2, [pc, #32]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063f6:	60d3      	str	r3, [r2, #12]
 80063f8:	e020      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006402:	d109      	bne.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006404:	4b03      	ldr	r3, [pc, #12]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	4a02      	ldr	r2, [pc, #8]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800640a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800640e:	60d3      	str	r3, [r2, #12]
 8006410:	e014      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006412:	bf00      	nop
 8006414:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800641c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006420:	d10c      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	3304      	adds	r3, #4
 8006426:	2101      	movs	r1, #1
 8006428:	4618      	mov	r0, r3
 800642a:	f000 f8a5 	bl	8006578 <RCCEx_PLLSAI1_Config>
 800642e:	4603      	mov	r3, r0
 8006430:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006432:	7cfb      	ldrb	r3, [r7, #19]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006438:	7cfb      	ldrb	r3, [r7, #19]
 800643a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d028      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006448:	4b4a      	ldr	r3, [pc, #296]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006456:	4947      	ldr	r1, [pc, #284]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006466:	d106      	bne.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006468:	4b42      	ldr	r3, [pc, #264]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	4a41      	ldr	r2, [pc, #260]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800646e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006472:	60d3      	str	r3, [r2, #12]
 8006474:	e011      	b.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800647a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800647e:	d10c      	bne.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	3304      	adds	r3, #4
 8006484:	2101      	movs	r1, #1
 8006486:	4618      	mov	r0, r3
 8006488:	f000 f876 	bl	8006578 <RCCEx_PLLSAI1_Config>
 800648c:	4603      	mov	r3, r0
 800648e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006490:	7cfb      	ldrb	r3, [r7, #19]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006496:	7cfb      	ldrb	r3, [r7, #19]
 8006498:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d01e      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064a6:	4b33      	ldr	r3, [pc, #204]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ac:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b6:	492f      	ldr	r1, [pc, #188]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064c8:	d10c      	bne.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	3304      	adds	r3, #4
 80064ce:	2102      	movs	r1, #2
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 f851 	bl	8006578 <RCCEx_PLLSAI1_Config>
 80064d6:	4603      	mov	r3, r0
 80064d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064da:	7cfb      	ldrb	r3, [r7, #19]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d001      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80064e0:	7cfb      	ldrb	r3, [r7, #19]
 80064e2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00b      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80064f0:	4b20      	ldr	r3, [pc, #128]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064f6:	f023 0204 	bic.w	r2, r3, #4
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006500:	491c      	ldr	r1, [pc, #112]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006502:	4313      	orrs	r3, r2
 8006504:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00b      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006514:	4b17      	ldr	r3, [pc, #92]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006516:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800651a:	f023 0218 	bic.w	r2, r3, #24
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006524:	4913      	ldr	r1, [pc, #76]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006526:	4313      	orrs	r3, r2
 8006528:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d017      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006538:	4b0e      	ldr	r3, [pc, #56]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800653a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800653e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006548:	490a      	ldr	r1, [pc, #40]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800654a:	4313      	orrs	r3, r2
 800654c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006556:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800655a:	d105      	bne.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800655c:	4b05      	ldr	r3, [pc, #20]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	4a04      	ldr	r2, [pc, #16]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006566:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006568:	7cbb      	ldrb	r3, [r7, #18]
}
 800656a:	4618      	mov	r0, r3
 800656c:	3718      	adds	r7, #24
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	40021000 	.word	0x40021000

08006578 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006586:	4b72      	ldr	r3, [pc, #456]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00e      	beq.n	80065b0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006592:	4b6f      	ldr	r3, [pc, #444]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f003 0203 	and.w	r2, r3, #3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d103      	bne.n	80065aa <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
       ||
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d142      	bne.n	8006630 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	73fb      	strb	r3, [r7, #15]
 80065ae:	e03f      	b.n	8006630 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2b03      	cmp	r3, #3
 80065b6:	d018      	beq.n	80065ea <RCCEx_PLLSAI1_Config+0x72>
 80065b8:	2b03      	cmp	r3, #3
 80065ba:	d825      	bhi.n	8006608 <RCCEx_PLLSAI1_Config+0x90>
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d002      	beq.n	80065c6 <RCCEx_PLLSAI1_Config+0x4e>
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d009      	beq.n	80065d8 <RCCEx_PLLSAI1_Config+0x60>
 80065c4:	e020      	b.n	8006608 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065c6:	4b62      	ldr	r3, [pc, #392]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0302 	and.w	r3, r3, #2
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d11d      	bne.n	800660e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065d6:	e01a      	b.n	800660e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065d8:	4b5d      	ldr	r3, [pc, #372]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d116      	bne.n	8006612 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065e8:	e013      	b.n	8006612 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80065ea:	4b59      	ldr	r3, [pc, #356]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10f      	bne.n	8006616 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80065f6:	4b56      	ldr	r3, [pc, #344]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d109      	bne.n	8006616 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006606:	e006      	b.n	8006616 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	73fb      	strb	r3, [r7, #15]
      break;
 800660c:	e004      	b.n	8006618 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800660e:	bf00      	nop
 8006610:	e002      	b.n	8006618 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006612:	bf00      	nop
 8006614:	e000      	b.n	8006618 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006616:	bf00      	nop
    }

    if(status == HAL_OK)
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d108      	bne.n	8006630 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800661e:	4b4c      	ldr	r3, [pc, #304]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	f023 0203 	bic.w	r2, r3, #3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4949      	ldr	r1, [pc, #292]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 800662c:	4313      	orrs	r3, r2
 800662e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006630:	7bfb      	ldrb	r3, [r7, #15]
 8006632:	2b00      	cmp	r3, #0
 8006634:	f040 8086 	bne.w	8006744 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006638:	4b45      	ldr	r3, [pc, #276]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a44      	ldr	r2, [pc, #272]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 800663e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006642:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006644:	f7fb f896 	bl	8001774 <HAL_GetTick>
 8006648:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800664a:	e009      	b.n	8006660 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800664c:	f7fb f892 	bl	8001774 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d902      	bls.n	8006660 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	73fb      	strb	r3, [r7, #15]
        break;
 800665e:	e005      	b.n	800666c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006660:	4b3b      	ldr	r3, [pc, #236]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1ef      	bne.n	800664c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d168      	bne.n	8006744 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d113      	bne.n	80066a0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006678:	4b35      	ldr	r3, [pc, #212]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	4b35      	ldr	r3, [pc, #212]	@ (8006754 <RCCEx_PLLSAI1_Config+0x1dc>)
 800667e:	4013      	ands	r3, r2
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	6892      	ldr	r2, [r2, #8]
 8006684:	0211      	lsls	r1, r2, #8
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	68d2      	ldr	r2, [r2, #12]
 800668a:	06d2      	lsls	r2, r2, #27
 800668c:	4311      	orrs	r1, r2
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	6852      	ldr	r2, [r2, #4]
 8006692:	3a01      	subs	r2, #1
 8006694:	0112      	lsls	r2, r2, #4
 8006696:	430a      	orrs	r2, r1
 8006698:	492d      	ldr	r1, [pc, #180]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 800669a:	4313      	orrs	r3, r2
 800669c:	610b      	str	r3, [r1, #16]
 800669e:	e02d      	b.n	80066fc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d115      	bne.n	80066d2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066a8:	691a      	ldr	r2, [r3, #16]
 80066aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006758 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6892      	ldr	r2, [r2, #8]
 80066b2:	0211      	lsls	r1, r2, #8
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	6912      	ldr	r2, [r2, #16]
 80066b8:	0852      	lsrs	r2, r2, #1
 80066ba:	3a01      	subs	r2, #1
 80066bc:	0552      	lsls	r2, r2, #21
 80066be:	4311      	orrs	r1, r2
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6852      	ldr	r2, [r2, #4]
 80066c4:	3a01      	subs	r2, #1
 80066c6:	0112      	lsls	r2, r2, #4
 80066c8:	430a      	orrs	r2, r1
 80066ca:	4921      	ldr	r1, [pc, #132]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	610b      	str	r3, [r1, #16]
 80066d0:	e014      	b.n	80066fc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	4b21      	ldr	r3, [pc, #132]	@ (800675c <RCCEx_PLLSAI1_Config+0x1e4>)
 80066d8:	4013      	ands	r3, r2
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	6892      	ldr	r2, [r2, #8]
 80066de:	0211      	lsls	r1, r2, #8
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6952      	ldr	r2, [r2, #20]
 80066e4:	0852      	lsrs	r2, r2, #1
 80066e6:	3a01      	subs	r2, #1
 80066e8:	0652      	lsls	r2, r2, #25
 80066ea:	4311      	orrs	r1, r2
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6852      	ldr	r2, [r2, #4]
 80066f0:	3a01      	subs	r2, #1
 80066f2:	0112      	lsls	r2, r2, #4
 80066f4:	430a      	orrs	r2, r1
 80066f6:	4916      	ldr	r1, [pc, #88]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80066fc:	4b14      	ldr	r3, [pc, #80]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a13      	ldr	r2, [pc, #76]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006702:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006706:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006708:	f7fb f834 	bl	8001774 <HAL_GetTick>
 800670c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800670e:	e009      	b.n	8006724 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006710:	f7fb f830 	bl	8001774 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d902      	bls.n	8006724 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	73fb      	strb	r3, [r7, #15]
          break;
 8006722:	e005      	b.n	8006730 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006724:	4b0a      	ldr	r3, [pc, #40]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d0ef      	beq.n	8006710 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006730:	7bfb      	ldrb	r3, [r7, #15]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d106      	bne.n	8006744 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006736:	4b06      	ldr	r3, [pc, #24]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006738:	691a      	ldr	r2, [r3, #16]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	4904      	ldr	r1, [pc, #16]	@ (8006750 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006740:	4313      	orrs	r3, r2
 8006742:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006744:	7bfb      	ldrb	r3, [r7, #15]
}
 8006746:	4618      	mov	r0, r3
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	40021000 	.word	0x40021000
 8006754:	07ff800f 	.word	0x07ff800f
 8006758:	ff9f800f 	.word	0xff9f800f
 800675c:	f9ff800f 	.word	0xf9ff800f

08006760 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800676a:	2300      	movs	r3, #0
 800676c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800676e:	4b72      	ldr	r3, [pc, #456]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	f003 0303 	and.w	r3, r3, #3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00e      	beq.n	8006798 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800677a:	4b6f      	ldr	r3, [pc, #444]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	f003 0203 	and.w	r2, r3, #3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	429a      	cmp	r2, r3
 8006788:	d103      	bne.n	8006792 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
       ||
 800678e:	2b00      	cmp	r3, #0
 8006790:	d142      	bne.n	8006818 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	73fb      	strb	r3, [r7, #15]
 8006796:	e03f      	b.n	8006818 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b03      	cmp	r3, #3
 800679e:	d018      	beq.n	80067d2 <RCCEx_PLLSAI2_Config+0x72>
 80067a0:	2b03      	cmp	r3, #3
 80067a2:	d825      	bhi.n	80067f0 <RCCEx_PLLSAI2_Config+0x90>
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d002      	beq.n	80067ae <RCCEx_PLLSAI2_Config+0x4e>
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d009      	beq.n	80067c0 <RCCEx_PLLSAI2_Config+0x60>
 80067ac:	e020      	b.n	80067f0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067ae:	4b62      	ldr	r3, [pc, #392]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d11d      	bne.n	80067f6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067be:	e01a      	b.n	80067f6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067c0:	4b5d      	ldr	r3, [pc, #372]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d116      	bne.n	80067fa <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067d0:	e013      	b.n	80067fa <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80067d2:	4b59      	ldr	r3, [pc, #356]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d10f      	bne.n	80067fe <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80067de:	4b56      	ldr	r3, [pc, #344]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d109      	bne.n	80067fe <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80067ee:	e006      	b.n	80067fe <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	73fb      	strb	r3, [r7, #15]
      break;
 80067f4:	e004      	b.n	8006800 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80067f6:	bf00      	nop
 80067f8:	e002      	b.n	8006800 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80067fa:	bf00      	nop
 80067fc:	e000      	b.n	8006800 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80067fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8006800:	7bfb      	ldrb	r3, [r7, #15]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d108      	bne.n	8006818 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006806:	4b4c      	ldr	r3, [pc, #304]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f023 0203 	bic.w	r2, r3, #3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4949      	ldr	r1, [pc, #292]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006814:	4313      	orrs	r3, r2
 8006816:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006818:	7bfb      	ldrb	r3, [r7, #15]
 800681a:	2b00      	cmp	r3, #0
 800681c:	f040 8086 	bne.w	800692c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006820:	4b45      	ldr	r3, [pc, #276]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a44      	ldr	r2, [pc, #272]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800682a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800682c:	f7fa ffa2 	bl	8001774 <HAL_GetTick>
 8006830:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006832:	e009      	b.n	8006848 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006834:	f7fa ff9e 	bl	8001774 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	2b02      	cmp	r3, #2
 8006840:	d902      	bls.n	8006848 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	73fb      	strb	r3, [r7, #15]
        break;
 8006846:	e005      	b.n	8006854 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006848:	4b3b      	ldr	r3, [pc, #236]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1ef      	bne.n	8006834 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006854:	7bfb      	ldrb	r3, [r7, #15]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d168      	bne.n	800692c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d113      	bne.n	8006888 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006860:	4b35      	ldr	r3, [pc, #212]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006862:	695a      	ldr	r2, [r3, #20]
 8006864:	4b35      	ldr	r3, [pc, #212]	@ (800693c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006866:	4013      	ands	r3, r2
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6892      	ldr	r2, [r2, #8]
 800686c:	0211      	lsls	r1, r2, #8
 800686e:	687a      	ldr	r2, [r7, #4]
 8006870:	68d2      	ldr	r2, [r2, #12]
 8006872:	06d2      	lsls	r2, r2, #27
 8006874:	4311      	orrs	r1, r2
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	6852      	ldr	r2, [r2, #4]
 800687a:	3a01      	subs	r2, #1
 800687c:	0112      	lsls	r2, r2, #4
 800687e:	430a      	orrs	r2, r1
 8006880:	492d      	ldr	r1, [pc, #180]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006882:	4313      	orrs	r3, r2
 8006884:	614b      	str	r3, [r1, #20]
 8006886:	e02d      	b.n	80068e4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d115      	bne.n	80068ba <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800688e:	4b2a      	ldr	r3, [pc, #168]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006890:	695a      	ldr	r2, [r3, #20]
 8006892:	4b2b      	ldr	r3, [pc, #172]	@ (8006940 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006894:	4013      	ands	r3, r2
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	6892      	ldr	r2, [r2, #8]
 800689a:	0211      	lsls	r1, r2, #8
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6912      	ldr	r2, [r2, #16]
 80068a0:	0852      	lsrs	r2, r2, #1
 80068a2:	3a01      	subs	r2, #1
 80068a4:	0552      	lsls	r2, r2, #21
 80068a6:	4311      	orrs	r1, r2
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	6852      	ldr	r2, [r2, #4]
 80068ac:	3a01      	subs	r2, #1
 80068ae:	0112      	lsls	r2, r2, #4
 80068b0:	430a      	orrs	r2, r1
 80068b2:	4921      	ldr	r1, [pc, #132]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	614b      	str	r3, [r1, #20]
 80068b8:	e014      	b.n	80068e4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068ba:	4b1f      	ldr	r3, [pc, #124]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	4b21      	ldr	r3, [pc, #132]	@ (8006944 <RCCEx_PLLSAI2_Config+0x1e4>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6892      	ldr	r2, [r2, #8]
 80068c6:	0211      	lsls	r1, r2, #8
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	6952      	ldr	r2, [r2, #20]
 80068cc:	0852      	lsrs	r2, r2, #1
 80068ce:	3a01      	subs	r2, #1
 80068d0:	0652      	lsls	r2, r2, #25
 80068d2:	4311      	orrs	r1, r2
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	6852      	ldr	r2, [r2, #4]
 80068d8:	3a01      	subs	r2, #1
 80068da:	0112      	lsls	r2, r2, #4
 80068dc:	430a      	orrs	r2, r1
 80068de:	4916      	ldr	r1, [pc, #88]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80068e4:	4b14      	ldr	r3, [pc, #80]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a13      	ldr	r2, [pc, #76]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f0:	f7fa ff40 	bl	8001774 <HAL_GetTick>
 80068f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80068f6:	e009      	b.n	800690c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80068f8:	f7fa ff3c 	bl	8001774 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d902      	bls.n	800690c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	73fb      	strb	r3, [r7, #15]
          break;
 800690a:	e005      	b.n	8006918 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800690c:	4b0a      	ldr	r3, [pc, #40]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0ef      	beq.n	80068f8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d106      	bne.n	800692c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800691e:	4b06      	ldr	r3, [pc, #24]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006920:	695a      	ldr	r2, [r3, #20]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	4904      	ldr	r1, [pc, #16]	@ (8006938 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006928:	4313      	orrs	r3, r2
 800692a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800692c:	7bfb      	ldrb	r3, [r7, #15]
}
 800692e:	4618      	mov	r0, r3
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40021000 	.word	0x40021000
 800693c:	07ff800f 	.word	0x07ff800f
 8006940:	ff9f800f 	.word	0xff9f800f
 8006944:	f9ff800f 	.word	0xf9ff800f

08006948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b082      	sub	sp, #8
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e049      	b.n	80069ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006960:	b2db      	uxtb	r3, r3
 8006962:	2b00      	cmp	r3, #0
 8006964:	d106      	bne.n	8006974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f7fa fc76 	bl	8001260 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	3304      	adds	r3, #4
 8006984:	4619      	mov	r1, r3
 8006986:	4610      	mov	r0, r2
 8006988:	f000 fb02 	bl	8006f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3708      	adds	r7, #8
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
	...

080069f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d001      	beq.n	8006a10 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e047      	b.n	8006aa0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a23      	ldr	r2, [pc, #140]	@ (8006aac <HAL_TIM_Base_Start+0xb4>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d01d      	beq.n	8006a5e <HAL_TIM_Base_Start+0x66>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a2a:	d018      	beq.n	8006a5e <HAL_TIM_Base_Start+0x66>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1f      	ldr	r2, [pc, #124]	@ (8006ab0 <HAL_TIM_Base_Start+0xb8>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d013      	beq.n	8006a5e <HAL_TIM_Base_Start+0x66>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ab4 <HAL_TIM_Base_Start+0xbc>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d00e      	beq.n	8006a5e <HAL_TIM_Base_Start+0x66>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a1c      	ldr	r2, [pc, #112]	@ (8006ab8 <HAL_TIM_Base_Start+0xc0>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d009      	beq.n	8006a5e <HAL_TIM_Base_Start+0x66>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8006abc <HAL_TIM_Base_Start+0xc4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d004      	beq.n	8006a5e <HAL_TIM_Base_Start+0x66>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a19      	ldr	r2, [pc, #100]	@ (8006ac0 <HAL_TIM_Base_Start+0xc8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d115      	bne.n	8006a8a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	4b17      	ldr	r3, [pc, #92]	@ (8006ac4 <HAL_TIM_Base_Start+0xcc>)
 8006a66:	4013      	ands	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2b06      	cmp	r3, #6
 8006a6e:	d015      	beq.n	8006a9c <HAL_TIM_Base_Start+0xa4>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a76:	d011      	beq.n	8006a9c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f042 0201 	orr.w	r2, r2, #1
 8006a86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a88:	e008      	b.n	8006a9c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f042 0201 	orr.w	r2, r2, #1
 8006a98:	601a      	str	r2, [r3, #0]
 8006a9a:	e000      	b.n	8006a9e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3714      	adds	r7, #20
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr
 8006aac:	40012c00 	.word	0x40012c00
 8006ab0:	40000400 	.word	0x40000400
 8006ab4:	40000800 	.word	0x40000800
 8006ab8:	40000c00 	.word	0x40000c00
 8006abc:	40013400 	.word	0x40013400
 8006ac0:	40014000 	.word	0x40014000
 8006ac4:	00010007 	.word	0x00010007

08006ac8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d001      	beq.n	8006ae0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e04f      	b.n	8006b80 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68da      	ldr	r2, [r3, #12]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 0201 	orr.w	r2, r2, #1
 8006af6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a23      	ldr	r2, [pc, #140]	@ (8006b8c <HAL_TIM_Base_Start_IT+0xc4>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d01d      	beq.n	8006b3e <HAL_TIM_Base_Start_IT+0x76>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b0a:	d018      	beq.n	8006b3e <HAL_TIM_Base_Start_IT+0x76>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a1f      	ldr	r2, [pc, #124]	@ (8006b90 <HAL_TIM_Base_Start_IT+0xc8>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d013      	beq.n	8006b3e <HAL_TIM_Base_Start_IT+0x76>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8006b94 <HAL_TIM_Base_Start_IT+0xcc>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d00e      	beq.n	8006b3e <HAL_TIM_Base_Start_IT+0x76>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a1c      	ldr	r2, [pc, #112]	@ (8006b98 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d009      	beq.n	8006b3e <HAL_TIM_Base_Start_IT+0x76>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a1b      	ldr	r2, [pc, #108]	@ (8006b9c <HAL_TIM_Base_Start_IT+0xd4>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d004      	beq.n	8006b3e <HAL_TIM_Base_Start_IT+0x76>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a19      	ldr	r2, [pc, #100]	@ (8006ba0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d115      	bne.n	8006b6a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	4b17      	ldr	r3, [pc, #92]	@ (8006ba4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006b46:	4013      	ands	r3, r2
 8006b48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2b06      	cmp	r3, #6
 8006b4e:	d015      	beq.n	8006b7c <HAL_TIM_Base_Start_IT+0xb4>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b56:	d011      	beq.n	8006b7c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f042 0201 	orr.w	r2, r2, #1
 8006b66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b68:	e008      	b.n	8006b7c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f042 0201 	orr.w	r2, r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	e000      	b.n	8006b7e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	40012c00 	.word	0x40012c00
 8006b90:	40000400 	.word	0x40000400
 8006b94:	40000800 	.word	0x40000800
 8006b98:	40000c00 	.word	0x40000c00
 8006b9c:	40013400 	.word	0x40013400
 8006ba0:	40014000 	.word	0x40014000
 8006ba4:	00010007 	.word	0x00010007

08006ba8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d020      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f003 0302 	and.w	r3, r3, #2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d01b      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f06f 0202 	mvn.w	r2, #2
 8006bdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2201      	movs	r2, #1
 8006be2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	f003 0303 	and.w	r3, r3, #3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d003      	beq.n	8006bfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 f9ad 	bl	8006f52 <HAL_TIM_IC_CaptureCallback>
 8006bf8:	e005      	b.n	8006c06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f99f 	bl	8006f3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 f9b0 	bl	8006f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f003 0304 	and.w	r3, r3, #4
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d020      	beq.n	8006c58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f003 0304 	and.w	r3, r3, #4
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d01b      	beq.n	8006c58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f06f 0204 	mvn.w	r2, #4
 8006c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2202      	movs	r2, #2
 8006c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d003      	beq.n	8006c46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f987 	bl	8006f52 <HAL_TIM_IC_CaptureCallback>
 8006c44:	e005      	b.n	8006c52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 f979 	bl	8006f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f98a 	bl	8006f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	f003 0308 	and.w	r3, r3, #8
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d020      	beq.n	8006ca4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f003 0308 	and.w	r3, r3, #8
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01b      	beq.n	8006ca4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f06f 0208 	mvn.w	r2, #8
 8006c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2204      	movs	r2, #4
 8006c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	f003 0303 	and.w	r3, r3, #3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 f961 	bl	8006f52 <HAL_TIM_IC_CaptureCallback>
 8006c90:	e005      	b.n	8006c9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 f953 	bl	8006f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 f964 	bl	8006f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	f003 0310 	and.w	r3, r3, #16
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d020      	beq.n	8006cf0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f003 0310 	and.w	r3, r3, #16
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d01b      	beq.n	8006cf0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f06f 0210 	mvn.w	r2, #16
 8006cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2208      	movs	r2, #8
 8006cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d003      	beq.n	8006cde <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f93b 	bl	8006f52 <HAL_TIM_IC_CaptureCallback>
 8006cdc:	e005      	b.n	8006cea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 f92d 	bl	8006f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f93e 	bl	8006f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00c      	beq.n	8006d14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d007      	beq.n	8006d14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f06f 0201 	mvn.w	r2, #1
 8006d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7f9 ff34 	bl	8000b7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00c      	beq.n	8006d38 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d007      	beq.n	8006d38 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 faf2 	bl	800731c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00c      	beq.n	8006d5c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d007      	beq.n	8006d5c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 faea 	bl	8007330 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00c      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d007      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 f8fd 	bl	8006f7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	f003 0320 	and.w	r3, r3, #32
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00c      	beq.n	8006da4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f003 0320 	and.w	r3, r3, #32
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d007      	beq.n	8006da4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f06f 0220 	mvn.w	r2, #32
 8006d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fab2 	bl	8007308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006da4:	bf00      	nop
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d101      	bne.n	8006dc8 <HAL_TIM_ConfigClockSource+0x1c>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	e0b6      	b.n	8006f36 <HAL_TIM_ConfigClockSource+0x18a>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006de6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006df2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e04:	d03e      	beq.n	8006e84 <HAL_TIM_ConfigClockSource+0xd8>
 8006e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e0a:	f200 8087 	bhi.w	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e12:	f000 8086 	beq.w	8006f22 <HAL_TIM_ConfigClockSource+0x176>
 8006e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e1a:	d87f      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e1c:	2b70      	cmp	r3, #112	@ 0x70
 8006e1e:	d01a      	beq.n	8006e56 <HAL_TIM_ConfigClockSource+0xaa>
 8006e20:	2b70      	cmp	r3, #112	@ 0x70
 8006e22:	d87b      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e24:	2b60      	cmp	r3, #96	@ 0x60
 8006e26:	d050      	beq.n	8006eca <HAL_TIM_ConfigClockSource+0x11e>
 8006e28:	2b60      	cmp	r3, #96	@ 0x60
 8006e2a:	d877      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e2c:	2b50      	cmp	r3, #80	@ 0x50
 8006e2e:	d03c      	beq.n	8006eaa <HAL_TIM_ConfigClockSource+0xfe>
 8006e30:	2b50      	cmp	r3, #80	@ 0x50
 8006e32:	d873      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e34:	2b40      	cmp	r3, #64	@ 0x40
 8006e36:	d058      	beq.n	8006eea <HAL_TIM_ConfigClockSource+0x13e>
 8006e38:	2b40      	cmp	r3, #64	@ 0x40
 8006e3a:	d86f      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e3c:	2b30      	cmp	r3, #48	@ 0x30
 8006e3e:	d064      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x15e>
 8006e40:	2b30      	cmp	r3, #48	@ 0x30
 8006e42:	d86b      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e44:	2b20      	cmp	r3, #32
 8006e46:	d060      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x15e>
 8006e48:	2b20      	cmp	r3, #32
 8006e4a:	d867      	bhi.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d05c      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x15e>
 8006e50:	2b10      	cmp	r3, #16
 8006e52:	d05a      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x15e>
 8006e54:	e062      	b.n	8006f1c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006e66:	f000 f9a7 	bl	80071b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006e78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	609a      	str	r2, [r3, #8]
      break;
 8006e82:	e04f      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006e94:	f000 f990 	bl	80071b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	689a      	ldr	r2, [r3, #8]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ea6:	609a      	str	r2, [r3, #8]
      break;
 8006ea8:	e03c      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	f000 f904 	bl	80070c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2150      	movs	r1, #80	@ 0x50
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 f95d 	bl	8007182 <TIM_ITRx_SetConfig>
      break;
 8006ec8:	e02c      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	f000 f923 	bl	8007122 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2160      	movs	r1, #96	@ 0x60
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f000 f94d 	bl	8007182 <TIM_ITRx_SetConfig>
      break;
 8006ee8:	e01c      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	f000 f8e4 	bl	80070c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2140      	movs	r1, #64	@ 0x40
 8006f02:	4618      	mov	r0, r3
 8006f04:	f000 f93d 	bl	8007182 <TIM_ITRx_SetConfig>
      break;
 8006f08:	e00c      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4619      	mov	r1, r3
 8006f14:	4610      	mov	r0, r2
 8006f16:	f000 f934 	bl	8007182 <TIM_ITRx_SetConfig>
      break;
 8006f1a:	e003      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f20:	e000      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006f22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f46:	bf00      	nop
 8006f48:	370c      	adds	r7, #12
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b083      	sub	sp, #12
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f5a:	bf00      	nop
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr

08006f66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f66:	b480      	push	{r7}
 8006f68:	b083      	sub	sp, #12
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f6e:	bf00      	nop
 8006f70:	370c      	adds	r7, #12
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr

08006f7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f7a:	b480      	push	{r7}
 8006f7c:	b083      	sub	sp, #12
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
	...

08006f90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a40      	ldr	r2, [pc, #256]	@ (80070a4 <TIM_Base_SetConfig+0x114>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d013      	beq.n	8006fd0 <TIM_Base_SetConfig+0x40>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fae:	d00f      	beq.n	8006fd0 <TIM_Base_SetConfig+0x40>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a3d      	ldr	r2, [pc, #244]	@ (80070a8 <TIM_Base_SetConfig+0x118>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d00b      	beq.n	8006fd0 <TIM_Base_SetConfig+0x40>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a3c      	ldr	r2, [pc, #240]	@ (80070ac <TIM_Base_SetConfig+0x11c>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d007      	beq.n	8006fd0 <TIM_Base_SetConfig+0x40>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a3b      	ldr	r2, [pc, #236]	@ (80070b0 <TIM_Base_SetConfig+0x120>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d003      	beq.n	8006fd0 <TIM_Base_SetConfig+0x40>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a3a      	ldr	r2, [pc, #232]	@ (80070b4 <TIM_Base_SetConfig+0x124>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d108      	bne.n	8006fe2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a2f      	ldr	r2, [pc, #188]	@ (80070a4 <TIM_Base_SetConfig+0x114>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d01f      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ff0:	d01b      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a2c      	ldr	r2, [pc, #176]	@ (80070a8 <TIM_Base_SetConfig+0x118>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d017      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a2b      	ldr	r2, [pc, #172]	@ (80070ac <TIM_Base_SetConfig+0x11c>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d013      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a2a      	ldr	r2, [pc, #168]	@ (80070b0 <TIM_Base_SetConfig+0x120>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d00f      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a29      	ldr	r2, [pc, #164]	@ (80070b4 <TIM_Base_SetConfig+0x124>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d00b      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a28      	ldr	r2, [pc, #160]	@ (80070b8 <TIM_Base_SetConfig+0x128>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d007      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a27      	ldr	r2, [pc, #156]	@ (80070bc <TIM_Base_SetConfig+0x12c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d003      	beq.n	800702a <TIM_Base_SetConfig+0x9a>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a26      	ldr	r2, [pc, #152]	@ (80070c0 <TIM_Base_SetConfig+0x130>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d108      	bne.n	800703c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	4313      	orrs	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	4313      	orrs	r3, r2
 8007048:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	689a      	ldr	r2, [r3, #8]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a10      	ldr	r2, [pc, #64]	@ (80070a4 <TIM_Base_SetConfig+0x114>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d00f      	beq.n	8007088 <TIM_Base_SetConfig+0xf8>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a12      	ldr	r2, [pc, #72]	@ (80070b4 <TIM_Base_SetConfig+0x124>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d00b      	beq.n	8007088 <TIM_Base_SetConfig+0xf8>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a11      	ldr	r2, [pc, #68]	@ (80070b8 <TIM_Base_SetConfig+0x128>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d007      	beq.n	8007088 <TIM_Base_SetConfig+0xf8>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a10      	ldr	r2, [pc, #64]	@ (80070bc <TIM_Base_SetConfig+0x12c>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d003      	beq.n	8007088 <TIM_Base_SetConfig+0xf8>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a0f      	ldr	r2, [pc, #60]	@ (80070c0 <TIM_Base_SetConfig+0x130>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d103      	bne.n	8007090 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	691a      	ldr	r2, [r3, #16]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	615a      	str	r2, [r3, #20]
}
 8007096:	bf00      	nop
 8007098:	3714      	adds	r7, #20
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	40012c00 	.word	0x40012c00
 80070a8:	40000400 	.word	0x40000400
 80070ac:	40000800 	.word	0x40000800
 80070b0:	40000c00 	.word	0x40000c00
 80070b4:	40013400 	.word	0x40013400
 80070b8:	40014000 	.word	0x40014000
 80070bc:	40014400 	.word	0x40014400
 80070c0:	40014800 	.word	0x40014800

080070c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	f023 0201 	bic.w	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f023 030a 	bic.w	r3, r3, #10
 8007100:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4313      	orrs	r3, r2
 8007108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	621a      	str	r2, [r3, #32]
}
 8007116:	bf00      	nop
 8007118:	371c      	adds	r7, #28
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007122:	b480      	push	{r7}
 8007124:	b087      	sub	sp, #28
 8007126:	af00      	add	r7, sp, #0
 8007128:	60f8      	str	r0, [r7, #12]
 800712a:	60b9      	str	r1, [r7, #8]
 800712c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6a1b      	ldr	r3, [r3, #32]
 8007132:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6a1b      	ldr	r3, [r3, #32]
 8007138:	f023 0210 	bic.w	r2, r3, #16
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800714c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	031b      	lsls	r3, r3, #12
 8007152:	693a      	ldr	r2, [r7, #16]
 8007154:	4313      	orrs	r3, r2
 8007156:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800715e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	011b      	lsls	r3, r3, #4
 8007164:	697a      	ldr	r2, [r7, #20]
 8007166:	4313      	orrs	r3, r2
 8007168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	693a      	ldr	r2, [r7, #16]
 800716e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	621a      	str	r2, [r3, #32]
}
 8007176:	bf00      	nop
 8007178:	371c      	adds	r7, #28
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr

08007182 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007182:	b480      	push	{r7}
 8007184:	b085      	sub	sp, #20
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007198:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800719a:	683a      	ldr	r2, [r7, #0]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	4313      	orrs	r3, r2
 80071a0:	f043 0307 	orr.w	r3, r3, #7
 80071a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	609a      	str	r2, [r3, #8]
}
 80071ac:	bf00      	nop
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
 80071c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	021a      	lsls	r2, r3, #8
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	431a      	orrs	r2, r3
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	4313      	orrs	r3, r2
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	697a      	ldr	r2, [r7, #20]
 80071ea:	609a      	str	r2, [r3, #8]
}
 80071ec:	bf00      	nop
 80071ee:	371c      	adds	r7, #28
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007208:	2b01      	cmp	r3, #1
 800720a:	d101      	bne.n	8007210 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800720c:	2302      	movs	r3, #2
 800720e:	e068      	b.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2202      	movs	r2, #2
 800721c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a2e      	ldr	r2, [pc, #184]	@ (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d004      	beq.n	8007244 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a2d      	ldr	r2, [pc, #180]	@ (80072f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d108      	bne.n	8007256 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800724a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	4313      	orrs	r3, r2
 8007254:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800725c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	4313      	orrs	r3, r2
 8007266:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a1e      	ldr	r2, [pc, #120]	@ (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d01d      	beq.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007282:	d018      	beq.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a1b      	ldr	r2, [pc, #108]	@ (80072f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d013      	beq.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a1a      	ldr	r2, [pc, #104]	@ (80072fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d00e      	beq.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a18      	ldr	r2, [pc, #96]	@ (8007300 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d009      	beq.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a13      	ldr	r2, [pc, #76]	@ (80072f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d004      	beq.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a14      	ldr	r2, [pc, #80]	@ (8007304 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d10c      	bne.n	80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	40012c00 	.word	0x40012c00
 80072f4:	40013400 	.word	0x40013400
 80072f8:	40000400 	.word	0x40000400
 80072fc:	40000800 	.word	0x40000800
 8007300:	40000c00 	.word	0x40000c00
 8007304:	40014000 	.word	0x40014000

08007308 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007310:	bf00      	nop
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e042      	b.n	80073dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800735c:	2b00      	cmp	r3, #0
 800735e:	d106      	bne.n	800736e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f7fa f867 	bl	800143c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2224      	movs	r2, #36	@ 0x24
 8007372:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f022 0201 	bic.w	r2, r2, #1
 8007384:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800738a:	2b00      	cmp	r3, #0
 800738c:	d002      	beq.n	8007394 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 fe68 	bl	8008064 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 fb69 	bl	8007a6c <UART_SetConfig>
 800739a:	4603      	mov	r3, r0
 800739c:	2b01      	cmp	r3, #1
 800739e:	d101      	bne.n	80073a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e01b      	b.n	80073dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	685a      	ldr	r2, [r3, #4]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689a      	ldr	r2, [r3, #8]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f042 0201 	orr.w	r2, r2, #1
 80073d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 fee7 	bl	80081a8 <UART_CheckIdleState>
 80073da:	4603      	mov	r3, r0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3708      	adds	r7, #8
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b0ba      	sub	sp, #232	@ 0xe8
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	69db      	ldr	r3, [r3, #28]
 80073f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800740a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800740e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007412:	4013      	ands	r3, r2
 8007414:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007418:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800741c:	2b00      	cmp	r3, #0
 800741e:	d11b      	bne.n	8007458 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007424:	f003 0320 	and.w	r3, r3, #32
 8007428:	2b00      	cmp	r3, #0
 800742a:	d015      	beq.n	8007458 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800742c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007430:	f003 0320 	and.w	r3, r3, #32
 8007434:	2b00      	cmp	r3, #0
 8007436:	d105      	bne.n	8007444 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007438:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800743c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007440:	2b00      	cmp	r3, #0
 8007442:	d009      	beq.n	8007458 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 82e3 	beq.w	8007a14 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	4798      	blx	r3
      }
      return;
 8007456:	e2dd      	b.n	8007a14 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007458:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800745c:	2b00      	cmp	r3, #0
 800745e:	f000 8123 	beq.w	80076a8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007462:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007466:	4b8d      	ldr	r3, [pc, #564]	@ (800769c <HAL_UART_IRQHandler+0x2b8>)
 8007468:	4013      	ands	r3, r2
 800746a:	2b00      	cmp	r3, #0
 800746c:	d106      	bne.n	800747c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800746e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007472:	4b8b      	ldr	r3, [pc, #556]	@ (80076a0 <HAL_UART_IRQHandler+0x2bc>)
 8007474:	4013      	ands	r3, r2
 8007476:	2b00      	cmp	r3, #0
 8007478:	f000 8116 	beq.w	80076a8 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800747c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	2b00      	cmp	r3, #0
 8007486:	d011      	beq.n	80074ac <HAL_UART_IRQHandler+0xc8>
 8007488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800748c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007490:	2b00      	cmp	r3, #0
 8007492:	d00b      	beq.n	80074ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2201      	movs	r2, #1
 800749a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074a2:	f043 0201 	orr.w	r2, r3, #1
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d011      	beq.n	80074dc <HAL_UART_IRQHandler+0xf8>
 80074b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00b      	beq.n	80074dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2202      	movs	r2, #2
 80074ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d2:	f043 0204 	orr.w	r2, r3, #4
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074e0:	f003 0304 	and.w	r3, r3, #4
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d011      	beq.n	800750c <HAL_UART_IRQHandler+0x128>
 80074e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00b      	beq.n	800750c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2204      	movs	r2, #4
 80074fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007502:	f043 0202 	orr.w	r2, r3, #2
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800750c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007510:	f003 0308 	and.w	r3, r3, #8
 8007514:	2b00      	cmp	r3, #0
 8007516:	d017      	beq.n	8007548 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800751c:	f003 0320 	and.w	r3, r3, #32
 8007520:	2b00      	cmp	r3, #0
 8007522:	d105      	bne.n	8007530 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007524:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007528:	4b5c      	ldr	r3, [pc, #368]	@ (800769c <HAL_UART_IRQHandler+0x2b8>)
 800752a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00b      	beq.n	8007548 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2208      	movs	r2, #8
 8007536:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800753e:	f043 0208 	orr.w	r2, r3, #8
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800754c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007550:	2b00      	cmp	r3, #0
 8007552:	d012      	beq.n	800757a <HAL_UART_IRQHandler+0x196>
 8007554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007558:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800755c:	2b00      	cmp	r3, #0
 800755e:	d00c      	beq.n	800757a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007568:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007570:	f043 0220 	orr.w	r2, r3, #32
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 8249 	beq.w	8007a18 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758a:	f003 0320 	and.w	r3, r3, #32
 800758e:	2b00      	cmp	r3, #0
 8007590:	d013      	beq.n	80075ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007596:	f003 0320 	and.w	r3, r3, #32
 800759a:	2b00      	cmp	r3, #0
 800759c:	d105      	bne.n	80075aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800759e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d007      	beq.n	80075ba <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d003      	beq.n	80075ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ce:	2b40      	cmp	r3, #64	@ 0x40
 80075d0:	d005      	beq.n	80075de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80075d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075d6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d054      	beq.n	8007688 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fef3 	bl	80083ca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ee:	2b40      	cmp	r3, #64	@ 0x40
 80075f0:	d146      	bne.n	8007680 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	3308      	adds	r3, #8
 80075f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007608:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800760c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	3308      	adds	r3, #8
 800761a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800761e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007626:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800762a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007636:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d1d9      	bne.n	80075f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007644:	2b00      	cmp	r3, #0
 8007646:	d017      	beq.n	8007678 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764e:	4a15      	ldr	r2, [pc, #84]	@ (80076a4 <HAL_UART_IRQHandler+0x2c0>)
 8007650:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007658:	4618      	mov	r0, r3
 800765a:	f7fb ff26 	bl	80034aa <HAL_DMA_Abort_IT>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d019      	beq.n	8007698 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800766a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007672:	4610      	mov	r0, r2
 8007674:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007676:	e00f      	b.n	8007698 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f9e1 	bl	8007a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800767e:	e00b      	b.n	8007698 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f9dd 	bl	8007a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007686:	e007      	b.n	8007698 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 f9d9 	bl	8007a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007696:	e1bf      	b.n	8007a18 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007698:	bf00      	nop
    return;
 800769a:	e1bd      	b.n	8007a18 <HAL_UART_IRQHandler+0x634>
 800769c:	10000001 	.word	0x10000001
 80076a0:	04000120 	.word	0x04000120
 80076a4:	08008497 	.word	0x08008497

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	f040 8153 	bne.w	8007958 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80076b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b6:	f003 0310 	and.w	r3, r3, #16
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f000 814c 	beq.w	8007958 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80076c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076c4:	f003 0310 	and.w	r3, r3, #16
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f000 8145 	beq.w	8007958 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2210      	movs	r2, #16
 80076d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e0:	2b40      	cmp	r3, #64	@ 0x40
 80076e2:	f040 80bb 	bne.w	800785c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80076f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 818f 	beq.w	8007a1c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007704:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007708:	429a      	cmp	r2, r3
 800770a:	f080 8187 	bcs.w	8007a1c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007714:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0320 	and.w	r3, r3, #32
 8007726:	2b00      	cmp	r3, #0
 8007728:	f040 8087 	bne.w	800783a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007738:	e853 3f00 	ldrex	r3, [r3]
 800773c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007740:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007744:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007748:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	461a      	mov	r2, r3
 8007752:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007756:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800775a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007762:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007766:	e841 2300 	strex	r3, r2, [r1]
 800776a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800776e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1da      	bne.n	800772c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3308      	adds	r3, #8
 800777c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007780:	e853 3f00 	ldrex	r3, [r3]
 8007784:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007786:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007788:	f023 0301 	bic.w	r3, r3, #1
 800778c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3308      	adds	r3, #8
 8007796:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800779a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800779e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80077a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80077a6:	e841 2300 	strex	r3, r2, [r1]
 80077aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80077ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1e1      	bne.n	8007776 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	3308      	adds	r3, #8
 80077b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077bc:	e853 3f00 	ldrex	r3, [r3]
 80077c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80077c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	3308      	adds	r3, #8
 80077d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80077d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80077d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80077dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80077de:	e841 2300 	strex	r3, r2, [r1]
 80077e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80077e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1e3      	bne.n	80077b2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2220      	movs	r2, #32
 80077ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007800:	e853 3f00 	ldrex	r3, [r3]
 8007804:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007806:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007808:	f023 0310 	bic.w	r3, r3, #16
 800780c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800781a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800781c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007820:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007822:	e841 2300 	strex	r3, r2, [r1]
 8007826:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1e4      	bne.n	80077f8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007834:	4618      	mov	r0, r3
 8007836:	f7fb fddc 	bl	80033f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2202      	movs	r2, #2
 800783e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800784c:	b29b      	uxth	r3, r3
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	b29b      	uxth	r3, r3
 8007852:	4619      	mov	r1, r3
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f8fd 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800785a:	e0df      	b.n	8007a1c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007868:	b29b      	uxth	r3, r3
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007876:	b29b      	uxth	r3, r3
 8007878:	2b00      	cmp	r3, #0
 800787a:	f000 80d1 	beq.w	8007a20 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800787e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 80cc 	beq.w	8007a20 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007890:	e853 3f00 	ldrex	r3, [r3]
 8007894:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007898:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800789c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	461a      	mov	r2, r3
 80078a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80078aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80078ac:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078b2:	e841 2300 	strex	r3, r2, [r1]
 80078b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e4      	bne.n	8007888 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3308      	adds	r3, #8
 80078c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c8:	e853 3f00 	ldrex	r3, [r3]
 80078cc:	623b      	str	r3, [r7, #32]
   return(result);
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078d4:	f023 0301 	bic.w	r3, r3, #1
 80078d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3308      	adds	r3, #8
 80078e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80078e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80078e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1e1      	bne.n	80078be <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	e853 3f00 	ldrex	r3, [r3]
 800791a:	60fb      	str	r3, [r7, #12]
   return(result);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f023 0310 	bic.w	r3, r3, #16
 8007922:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	461a      	mov	r2, r3
 800792c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007930:	61fb      	str	r3, [r7, #28]
 8007932:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007934:	69b9      	ldr	r1, [r7, #24]
 8007936:	69fa      	ldr	r2, [r7, #28]
 8007938:	e841 2300 	strex	r3, r2, [r1]
 800793c:	617b      	str	r3, [r7, #20]
   return(result);
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d1e4      	bne.n	800790e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2202      	movs	r2, #2
 8007948:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800794a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800794e:	4619      	mov	r1, r3
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f87f 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007956:	e063      	b.n	8007a20 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800795c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00e      	beq.n	8007982 <HAL_UART_IRQHandler+0x59e>
 8007964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007968:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800796c:	2b00      	cmp	r3, #0
 800796e:	d008      	beq.n	8007982 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007978:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 fdcc 	bl	8008518 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007980:	e051      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800798a:	2b00      	cmp	r3, #0
 800798c:	d014      	beq.n	80079b8 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800798e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007996:	2b00      	cmp	r3, #0
 8007998:	d105      	bne.n	80079a6 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800799a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800799e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d008      	beq.n	80079b8 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d03a      	beq.n	8007a24 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	4798      	blx	r3
    }
    return;
 80079b6:	e035      	b.n	8007a24 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80079b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d009      	beq.n	80079d8 <HAL_UART_IRQHandler+0x5f4>
 80079c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d003      	beq.n	80079d8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 fd76 	bl	80084c2 <UART_EndTransmit_IT>
    return;
 80079d6:	e026      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d009      	beq.n	80079f8 <HAL_UART_IRQHandler+0x614>
 80079e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079e8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d003      	beq.n	80079f8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 fda5 	bl	8008540 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079f6:	e016      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80079f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d010      	beq.n	8007a26 <HAL_UART_IRQHandler+0x642>
 8007a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	da0c      	bge.n	8007a26 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f000 fd8d 	bl	800852c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a12:	e008      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
      return;
 8007a14:	bf00      	nop
 8007a16:	e006      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
    return;
 8007a18:	bf00      	nop
 8007a1a:	e004      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
      return;
 8007a1c:	bf00      	nop
 8007a1e:	e002      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
      return;
 8007a20:	bf00      	nop
 8007a22:	e000      	b.n	8007a26 <HAL_UART_IRQHandler+0x642>
    return;
 8007a24:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007a26:	37e8      	adds	r7, #232	@ 0xe8
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a70:	b08c      	sub	sp, #48	@ 0x30
 8007a72:	af00      	add	r7, sp, #0
 8007a74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	689a      	ldr	r2, [r3, #8]
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	431a      	orrs	r2, r3
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	431a      	orrs	r2, r3
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4baa      	ldr	r3, [pc, #680]	@ (8007d44 <UART_SetConfig+0x2d8>)
 8007a9c:	4013      	ands	r3, r2
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	6812      	ldr	r2, [r2, #0]
 8007aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aa4:	430b      	orrs	r3, r1
 8007aa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	68da      	ldr	r2, [r3, #12]
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	430a      	orrs	r2, r1
 8007abc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a9f      	ldr	r2, [pc, #636]	@ (8007d48 <UART_SetConfig+0x2dc>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d004      	beq.n	8007ad8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	6a1b      	ldr	r3, [r3, #32]
 8007ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007ae2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	6812      	ldr	r2, [r2, #0]
 8007aea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aec:	430b      	orrs	r3, r1
 8007aee:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af6:	f023 010f 	bic.w	r1, r3, #15
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	430a      	orrs	r2, r1
 8007b04:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a90      	ldr	r2, [pc, #576]	@ (8007d4c <UART_SetConfig+0x2e0>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d125      	bne.n	8007b5c <UART_SetConfig+0xf0>
 8007b10:	4b8f      	ldr	r3, [pc, #572]	@ (8007d50 <UART_SetConfig+0x2e4>)
 8007b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b16:	f003 0303 	and.w	r3, r3, #3
 8007b1a:	2b03      	cmp	r3, #3
 8007b1c:	d81a      	bhi.n	8007b54 <UART_SetConfig+0xe8>
 8007b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b24 <UART_SetConfig+0xb8>)
 8007b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b24:	08007b35 	.word	0x08007b35
 8007b28:	08007b45 	.word	0x08007b45
 8007b2c:	08007b3d 	.word	0x08007b3d
 8007b30:	08007b4d 	.word	0x08007b4d
 8007b34:	2301      	movs	r3, #1
 8007b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b3a:	e116      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b42:	e112      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007b44:	2304      	movs	r3, #4
 8007b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b4a:	e10e      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007b4c:	2308      	movs	r3, #8
 8007b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b52:	e10a      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007b54:	2310      	movs	r3, #16
 8007b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b5a:	e106      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a7c      	ldr	r2, [pc, #496]	@ (8007d54 <UART_SetConfig+0x2e8>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d138      	bne.n	8007bd8 <UART_SetConfig+0x16c>
 8007b66:	4b7a      	ldr	r3, [pc, #488]	@ (8007d50 <UART_SetConfig+0x2e4>)
 8007b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b6c:	f003 030c 	and.w	r3, r3, #12
 8007b70:	2b0c      	cmp	r3, #12
 8007b72:	d82d      	bhi.n	8007bd0 <UART_SetConfig+0x164>
 8007b74:	a201      	add	r2, pc, #4	@ (adr r2, 8007b7c <UART_SetConfig+0x110>)
 8007b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7a:	bf00      	nop
 8007b7c:	08007bb1 	.word	0x08007bb1
 8007b80:	08007bd1 	.word	0x08007bd1
 8007b84:	08007bd1 	.word	0x08007bd1
 8007b88:	08007bd1 	.word	0x08007bd1
 8007b8c:	08007bc1 	.word	0x08007bc1
 8007b90:	08007bd1 	.word	0x08007bd1
 8007b94:	08007bd1 	.word	0x08007bd1
 8007b98:	08007bd1 	.word	0x08007bd1
 8007b9c:	08007bb9 	.word	0x08007bb9
 8007ba0:	08007bd1 	.word	0x08007bd1
 8007ba4:	08007bd1 	.word	0x08007bd1
 8007ba8:	08007bd1 	.word	0x08007bd1
 8007bac:	08007bc9 	.word	0x08007bc9
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bb6:	e0d8      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007bb8:	2302      	movs	r3, #2
 8007bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bbe:	e0d4      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007bc0:	2304      	movs	r3, #4
 8007bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bc6:	e0d0      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007bc8:	2308      	movs	r3, #8
 8007bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bce:	e0cc      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007bd0:	2310      	movs	r3, #16
 8007bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bd6:	e0c8      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a5e      	ldr	r2, [pc, #376]	@ (8007d58 <UART_SetConfig+0x2ec>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d125      	bne.n	8007c2e <UART_SetConfig+0x1c2>
 8007be2:	4b5b      	ldr	r3, [pc, #364]	@ (8007d50 <UART_SetConfig+0x2e4>)
 8007be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007be8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007bec:	2b30      	cmp	r3, #48	@ 0x30
 8007bee:	d016      	beq.n	8007c1e <UART_SetConfig+0x1b2>
 8007bf0:	2b30      	cmp	r3, #48	@ 0x30
 8007bf2:	d818      	bhi.n	8007c26 <UART_SetConfig+0x1ba>
 8007bf4:	2b20      	cmp	r3, #32
 8007bf6:	d00a      	beq.n	8007c0e <UART_SetConfig+0x1a2>
 8007bf8:	2b20      	cmp	r3, #32
 8007bfa:	d814      	bhi.n	8007c26 <UART_SetConfig+0x1ba>
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <UART_SetConfig+0x19a>
 8007c00:	2b10      	cmp	r3, #16
 8007c02:	d008      	beq.n	8007c16 <UART_SetConfig+0x1aa>
 8007c04:	e00f      	b.n	8007c26 <UART_SetConfig+0x1ba>
 8007c06:	2300      	movs	r3, #0
 8007c08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c0c:	e0ad      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c0e:	2302      	movs	r3, #2
 8007c10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c14:	e0a9      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c16:	2304      	movs	r3, #4
 8007c18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c1c:	e0a5      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c1e:	2308      	movs	r3, #8
 8007c20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c24:	e0a1      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c26:	2310      	movs	r3, #16
 8007c28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c2c:	e09d      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a4a      	ldr	r2, [pc, #296]	@ (8007d5c <UART_SetConfig+0x2f0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d125      	bne.n	8007c84 <UART_SetConfig+0x218>
 8007c38:	4b45      	ldr	r3, [pc, #276]	@ (8007d50 <UART_SetConfig+0x2e4>)
 8007c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c3e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007c42:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c44:	d016      	beq.n	8007c74 <UART_SetConfig+0x208>
 8007c46:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c48:	d818      	bhi.n	8007c7c <UART_SetConfig+0x210>
 8007c4a:	2b80      	cmp	r3, #128	@ 0x80
 8007c4c:	d00a      	beq.n	8007c64 <UART_SetConfig+0x1f8>
 8007c4e:	2b80      	cmp	r3, #128	@ 0x80
 8007c50:	d814      	bhi.n	8007c7c <UART_SetConfig+0x210>
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <UART_SetConfig+0x1f0>
 8007c56:	2b40      	cmp	r3, #64	@ 0x40
 8007c58:	d008      	beq.n	8007c6c <UART_SetConfig+0x200>
 8007c5a:	e00f      	b.n	8007c7c <UART_SetConfig+0x210>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c62:	e082      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c64:	2302      	movs	r3, #2
 8007c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c6a:	e07e      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c6c:	2304      	movs	r3, #4
 8007c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c72:	e07a      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c74:	2308      	movs	r3, #8
 8007c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c7a:	e076      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c7c:	2310      	movs	r3, #16
 8007c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c82:	e072      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a35      	ldr	r2, [pc, #212]	@ (8007d60 <UART_SetConfig+0x2f4>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d12a      	bne.n	8007ce4 <UART_SetConfig+0x278>
 8007c8e:	4b30      	ldr	r3, [pc, #192]	@ (8007d50 <UART_SetConfig+0x2e4>)
 8007c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c9c:	d01a      	beq.n	8007cd4 <UART_SetConfig+0x268>
 8007c9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ca2:	d81b      	bhi.n	8007cdc <UART_SetConfig+0x270>
 8007ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ca8:	d00c      	beq.n	8007cc4 <UART_SetConfig+0x258>
 8007caa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cae:	d815      	bhi.n	8007cdc <UART_SetConfig+0x270>
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d003      	beq.n	8007cbc <UART_SetConfig+0x250>
 8007cb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cb8:	d008      	beq.n	8007ccc <UART_SetConfig+0x260>
 8007cba:	e00f      	b.n	8007cdc <UART_SetConfig+0x270>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cc2:	e052      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cca:	e04e      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007ccc:	2304      	movs	r3, #4
 8007cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cd2:	e04a      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007cd4:	2308      	movs	r3, #8
 8007cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cda:	e046      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007cdc:	2310      	movs	r3, #16
 8007cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ce2:	e042      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a17      	ldr	r2, [pc, #92]	@ (8007d48 <UART_SetConfig+0x2dc>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d13a      	bne.n	8007d64 <UART_SetConfig+0x2f8>
 8007cee:	4b18      	ldr	r3, [pc, #96]	@ (8007d50 <UART_SetConfig+0x2e4>)
 8007cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007cf8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cfc:	d01a      	beq.n	8007d34 <UART_SetConfig+0x2c8>
 8007cfe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d02:	d81b      	bhi.n	8007d3c <UART_SetConfig+0x2d0>
 8007d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d08:	d00c      	beq.n	8007d24 <UART_SetConfig+0x2b8>
 8007d0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d0e:	d815      	bhi.n	8007d3c <UART_SetConfig+0x2d0>
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d003      	beq.n	8007d1c <UART_SetConfig+0x2b0>
 8007d14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d18:	d008      	beq.n	8007d2c <UART_SetConfig+0x2c0>
 8007d1a:	e00f      	b.n	8007d3c <UART_SetConfig+0x2d0>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d22:	e022      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007d24:	2302      	movs	r3, #2
 8007d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d2a:	e01e      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007d2c:	2304      	movs	r3, #4
 8007d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d32:	e01a      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007d34:	2308      	movs	r3, #8
 8007d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d3a:	e016      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007d3c:	2310      	movs	r3, #16
 8007d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d42:	e012      	b.n	8007d6a <UART_SetConfig+0x2fe>
 8007d44:	cfff69f3 	.word	0xcfff69f3
 8007d48:	40008000 	.word	0x40008000
 8007d4c:	40013800 	.word	0x40013800
 8007d50:	40021000 	.word	0x40021000
 8007d54:	40004400 	.word	0x40004400
 8007d58:	40004800 	.word	0x40004800
 8007d5c:	40004c00 	.word	0x40004c00
 8007d60:	40005000 	.word	0x40005000
 8007d64:	2310      	movs	r3, #16
 8007d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4aae      	ldr	r2, [pc, #696]	@ (8008028 <UART_SetConfig+0x5bc>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	f040 8097 	bne.w	8007ea4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d7a:	2b08      	cmp	r3, #8
 8007d7c:	d823      	bhi.n	8007dc6 <UART_SetConfig+0x35a>
 8007d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d84 <UART_SetConfig+0x318>)
 8007d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d84:	08007da9 	.word	0x08007da9
 8007d88:	08007dc7 	.word	0x08007dc7
 8007d8c:	08007db1 	.word	0x08007db1
 8007d90:	08007dc7 	.word	0x08007dc7
 8007d94:	08007db7 	.word	0x08007db7
 8007d98:	08007dc7 	.word	0x08007dc7
 8007d9c:	08007dc7 	.word	0x08007dc7
 8007da0:	08007dc7 	.word	0x08007dc7
 8007da4:	08007dbf 	.word	0x08007dbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007da8:	f7fd ffca 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8007dac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dae:	e010      	b.n	8007dd2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007db0:	4b9e      	ldr	r3, [pc, #632]	@ (800802c <UART_SetConfig+0x5c0>)
 8007db2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007db4:	e00d      	b.n	8007dd2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007db6:	f7fd ff2b 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 8007dba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dbc:	e009      	b.n	8007dd2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007dc4:	e005      	b.n	8007dd2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007dd0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 8130 	beq.w	800803a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dde:	4a94      	ldr	r2, [pc, #592]	@ (8008030 <UART_SetConfig+0x5c4>)
 8007de0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de4:	461a      	mov	r2, r3
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	4613      	mov	r3, r2
 8007df4:	005b      	lsls	r3, r3, #1
 8007df6:	4413      	add	r3, r2
 8007df8:	69ba      	ldr	r2, [r7, #24]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d305      	bcc.n	8007e0a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e04:	69ba      	ldr	r2, [r7, #24]
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d903      	bls.n	8007e12 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e10:	e113      	b.n	800803a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e14:	2200      	movs	r2, #0
 8007e16:	60bb      	str	r3, [r7, #8]
 8007e18:	60fa      	str	r2, [r7, #12]
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e1e:	4a84      	ldr	r2, [pc, #528]	@ (8008030 <UART_SetConfig+0x5c4>)
 8007e20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	2200      	movs	r2, #0
 8007e28:	603b      	str	r3, [r7, #0]
 8007e2a:	607a      	str	r2, [r7, #4]
 8007e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e30:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007e34:	f7f8 f9e2 	bl	80001fc <__aeabi_uldivmod>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	4619      	mov	r1, r3
 8007e40:	f04f 0200 	mov.w	r2, #0
 8007e44:	f04f 0300 	mov.w	r3, #0
 8007e48:	020b      	lsls	r3, r1, #8
 8007e4a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e4e:	0202      	lsls	r2, r0, #8
 8007e50:	6979      	ldr	r1, [r7, #20]
 8007e52:	6849      	ldr	r1, [r1, #4]
 8007e54:	0849      	lsrs	r1, r1, #1
 8007e56:	2000      	movs	r0, #0
 8007e58:	460c      	mov	r4, r1
 8007e5a:	4605      	mov	r5, r0
 8007e5c:	eb12 0804 	adds.w	r8, r2, r4
 8007e60:	eb43 0905 	adc.w	r9, r3, r5
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	469a      	mov	sl, r3
 8007e6c:	4693      	mov	fp, r2
 8007e6e:	4652      	mov	r2, sl
 8007e70:	465b      	mov	r3, fp
 8007e72:	4640      	mov	r0, r8
 8007e74:	4649      	mov	r1, r9
 8007e76:	f7f8 f9c1 	bl	80001fc <__aeabi_uldivmod>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	4613      	mov	r3, r2
 8007e80:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e88:	d308      	bcc.n	8007e9c <UART_SetConfig+0x430>
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
 8007e8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e90:	d204      	bcs.n	8007e9c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	6a3a      	ldr	r2, [r7, #32]
 8007e98:	60da      	str	r2, [r3, #12]
 8007e9a:	e0ce      	b.n	800803a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ea2:	e0ca      	b.n	800803a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	69db      	ldr	r3, [r3, #28]
 8007ea8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eac:	d166      	bne.n	8007f7c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007eae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007eb2:	2b08      	cmp	r3, #8
 8007eb4:	d827      	bhi.n	8007f06 <UART_SetConfig+0x49a>
 8007eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8007ebc <UART_SetConfig+0x450>)
 8007eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ebc:	08007ee1 	.word	0x08007ee1
 8007ec0:	08007ee9 	.word	0x08007ee9
 8007ec4:	08007ef1 	.word	0x08007ef1
 8007ec8:	08007f07 	.word	0x08007f07
 8007ecc:	08007ef7 	.word	0x08007ef7
 8007ed0:	08007f07 	.word	0x08007f07
 8007ed4:	08007f07 	.word	0x08007f07
 8007ed8:	08007f07 	.word	0x08007f07
 8007edc:	08007eff 	.word	0x08007eff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ee0:	f7fd ff2e 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8007ee4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ee6:	e014      	b.n	8007f12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ee8:	f7fd ff40 	bl	8005d6c <HAL_RCC_GetPCLK2Freq>
 8007eec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007eee:	e010      	b.n	8007f12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ef0:	4b4e      	ldr	r3, [pc, #312]	@ (800802c <UART_SetConfig+0x5c0>)
 8007ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ef4:	e00d      	b.n	8007f12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ef6:	f7fd fe8b 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 8007efa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007efc:	e009      	b.n	8007f12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f04:	e005      	b.n	8007f12 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f000 8090 	beq.w	800803a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1e:	4a44      	ldr	r2, [pc, #272]	@ (8008030 <UART_SetConfig+0x5c4>)
 8007f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f24:	461a      	mov	r2, r3
 8007f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f28:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f2c:	005a      	lsls	r2, r3, #1
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	085b      	lsrs	r3, r3, #1
 8007f34:	441a      	add	r2, r3
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f3e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f40:	6a3b      	ldr	r3, [r7, #32]
 8007f42:	2b0f      	cmp	r3, #15
 8007f44:	d916      	bls.n	8007f74 <UART_SetConfig+0x508>
 8007f46:	6a3b      	ldr	r3, [r7, #32]
 8007f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f4c:	d212      	bcs.n	8007f74 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f4e:	6a3b      	ldr	r3, [r7, #32]
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	f023 030f 	bic.w	r3, r3, #15
 8007f56:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f58:	6a3b      	ldr	r3, [r7, #32]
 8007f5a:	085b      	lsrs	r3, r3, #1
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	f003 0307 	and.w	r3, r3, #7
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	8bfb      	ldrh	r3, [r7, #30]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	8bfa      	ldrh	r2, [r7, #30]
 8007f70:	60da      	str	r2, [r3, #12]
 8007f72:	e062      	b.n	800803a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f7a:	e05e      	b.n	800803a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f7c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f80:	2b08      	cmp	r3, #8
 8007f82:	d828      	bhi.n	8007fd6 <UART_SetConfig+0x56a>
 8007f84:	a201      	add	r2, pc, #4	@ (adr r2, 8007f8c <UART_SetConfig+0x520>)
 8007f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8a:	bf00      	nop
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fb9 	.word	0x08007fb9
 8007f94:	08007fc1 	.word	0x08007fc1
 8007f98:	08007fd7 	.word	0x08007fd7
 8007f9c:	08007fc7 	.word	0x08007fc7
 8007fa0:	08007fd7 	.word	0x08007fd7
 8007fa4:	08007fd7 	.word	0x08007fd7
 8007fa8:	08007fd7 	.word	0x08007fd7
 8007fac:	08007fcf 	.word	0x08007fcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fb0:	f7fd fec6 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8007fb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fb6:	e014      	b.n	8007fe2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fb8:	f7fd fed8 	bl	8005d6c <HAL_RCC_GetPCLK2Freq>
 8007fbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fbe:	e010      	b.n	8007fe2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800802c <UART_SetConfig+0x5c0>)
 8007fc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fc4:	e00d      	b.n	8007fe2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fc6:	f7fd fe23 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 8007fca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fcc:	e009      	b.n	8007fe2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fd4:	e005      	b.n	8007fe2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007fe0:	bf00      	nop
    }

    if (pclk != 0U)
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d028      	beq.n	800803a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fec:	4a10      	ldr	r2, [pc, #64]	@ (8008030 <UART_SetConfig+0x5c4>)
 8007fee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff6:	fbb3 f2f2 	udiv	r2, r3, r2
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	085b      	lsrs	r3, r3, #1
 8008000:	441a      	add	r2, r3
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	fbb2 f3f3 	udiv	r3, r2, r3
 800800a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	2b0f      	cmp	r3, #15
 8008010:	d910      	bls.n	8008034 <UART_SetConfig+0x5c8>
 8008012:	6a3b      	ldr	r3, [r7, #32]
 8008014:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008018:	d20c      	bcs.n	8008034 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	b29a      	uxth	r2, r3
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60da      	str	r2, [r3, #12]
 8008024:	e009      	b.n	800803a <UART_SetConfig+0x5ce>
 8008026:	bf00      	nop
 8008028:	40008000 	.word	0x40008000
 800802c:	00f42400 	.word	0x00f42400
 8008030:	0800c9e4 	.word	0x0800c9e4
      }
      else
      {
        ret = HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	2201      	movs	r2, #1
 800803e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	2201      	movs	r2, #1
 8008046:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	2200      	movs	r2, #0
 800804e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	2200      	movs	r2, #0
 8008054:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008056:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800805a:	4618      	mov	r0, r3
 800805c:	3730      	adds	r7, #48	@ 0x30
 800805e:	46bd      	mov	sp, r7
 8008060:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008064 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008070:	f003 0308 	and.w	r3, r3, #8
 8008074:	2b00      	cmp	r3, #0
 8008076:	d00a      	beq.n	800808e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	430a      	orrs	r2, r1
 800808c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00a      	beq.n	80080b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	430a      	orrs	r2, r1
 80080ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b4:	f003 0302 	and.w	r3, r3, #2
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00a      	beq.n	80080d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d6:	f003 0304 	and.w	r3, r3, #4
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f8:	f003 0310 	and.w	r3, r3, #16
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00a      	beq.n	8008116 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811a:	f003 0320 	and.w	r3, r3, #32
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	430a      	orrs	r2, r1
 8008136:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008140:	2b00      	cmp	r3, #0
 8008142:	d01a      	beq.n	800817a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008162:	d10a      	bne.n	800817a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	430a      	orrs	r2, r1
 8008178:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800817e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00a      	beq.n	800819c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	430a      	orrs	r2, r1
 800819a:	605a      	str	r2, [r3, #4]
  }
}
 800819c:	bf00      	nop
 800819e:	370c      	adds	r7, #12
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr

080081a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b098      	sub	sp, #96	@ 0x60
 80081ac:	af02      	add	r7, sp, #8
 80081ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081b8:	f7f9 fadc 	bl	8001774 <HAL_GetTick>
 80081bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f003 0308 	and.w	r3, r3, #8
 80081c8:	2b08      	cmp	r3, #8
 80081ca:	d12f      	bne.n	800822c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081d4:	2200      	movs	r2, #0
 80081d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f88e 	bl	80082fc <UART_WaitOnFlagUntilTimeout>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d022      	beq.n	800822c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ee:	e853 3f00 	ldrex	r3, [r3]
 80081f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	461a      	mov	r2, r3
 8008202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008204:	647b      	str	r3, [r7, #68]	@ 0x44
 8008206:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008208:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800820a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800820c:	e841 2300 	strex	r3, r2, [r1]
 8008210:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1e6      	bne.n	80081e6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2220      	movs	r2, #32
 800821c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	e063      	b.n	80082f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0304 	and.w	r3, r3, #4
 8008236:	2b04      	cmp	r3, #4
 8008238:	d149      	bne.n	80082ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800823a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008242:	2200      	movs	r2, #0
 8008244:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 f857 	bl	80082fc <UART_WaitOnFlagUntilTimeout>
 800824e:	4603      	mov	r3, r0
 8008250:	2b00      	cmp	r3, #0
 8008252:	d03c      	beq.n	80082ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	623b      	str	r3, [r7, #32]
   return(result);
 8008262:	6a3b      	ldr	r3, [r7, #32]
 8008264:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008268:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008272:	633b      	str	r3, [r7, #48]	@ 0x30
 8008274:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008276:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827a:	e841 2300 	strex	r3, r2, [r1]
 800827e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1e6      	bne.n	8008254 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	3308      	adds	r3, #8
 800828c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	e853 3f00 	ldrex	r3, [r3]
 8008294:	60fb      	str	r3, [r7, #12]
   return(result);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f023 0301 	bic.w	r3, r3, #1
 800829c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3308      	adds	r3, #8
 80082a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082a6:	61fa      	str	r2, [r7, #28]
 80082a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082aa:	69b9      	ldr	r1, [r7, #24]
 80082ac:	69fa      	ldr	r2, [r7, #28]
 80082ae:	e841 2300 	strex	r3, r2, [r1]
 80082b2:	617b      	str	r3, [r7, #20]
   return(result);
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1e5      	bne.n	8008286 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2220      	movs	r2, #32
 80082be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e012      	b.n	80082f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2220      	movs	r2, #32
 80082d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3758      	adds	r7, #88	@ 0x58
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	603b      	str	r3, [r7, #0]
 8008308:	4613      	mov	r3, r2
 800830a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800830c:	e049      	b.n	80083a2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008314:	d045      	beq.n	80083a2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008316:	f7f9 fa2d 	bl	8001774 <HAL_GetTick>
 800831a:	4602      	mov	r2, r0
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	1ad3      	subs	r3, r2, r3
 8008320:	69ba      	ldr	r2, [r7, #24]
 8008322:	429a      	cmp	r2, r3
 8008324:	d302      	bcc.n	800832c <UART_WaitOnFlagUntilTimeout+0x30>
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d101      	bne.n	8008330 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e048      	b.n	80083c2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	2b00      	cmp	r3, #0
 800833c:	d031      	beq.n	80083a2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69db      	ldr	r3, [r3, #28]
 8008344:	f003 0308 	and.w	r3, r3, #8
 8008348:	2b08      	cmp	r3, #8
 800834a:	d110      	bne.n	800836e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2208      	movs	r2, #8
 8008352:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008354:	68f8      	ldr	r0, [r7, #12]
 8008356:	f000 f838 	bl	80083ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2208      	movs	r2, #8
 800835e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2200      	movs	r2, #0
 8008366:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e029      	b.n	80083c2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	69db      	ldr	r3, [r3, #28]
 8008374:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008378:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800837c:	d111      	bne.n	80083a2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008386:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	f000 f81e 	bl	80083ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2220      	movs	r2, #32
 8008392:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e00f      	b.n	80083c2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	69da      	ldr	r2, [r3, #28]
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	4013      	ands	r3, r2
 80083ac:	68ba      	ldr	r2, [r7, #8]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	bf0c      	ite	eq
 80083b2:	2301      	moveq	r3, #1
 80083b4:	2300      	movne	r3, #0
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	461a      	mov	r2, r3
 80083ba:	79fb      	ldrb	r3, [r7, #7]
 80083bc:	429a      	cmp	r2, r3
 80083be:	d0a6      	beq.n	800830e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083c0:	2300      	movs	r3, #0
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083ca:	b480      	push	{r7}
 80083cc:	b095      	sub	sp, #84	@ 0x54
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083da:	e853 3f00 	ldrex	r3, [r3]
 80083de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	461a      	mov	r2, r3
 80083ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80083f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083f8:	e841 2300 	strex	r3, r2, [r1]
 80083fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1e6      	bne.n	80083d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	3308      	adds	r3, #8
 800840a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840c:	6a3b      	ldr	r3, [r7, #32]
 800840e:	e853 3f00 	ldrex	r3, [r3]
 8008412:	61fb      	str	r3, [r7, #28]
   return(result);
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800841a:	f023 0301 	bic.w	r3, r3, #1
 800841e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	3308      	adds	r3, #8
 8008426:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008428:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800842a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800842e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008430:	e841 2300 	strex	r3, r2, [r1]
 8008434:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1e3      	bne.n	8008404 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008440:	2b01      	cmp	r3, #1
 8008442:	d118      	bne.n	8008476 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	60bb      	str	r3, [r7, #8]
   return(result);
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	f023 0310 	bic.w	r3, r3, #16
 8008458:	647b      	str	r3, [r7, #68]	@ 0x44
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	461a      	mov	r2, r3
 8008460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008462:	61bb      	str	r3, [r7, #24]
 8008464:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008466:	6979      	ldr	r1, [r7, #20]
 8008468:	69ba      	ldr	r2, [r7, #24]
 800846a:	e841 2300 	strex	r3, r2, [r1]
 800846e:	613b      	str	r3, [r7, #16]
   return(result);
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1e6      	bne.n	8008444 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2220      	movs	r2, #32
 800847a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800848a:	bf00      	nop
 800848c:	3754      	adds	r7, #84	@ 0x54
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr

08008496 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b084      	sub	sp, #16
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f7ff fac3 	bl	8007a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084ba:	bf00      	nop
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}

080084c2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084c2:	b580      	push	{r7, lr}
 80084c4:	b088      	sub	sp, #32
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	e853 3f00 	ldrex	r3, [r3]
 80084d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084de:	61fb      	str	r3, [r7, #28]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	461a      	mov	r2, r3
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	61bb      	str	r3, [r7, #24]
 80084ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ec:	6979      	ldr	r1, [r7, #20]
 80084ee:	69ba      	ldr	r2, [r7, #24]
 80084f0:	e841 2300 	strex	r3, r2, [r1]
 80084f4:	613b      	str	r3, [r7, #16]
   return(result);
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1e6      	bne.n	80084ca <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2220      	movs	r2, #32
 8008500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f7ff fa8e 	bl	8007a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008510:	bf00      	nop
 8008512:	3720      	adds	r7, #32
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008548:	bf00      	nop
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008554:	b480      	push	{r7}
 8008556:	b085      	sub	sp, #20
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008562:	2b01      	cmp	r3, #1
 8008564:	d101      	bne.n	800856a <HAL_UARTEx_DisableFifoMode+0x16>
 8008566:	2302      	movs	r3, #2
 8008568:	e027      	b.n	80085ba <HAL_UARTEx_DisableFifoMode+0x66>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2201      	movs	r2, #1
 800856e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2224      	movs	r2, #36	@ 0x24
 8008576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f022 0201 	bic.w	r2, r2, #1
 8008590:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008598:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3714      	adds	r7, #20
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr

080085c6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b084      	sub	sp, #16
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
 80085ce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d101      	bne.n	80085de <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80085da:	2302      	movs	r3, #2
 80085dc:	e02d      	b.n	800863a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2201      	movs	r2, #1
 80085e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2224      	movs	r2, #36	@ 0x24
 80085ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f022 0201 	bic.w	r2, r2, #1
 8008604:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	430a      	orrs	r2, r1
 8008618:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f850 	bl	80086c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2220      	movs	r2, #32
 800862c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b084      	sub	sp, #16
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008652:	2b01      	cmp	r3, #1
 8008654:	d101      	bne.n	800865a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008656:	2302      	movs	r3, #2
 8008658:	e02d      	b.n	80086b6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2201      	movs	r2, #1
 800865e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2224      	movs	r2, #36	@ 0x24
 8008666:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f022 0201 	bic.w	r2, r2, #1
 8008680:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	683a      	ldr	r2, [r7, #0]
 8008692:	430a      	orrs	r2, r1
 8008694:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f812 	bl	80086c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2220      	movs	r2, #32
 80086a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
	...

080086c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d108      	bne.n	80086e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80086e0:	e031      	b.n	8008746 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80086e2:	2308      	movs	r3, #8
 80086e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80086e6:	2308      	movs	r3, #8
 80086e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	0e5b      	lsrs	r3, r3, #25
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	f003 0307 	and.w	r3, r3, #7
 80086f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	0f5b      	lsrs	r3, r3, #29
 8008702:	b2db      	uxtb	r3, r3
 8008704:	f003 0307 	and.w	r3, r3, #7
 8008708:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800870a:	7bbb      	ldrb	r3, [r7, #14]
 800870c:	7b3a      	ldrb	r2, [r7, #12]
 800870e:	4911      	ldr	r1, [pc, #68]	@ (8008754 <UARTEx_SetNbDataToProcess+0x94>)
 8008710:	5c8a      	ldrb	r2, [r1, r2]
 8008712:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008716:	7b3a      	ldrb	r2, [r7, #12]
 8008718:	490f      	ldr	r1, [pc, #60]	@ (8008758 <UARTEx_SetNbDataToProcess+0x98>)
 800871a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800871c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008720:	b29a      	uxth	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008728:	7bfb      	ldrb	r3, [r7, #15]
 800872a:	7b7a      	ldrb	r2, [r7, #13]
 800872c:	4909      	ldr	r1, [pc, #36]	@ (8008754 <UARTEx_SetNbDataToProcess+0x94>)
 800872e:	5c8a      	ldrb	r2, [r1, r2]
 8008730:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008734:	7b7a      	ldrb	r2, [r7, #13]
 8008736:	4908      	ldr	r1, [pc, #32]	@ (8008758 <UARTEx_SetNbDataToProcess+0x98>)
 8008738:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800873a:	fb93 f3f2 	sdiv	r3, r3, r2
 800873e:	b29a      	uxth	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008746:	bf00      	nop
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	0800c9fc 	.word	0x0800c9fc
 8008758:	0800ca04 	.word	0x0800ca04

0800875c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800875c:	b084      	sub	sp, #16
 800875e:	b580      	push	{r7, lr}
 8008760:	b084      	sub	sp, #16
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
 8008766:	f107 001c 	add.w	r0, r7, #28
 800876a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f001 fa1c 	bl	8009bb8 <USB_CoreReset>
 8008780:	4603      	mov	r3, r0
 8008782:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8008784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008786:	2b00      	cmp	r3, #0
 8008788:	d106      	bne.n	8008798 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800878e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	639a      	str	r2, [r3, #56]	@ 0x38
 8008796:	e005      	b.n	80087a4 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800879c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80087a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087b0:	b004      	add	sp, #16
 80087b2:	4770      	bx	lr

080087b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b087      	sub	sp, #28
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	4613      	mov	r3, r2
 80087c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80087c2:	79fb      	ldrb	r3, [r7, #7]
 80087c4:	2b02      	cmp	r3, #2
 80087c6:	d165      	bne.n	8008894 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	4a3e      	ldr	r2, [pc, #248]	@ (80088c4 <USB_SetTurnaroundTime+0x110>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d906      	bls.n	80087de <USB_SetTurnaroundTime+0x2a>
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	4a3d      	ldr	r2, [pc, #244]	@ (80088c8 <USB_SetTurnaroundTime+0x114>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d202      	bcs.n	80087de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80087d8:	230f      	movs	r3, #15
 80087da:	617b      	str	r3, [r7, #20]
 80087dc:	e05c      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	4a39      	ldr	r2, [pc, #228]	@ (80088c8 <USB_SetTurnaroundTime+0x114>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d306      	bcc.n	80087f4 <USB_SetTurnaroundTime+0x40>
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	4a38      	ldr	r2, [pc, #224]	@ (80088cc <USB_SetTurnaroundTime+0x118>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d202      	bcs.n	80087f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80087ee:	230e      	movs	r3, #14
 80087f0:	617b      	str	r3, [r7, #20]
 80087f2:	e051      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	4a35      	ldr	r2, [pc, #212]	@ (80088cc <USB_SetTurnaroundTime+0x118>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d306      	bcc.n	800880a <USB_SetTurnaroundTime+0x56>
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	4a34      	ldr	r2, [pc, #208]	@ (80088d0 <USB_SetTurnaroundTime+0x11c>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d202      	bcs.n	800880a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008804:	230d      	movs	r3, #13
 8008806:	617b      	str	r3, [r7, #20]
 8008808:	e046      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	4a30      	ldr	r2, [pc, #192]	@ (80088d0 <USB_SetTurnaroundTime+0x11c>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d306      	bcc.n	8008820 <USB_SetTurnaroundTime+0x6c>
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	4a2f      	ldr	r2, [pc, #188]	@ (80088d4 <USB_SetTurnaroundTime+0x120>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d802      	bhi.n	8008820 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800881a:	230c      	movs	r3, #12
 800881c:	617b      	str	r3, [r7, #20]
 800881e:	e03b      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	4a2c      	ldr	r2, [pc, #176]	@ (80088d4 <USB_SetTurnaroundTime+0x120>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d906      	bls.n	8008836 <USB_SetTurnaroundTime+0x82>
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	4a2b      	ldr	r2, [pc, #172]	@ (80088d8 <USB_SetTurnaroundTime+0x124>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d802      	bhi.n	8008836 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008830:	230b      	movs	r3, #11
 8008832:	617b      	str	r3, [r7, #20]
 8008834:	e030      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	4a27      	ldr	r2, [pc, #156]	@ (80088d8 <USB_SetTurnaroundTime+0x124>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d906      	bls.n	800884c <USB_SetTurnaroundTime+0x98>
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	4a26      	ldr	r2, [pc, #152]	@ (80088dc <USB_SetTurnaroundTime+0x128>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d802      	bhi.n	800884c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008846:	230a      	movs	r3, #10
 8008848:	617b      	str	r3, [r7, #20]
 800884a:	e025      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	4a23      	ldr	r2, [pc, #140]	@ (80088dc <USB_SetTurnaroundTime+0x128>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d906      	bls.n	8008862 <USB_SetTurnaroundTime+0xae>
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	4a22      	ldr	r2, [pc, #136]	@ (80088e0 <USB_SetTurnaroundTime+0x12c>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d202      	bcs.n	8008862 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800885c:	2309      	movs	r3, #9
 800885e:	617b      	str	r3, [r7, #20]
 8008860:	e01a      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	4a1e      	ldr	r2, [pc, #120]	@ (80088e0 <USB_SetTurnaroundTime+0x12c>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d306      	bcc.n	8008878 <USB_SetTurnaroundTime+0xc4>
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	4a1d      	ldr	r2, [pc, #116]	@ (80088e4 <USB_SetTurnaroundTime+0x130>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d802      	bhi.n	8008878 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008872:	2308      	movs	r3, #8
 8008874:	617b      	str	r3, [r7, #20]
 8008876:	e00f      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	4a1a      	ldr	r2, [pc, #104]	@ (80088e4 <USB_SetTurnaroundTime+0x130>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d906      	bls.n	800888e <USB_SetTurnaroundTime+0xda>
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	4a19      	ldr	r2, [pc, #100]	@ (80088e8 <USB_SetTurnaroundTime+0x134>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d202      	bcs.n	800888e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008888:	2307      	movs	r3, #7
 800888a:	617b      	str	r3, [r7, #20]
 800888c:	e004      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800888e:	2306      	movs	r3, #6
 8008890:	617b      	str	r3, [r7, #20]
 8008892:	e001      	b.n	8008898 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008894:	2309      	movs	r3, #9
 8008896:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	68da      	ldr	r2, [r3, #12]
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	029b      	lsls	r3, r3, #10
 80088ac:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80088b0:	431a      	orrs	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	371c      	adds	r7, #28
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr
 80088c4:	00d8acbf 	.word	0x00d8acbf
 80088c8:	00e4e1c0 	.word	0x00e4e1c0
 80088cc:	00f42400 	.word	0x00f42400
 80088d0:	01067380 	.word	0x01067380
 80088d4:	011a499f 	.word	0x011a499f
 80088d8:	01312cff 	.word	0x01312cff
 80088dc:	014ca43f 	.word	0x014ca43f
 80088e0:	016e3600 	.word	0x016e3600
 80088e4:	01a6ab1f 	.word	0x01a6ab1f
 80088e8:	01e84800 	.word	0x01e84800

080088ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	f043 0201 	orr.w	r2, r3, #1
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	370c      	adds	r7, #12
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	f023 0201 	bic.w	r2, r3, #1
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	460b      	mov	r3, r1
 800893a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800893c:	2300      	movs	r3, #0
 800893e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800894c:	78fb      	ldrb	r3, [r7, #3]
 800894e:	2b01      	cmp	r3, #1
 8008950:	d115      	bne.n	800897e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800895e:	2001      	movs	r0, #1
 8008960:	f7f8 ff14 	bl	800178c <HAL_Delay>
      ms++;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3301      	adds	r3, #1
 8008968:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f001 f8ab 	bl	8009ac6 <USB_GetMode>
 8008970:	4603      	mov	r3, r0
 8008972:	2b01      	cmp	r3, #1
 8008974:	d01e      	beq.n	80089b4 <USB_SetCurrentMode+0x84>
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b31      	cmp	r3, #49	@ 0x31
 800897a:	d9f0      	bls.n	800895e <USB_SetCurrentMode+0x2e>
 800897c:	e01a      	b.n	80089b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800897e:	78fb      	ldrb	r3, [r7, #3]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d115      	bne.n	80089b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008990:	2001      	movs	r0, #1
 8008992:	f7f8 fefb 	bl	800178c <HAL_Delay>
      ms++;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	3301      	adds	r3, #1
 800899a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 f892 	bl	8009ac6 <USB_GetMode>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d005      	beq.n	80089b4 <USB_SetCurrentMode+0x84>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2b31      	cmp	r3, #49	@ 0x31
 80089ac:	d9f0      	bls.n	8008990 <USB_SetCurrentMode+0x60>
 80089ae:	e001      	b.n	80089b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	e005      	b.n	80089c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2b32      	cmp	r3, #50	@ 0x32
 80089b8:	d101      	bne.n	80089be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	e000      	b.n	80089c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3710      	adds	r7, #16
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80089c8:	b084      	sub	sp, #16
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b086      	sub	sp, #24
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
 80089d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80089d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80089da:	2300      	movs	r3, #0
 80089dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80089e2:	2300      	movs	r3, #0
 80089e4:	613b      	str	r3, [r7, #16]
 80089e6:	e009      	b.n	80089fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	3340      	adds	r3, #64	@ 0x40
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4413      	add	r3, r2
 80089f2:	2200      	movs	r2, #0
 80089f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	3301      	adds	r3, #1
 80089fa:	613b      	str	r3, [r7, #16]
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	2b0e      	cmp	r3, #14
 8008a00:	d9f2      	bls.n	80089e8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008a02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d11c      	bne.n	8008a42 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	68fa      	ldr	r2, [r7, #12]
 8008a12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a16:	f043 0302 	orr.w	r3, r3, #2
 8008a1a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a20:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	601a      	str	r2, [r3, #0]
 8008a40:	e005      	b.n	8008a4e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a46:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008a54:	461a      	mov	r2, r3
 8008a56:	2300      	movs	r3, #0
 8008a58:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008a5a:	2103      	movs	r1, #3
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 f959 	bl	8008d14 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008a62:	2110      	movs	r1, #16
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 f8f1 	bl	8008c4c <USB_FlushTxFifo>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d001      	beq.n	8008a74 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 f91d 	bl	8008cb4 <USB_FlushRxFifo>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d001      	beq.n	8008a84 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a96:	461a      	mov	r2, r3
 8008a98:	2300      	movs	r3, #0
 8008a9a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	613b      	str	r3, [r7, #16]
 8008aac:	e043      	b.n	8008b36 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ac4:	d118      	bne.n	8008af8 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d10a      	bne.n	8008ae2 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	015a      	lsls	r2, r3, #5
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	4413      	add	r3, r2
 8008ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ad8:	461a      	mov	r2, r3
 8008ada:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008ade:	6013      	str	r3, [r2, #0]
 8008ae0:	e013      	b.n	8008b0a <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	015a      	lsls	r2, r3, #5
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	4413      	add	r3, r2
 8008aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aee:	461a      	mov	r2, r3
 8008af0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008af4:	6013      	str	r3, [r2, #0]
 8008af6:	e008      	b.n	8008b0a <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	015a      	lsls	r2, r3, #5
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	4413      	add	r3, r2
 8008b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b04:	461a      	mov	r2, r3
 8008b06:	2300      	movs	r3, #0
 8008b08:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	015a      	lsls	r2, r3, #5
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	4413      	add	r3, r2
 8008b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b16:	461a      	mov	r2, r3
 8008b18:	2300      	movs	r3, #0
 8008b1a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	015a      	lsls	r2, r3, #5
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	4413      	add	r3, r2
 8008b24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b28:	461a      	mov	r2, r3
 8008b2a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008b2e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	3301      	adds	r3, #1
 8008b34:	613b      	str	r3, [r7, #16]
 8008b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d3b7      	bcc.n	8008aae <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b3e:	2300      	movs	r3, #0
 8008b40:	613b      	str	r3, [r7, #16]
 8008b42:	e043      	b.n	8008bcc <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	015a      	lsls	r2, r3, #5
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	4413      	add	r3, r2
 8008b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b5a:	d118      	bne.n	8008b8e <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10a      	bne.n	8008b78 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	015a      	lsls	r2, r3, #5
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	4413      	add	r3, r2
 8008b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b6e:	461a      	mov	r2, r3
 8008b70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008b74:	6013      	str	r3, [r2, #0]
 8008b76:	e013      	b.n	8008ba0 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	015a      	lsls	r2, r3, #5
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	4413      	add	r3, r2
 8008b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b84:	461a      	mov	r2, r3
 8008b86:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008b8a:	6013      	str	r3, [r2, #0]
 8008b8c:	e008      	b.n	8008ba0 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	015a      	lsls	r2, r3, #5
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	4413      	add	r3, r2
 8008b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	015a      	lsls	r2, r3, #5
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bac:	461a      	mov	r2, r3
 8008bae:	2300      	movs	r3, #0
 8008bb0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008bc4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	613b      	str	r3, [r7, #16]
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bce:	693a      	ldr	r2, [r7, #16]
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d3b7      	bcc.n	8008b44 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bda:	691b      	ldr	r3, [r3, #16]
 8008bdc:	68fa      	ldr	r2, [r7, #12]
 8008bde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008be2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008be6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008bf4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	699b      	ldr	r3, [r3, #24]
 8008bfa:	f043 0210 	orr.w	r2, r3, #16
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	699a      	ldr	r2, [r3, #24]
 8008c06:	4b10      	ldr	r3, [pc, #64]	@ (8008c48 <USB_DevInit+0x280>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d005      	beq.n	8008c20 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	f043 0208 	orr.w	r2, r3, #8
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d107      	bne.n	8008c36 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	699b      	ldr	r3, [r3, #24]
 8008c2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c2e:	f043 0304 	orr.w	r3, r3, #4
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3718      	adds	r7, #24
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c42:	b004      	add	sp, #16
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop
 8008c48:	803c3800 	.word	0x803c3800

08008c4c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008c56:	2300      	movs	r3, #0
 8008c58:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4a13      	ldr	r2, [pc, #76]	@ (8008cb0 <USB_FlushTxFifo+0x64>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d901      	bls.n	8008c6c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008c68:	2303      	movs	r3, #3
 8008c6a:	e01b      	b.n	8008ca4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	daf2      	bge.n	8008c5a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008c74:	2300      	movs	r3, #0
 8008c76:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	019b      	lsls	r3, r3, #6
 8008c7c:	f043 0220 	orr.w	r2, r3, #32
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3301      	adds	r3, #1
 8008c88:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	4a08      	ldr	r2, [pc, #32]	@ (8008cb0 <USB_FlushTxFifo+0x64>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d901      	bls.n	8008c96 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008c92:	2303      	movs	r3, #3
 8008c94:	e006      	b.n	8008ca4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	f003 0320 	and.w	r3, r3, #32
 8008c9e:	2b20      	cmp	r3, #32
 8008ca0:	d0f0      	beq.n	8008c84 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008ca2:	2300      	movs	r3, #0
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3714      	adds	r7, #20
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr
 8008cb0:	00030d40 	.word	0x00030d40

08008cb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b085      	sub	sp, #20
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	4a11      	ldr	r2, [pc, #68]	@ (8008d10 <USB_FlushRxFifo+0x5c>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d901      	bls.n	8008cd2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e018      	b.n	8008d04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	daf2      	bge.n	8008cc0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2210      	movs	r2, #16
 8008ce2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	4a08      	ldr	r2, [pc, #32]	@ (8008d10 <USB_FlushRxFifo+0x5c>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d901      	bls.n	8008cf6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e006      	b.n	8008d04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	f003 0310 	and.w	r3, r3, #16
 8008cfe:	2b10      	cmp	r3, #16
 8008d00:	d0f0      	beq.n	8008ce4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	00030d40 	.word	0x00030d40

08008d14 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b085      	sub	sp, #20
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	78fb      	ldrb	r3, [r7, #3]
 8008d2e:	68f9      	ldr	r1, [r7, #12]
 8008d30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d34:	4313      	orrs	r3, r2
 8008d36:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr

08008d46 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008d46:	b480      	push	{r7}
 8008d48:	b087      	sub	sp, #28
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	f003 0306 	and.w	r3, r3, #6
 8008d5e:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d002      	beq.n	8008d6c <USB_GetDevSpeed+0x26>
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2b06      	cmp	r3, #6
 8008d6a:	d102      	bne.n	8008d72 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008d6c:	2302      	movs	r3, #2
 8008d6e:	75fb      	strb	r3, [r7, #23]
 8008d70:	e001      	b.n	8008d76 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8008d72:	230f      	movs	r3, #15
 8008d74:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	371c      	adds	r7, #28
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	785b      	ldrb	r3, [r3, #1]
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d13a      	bne.n	8008e16 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008da6:	69da      	ldr	r2, [r3, #28]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	f003 030f 	and.w	r3, r3, #15
 8008db0:	2101      	movs	r1, #1
 8008db2:	fa01 f303 	lsl.w	r3, r1, r3
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	68f9      	ldr	r1, [r7, #12]
 8008dba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	015a      	lsls	r2, r3, #5
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	4413      	add	r3, r2
 8008dca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d155      	bne.n	8008e84 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	015a      	lsls	r2, r3, #5
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	4413      	add	r3, r2
 8008de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	791b      	ldrb	r3, [r3, #4]
 8008df2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008df4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	059b      	lsls	r3, r3, #22
 8008dfa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	68ba      	ldr	r2, [r7, #8]
 8008e00:	0151      	lsls	r1, r2, #5
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	440a      	add	r2, r1
 8008e06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e12:	6013      	str	r3, [r2, #0]
 8008e14:	e036      	b.n	8008e84 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e1c:	69da      	ldr	r2, [r3, #28]
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	f003 030f 	and.w	r3, r3, #15
 8008e26:	2101      	movs	r1, #1
 8008e28:	fa01 f303 	lsl.w	r3, r1, r3
 8008e2c:	041b      	lsls	r3, r3, #16
 8008e2e:	68f9      	ldr	r1, [r7, #12]
 8008e30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e34:	4313      	orrs	r3, r2
 8008e36:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	015a      	lsls	r2, r3, #5
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	4413      	add	r3, r2
 8008e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d11a      	bne.n	8008e84 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	015a      	lsls	r2, r3, #5
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	4413      	add	r3, r2
 8008e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	791b      	ldrb	r3, [r3, #4]
 8008e68:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008e6a:	430b      	orrs	r3, r1
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	68ba      	ldr	r2, [r7, #8]
 8008e70:	0151      	lsls	r1, r2, #5
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	440a      	add	r2, r1
 8008e76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e82:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3714      	adds	r7, #20
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
	...

08008e94 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	785b      	ldrb	r3, [r3, #1]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d161      	bne.n	8008f74 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	015a      	lsls	r2, r3, #5
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ec2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ec6:	d11f      	bne.n	8008f08 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	0151      	lsls	r1, r2, #5
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	440a      	add	r2, r1
 8008ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ee2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ee6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	015a      	lsls	r2, r3, #5
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	4413      	add	r3, r2
 8008ef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	0151      	lsls	r1, r2, #5
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	440a      	add	r2, r1
 8008efe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f06:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	f003 030f 	and.w	r3, r3, #15
 8008f18:	2101      	movs	r1, #1
 8008f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8008f1e:	b29b      	uxth	r3, r3
 8008f20:	43db      	mvns	r3, r3
 8008f22:	68f9      	ldr	r1, [r7, #12]
 8008f24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f28:	4013      	ands	r3, r2
 8008f2a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f32:	69da      	ldr	r2, [r3, #28]
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	f003 030f 	and.w	r3, r3, #15
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	43db      	mvns	r3, r3
 8008f46:	68f9      	ldr	r1, [r7, #12]
 8008f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	015a      	lsls	r2, r3, #5
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	4413      	add	r3, r2
 8008f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	0159      	lsls	r1, r3, #5
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	440b      	add	r3, r1
 8008f66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	4b35      	ldr	r3, [pc, #212]	@ (8009044 <USB_DeactivateEndpoint+0x1b0>)
 8008f6e:	4013      	ands	r3, r2
 8008f70:	600b      	str	r3, [r1, #0]
 8008f72:	e060      	b.n	8009036 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	015a      	lsls	r2, r3, #5
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f8a:	d11f      	bne.n	8008fcc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	015a      	lsls	r2, r3, #5
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	4413      	add	r3, r2
 8008f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68ba      	ldr	r2, [r7, #8]
 8008f9c:	0151      	lsls	r1, r2, #5
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	440a      	add	r2, r1
 8008fa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fa6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008faa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	015a      	lsls	r2, r3, #5
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	68ba      	ldr	r2, [r7, #8]
 8008fbc:	0151      	lsls	r1, r2, #5
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	440a      	add	r2, r1
 8008fc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fc6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008fca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	f003 030f 	and.w	r3, r3, #15
 8008fdc:	2101      	movs	r1, #1
 8008fde:	fa01 f303 	lsl.w	r3, r1, r3
 8008fe2:	041b      	lsls	r3, r3, #16
 8008fe4:	43db      	mvns	r3, r3
 8008fe6:	68f9      	ldr	r1, [r7, #12]
 8008fe8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008fec:	4013      	ands	r3, r2
 8008fee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ff6:	69da      	ldr	r2, [r3, #28]
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	f003 030f 	and.w	r3, r3, #15
 8009000:	2101      	movs	r1, #1
 8009002:	fa01 f303 	lsl.w	r3, r1, r3
 8009006:	041b      	lsls	r3, r3, #16
 8009008:	43db      	mvns	r3, r3
 800900a:	68f9      	ldr	r1, [r7, #12]
 800900c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009010:	4013      	ands	r3, r2
 8009012:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	015a      	lsls	r2, r3, #5
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	4413      	add	r3, r2
 800901c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	0159      	lsls	r1, r3, #5
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	440b      	add	r3, r1
 800902a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800902e:	4619      	mov	r1, r3
 8009030:	4b05      	ldr	r3, [pc, #20]	@ (8009048 <USB_DeactivateEndpoint+0x1b4>)
 8009032:	4013      	ands	r3, r2
 8009034:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3714      	adds	r7, #20
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr
 8009044:	ec337800 	.word	0xec337800
 8009048:	eff37800 	.word	0xeff37800

0800904c <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	785b      	ldrb	r3, [r3, #1]
 8009064:	2b01      	cmp	r3, #1
 8009066:	f040 8128 	bne.w	80092ba <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	691b      	ldr	r3, [r3, #16]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d132      	bne.n	80090d8 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	015a      	lsls	r2, r3, #5
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	4413      	add	r3, r2
 800907a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	0151      	lsls	r1, r2, #5
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	440a      	add	r2, r1
 8009088:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800908c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009090:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009094:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	015a      	lsls	r2, r3, #5
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	4413      	add	r3, r2
 800909e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	0151      	lsls	r1, r2, #5
 80090a8:	697a      	ldr	r2, [r7, #20]
 80090aa:	440a      	add	r2, r1
 80090ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80090b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	015a      	lsls	r2, r3, #5
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	4413      	add	r3, r2
 80090be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090c2:	691b      	ldr	r3, [r3, #16]
 80090c4:	693a      	ldr	r2, [r7, #16]
 80090c6:	0151      	lsls	r1, r2, #5
 80090c8:	697a      	ldr	r2, [r7, #20]
 80090ca:	440a      	add	r2, r1
 80090cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090d0:	0cdb      	lsrs	r3, r3, #19
 80090d2:	04db      	lsls	r3, r3, #19
 80090d4:	6113      	str	r3, [r2, #16]
 80090d6:	e092      	b.n	80091fe <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	015a      	lsls	r2, r3, #5
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	4413      	add	r3, r2
 80090e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	0151      	lsls	r1, r2, #5
 80090ea:	697a      	ldr	r2, [r7, #20]
 80090ec:	440a      	add	r2, r1
 80090ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090f2:	0cdb      	lsrs	r3, r3, #19
 80090f4:	04db      	lsls	r3, r3, #19
 80090f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	015a      	lsls	r2, r3, #5
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	4413      	add	r3, r2
 8009100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	693a      	ldr	r2, [r7, #16]
 8009108:	0151      	lsls	r1, r2, #5
 800910a:	697a      	ldr	r2, [r7, #20]
 800910c:	440a      	add	r2, r1
 800910e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009112:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009116:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800911a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d11a      	bne.n	8009158 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	691a      	ldr	r2, [r3, #16]
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	429a      	cmp	r2, r3
 800912c:	d903      	bls.n	8009136 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	689a      	ldr	r2, [r3, #8]
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	015a      	lsls	r2, r3, #5
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	4413      	add	r3, r2
 800913e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	693a      	ldr	r2, [r7, #16]
 8009146:	0151      	lsls	r1, r2, #5
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	440a      	add	r2, r1
 800914c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009150:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009154:	6113      	str	r3, [r2, #16]
 8009156:	e01b      	b.n	8009190 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	015a      	lsls	r2, r3, #5
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	4413      	add	r3, r2
 8009160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009164:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	6919      	ldr	r1, [r3, #16]
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	440b      	add	r3, r1
 8009170:	1e59      	subs	r1, r3, #1
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	fbb1 f3f3 	udiv	r3, r1, r3
 800917a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800917c:	4b8d      	ldr	r3, [pc, #564]	@ (80093b4 <USB_EPStartXfer+0x368>)
 800917e:	400b      	ands	r3, r1
 8009180:	6939      	ldr	r1, [r7, #16]
 8009182:	0148      	lsls	r0, r1, #5
 8009184:	6979      	ldr	r1, [r7, #20]
 8009186:	4401      	add	r1, r0
 8009188:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800918c:	4313      	orrs	r3, r2
 800918e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800919c:	691a      	ldr	r2, [r3, #16]
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091a6:	6939      	ldr	r1, [r7, #16]
 80091a8:	0148      	lsls	r0, r1, #5
 80091aa:	6979      	ldr	r1, [r7, #20]
 80091ac:	4401      	add	r1, r0
 80091ae:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80091b2:	4313      	orrs	r3, r2
 80091b4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	791b      	ldrb	r3, [r3, #4]
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d11f      	bne.n	80091fe <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	015a      	lsls	r2, r3, #5
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	4413      	add	r3, r2
 80091c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	693a      	ldr	r2, [r7, #16]
 80091ce:	0151      	lsls	r1, r2, #5
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	440a      	add	r2, r1
 80091d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091d8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80091dc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	015a      	lsls	r2, r3, #5
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	4413      	add	r3, r2
 80091e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	0151      	lsls	r1, r2, #5
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	440a      	add	r2, r1
 80091f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80091fc:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	015a      	lsls	r2, r3, #5
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	4413      	add	r3, r2
 8009206:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	693a      	ldr	r2, [r7, #16]
 800920e:	0151      	lsls	r1, r2, #5
 8009210:	697a      	ldr	r2, [r7, #20]
 8009212:	440a      	add	r2, r1
 8009214:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009218:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800921c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	791b      	ldrb	r3, [r3, #4]
 8009222:	2b01      	cmp	r3, #1
 8009224:	d015      	beq.n	8009252 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	2b00      	cmp	r3, #0
 800922c:	f000 8139 	beq.w	80094a2 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009236:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	f003 030f 	and.w	r3, r3, #15
 8009240:	2101      	movs	r1, #1
 8009242:	fa01 f303 	lsl.w	r3, r1, r3
 8009246:	6979      	ldr	r1, [r7, #20]
 8009248:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800924c:	4313      	orrs	r3, r2
 800924e:	634b      	str	r3, [r1, #52]	@ 0x34
 8009250:	e127      	b.n	80094a2 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800925e:	2b00      	cmp	r3, #0
 8009260:	d110      	bne.n	8009284 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	015a      	lsls	r2, r3, #5
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	4413      	add	r3, r2
 800926a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	0151      	lsls	r1, r2, #5
 8009274:	697a      	ldr	r2, [r7, #20]
 8009276:	440a      	add	r2, r1
 8009278:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800927c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009280:	6013      	str	r3, [r2, #0]
 8009282:	e00f      	b.n	80092a4 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	4413      	add	r3, r2
 800928c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	0151      	lsls	r1, r2, #5
 8009296:	697a      	ldr	r2, [r7, #20]
 8009298:	440a      	add	r2, r1
 800929a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800929e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092a2:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	68d9      	ldr	r1, [r3, #12]
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	781a      	ldrb	r2, [r3, #0]
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	691b      	ldr	r3, [r3, #16]
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 f9a6 	bl	8009604 <USB_WritePacket>
 80092b8:	e0f3      	b.n	80094a2 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	015a      	lsls	r2, r3, #5
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	4413      	add	r3, r2
 80092c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c6:	691b      	ldr	r3, [r3, #16]
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	0151      	lsls	r1, r2, #5
 80092cc:	697a      	ldr	r2, [r7, #20]
 80092ce:	440a      	add	r2, r1
 80092d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092d4:	0cdb      	lsrs	r3, r3, #19
 80092d6:	04db      	lsls	r3, r3, #19
 80092d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	015a      	lsls	r2, r3, #5
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	4413      	add	r3, r2
 80092e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	693a      	ldr	r2, [r7, #16]
 80092ea:	0151      	lsls	r1, r2, #5
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	440a      	add	r2, r1
 80092f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092f4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80092f8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80092fc:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d12f      	bne.n	8009364 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d003      	beq.n	8009314 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	689a      	ldr	r2, [r3, #8]
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	689a      	ldr	r2, [r3, #8]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	015a      	lsls	r2, r3, #5
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	4413      	add	r3, r2
 8009324:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009328:	691a      	ldr	r2, [r3, #16]
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	6a1b      	ldr	r3, [r3, #32]
 800932e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009332:	6939      	ldr	r1, [r7, #16]
 8009334:	0148      	lsls	r0, r1, #5
 8009336:	6979      	ldr	r1, [r7, #20]
 8009338:	4401      	add	r1, r0
 800933a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800933e:	4313      	orrs	r3, r2
 8009340:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	015a      	lsls	r2, r3, #5
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	4413      	add	r3, r2
 800934a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	693a      	ldr	r2, [r7, #16]
 8009352:	0151      	lsls	r1, r2, #5
 8009354:	697a      	ldr	r2, [r7, #20]
 8009356:	440a      	add	r2, r1
 8009358:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800935c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009360:	6113      	str	r3, [r2, #16]
 8009362:	e061      	b.n	8009428 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d125      	bne.n	80093b8 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	015a      	lsls	r2, r3, #5
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	4413      	add	r3, r2
 8009374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009378:	691a      	ldr	r2, [r3, #16]
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009382:	6939      	ldr	r1, [r7, #16]
 8009384:	0148      	lsls	r0, r1, #5
 8009386:	6979      	ldr	r1, [r7, #20]
 8009388:	4401      	add	r1, r0
 800938a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800938e:	4313      	orrs	r3, r2
 8009390:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	015a      	lsls	r2, r3, #5
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	4413      	add	r3, r2
 800939a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	693a      	ldr	r2, [r7, #16]
 80093a2:	0151      	lsls	r1, r2, #5
 80093a4:	697a      	ldr	r2, [r7, #20]
 80093a6:	440a      	add	r2, r1
 80093a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80093b0:	6113      	str	r3, [r2, #16]
 80093b2:	e039      	b.n	8009428 <USB_EPStartXfer+0x3dc>
 80093b4:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	691a      	ldr	r2, [r3, #16]
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	4413      	add	r3, r2
 80093c2:	1e5a      	subs	r2, r3, #1
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80093cc:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	689b      	ldr	r3, [r3, #8]
 80093d2:	89fa      	ldrh	r2, [r7, #14]
 80093d4:	fb03 f202 	mul.w	r2, r3, r2
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093e8:	691a      	ldr	r2, [r3, #16]
 80093ea:	89fb      	ldrh	r3, [r7, #14]
 80093ec:	04d9      	lsls	r1, r3, #19
 80093ee:	4b2f      	ldr	r3, [pc, #188]	@ (80094ac <USB_EPStartXfer+0x460>)
 80093f0:	400b      	ands	r3, r1
 80093f2:	6939      	ldr	r1, [r7, #16]
 80093f4:	0148      	lsls	r0, r1, #5
 80093f6:	6979      	ldr	r1, [r7, #20]
 80093f8:	4401      	add	r1, r0
 80093fa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80093fe:	4313      	orrs	r3, r2
 8009400:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	015a      	lsls	r2, r3, #5
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	4413      	add	r3, r2
 800940a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800940e:	691a      	ldr	r2, [r3, #16]
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	6a1b      	ldr	r3, [r3, #32]
 8009414:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009418:	6939      	ldr	r1, [r7, #16]
 800941a:	0148      	lsls	r0, r1, #5
 800941c:	6979      	ldr	r1, [r7, #20]
 800941e:	4401      	add	r1, r0
 8009420:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009424:	4313      	orrs	r3, r2
 8009426:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	791b      	ldrb	r3, [r3, #4]
 800942c:	2b01      	cmp	r3, #1
 800942e:	d128      	bne.n	8009482 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800943c:	2b00      	cmp	r3, #0
 800943e:	d110      	bne.n	8009462 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	4413      	add	r3, r2
 8009448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	693a      	ldr	r2, [r7, #16]
 8009450:	0151      	lsls	r1, r2, #5
 8009452:	697a      	ldr	r2, [r7, #20]
 8009454:	440a      	add	r2, r1
 8009456:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800945a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	e00f      	b.n	8009482 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	015a      	lsls	r2, r3, #5
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	4413      	add	r3, r2
 800946a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	0151      	lsls	r1, r2, #5
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	440a      	add	r2, r1
 8009478:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800947c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009480:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	015a      	lsls	r2, r3, #5
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	4413      	add	r3, r2
 800948a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	693a      	ldr	r2, [r7, #16]
 8009492:	0151      	lsls	r1, r2, #5
 8009494:	697a      	ldr	r2, [r7, #20]
 8009496:	440a      	add	r2, r1
 8009498:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800949c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80094a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80094a2:	2300      	movs	r3, #0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3718      	adds	r7, #24
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	1ff80000 	.word	0x1ff80000

080094b0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b087      	sub	sp, #28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80094ba:	2300      	movs	r3, #0
 80094bc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80094be:	2300      	movs	r3, #0
 80094c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	785b      	ldrb	r3, [r3, #1]
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d14a      	bne.n	8009564 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	015a      	lsls	r2, r3, #5
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	4413      	add	r3, r2
 80094d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094e6:	f040 8086 	bne.w	80095f6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	015a      	lsls	r2, r3, #5
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	4413      	add	r3, r2
 80094f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	683a      	ldr	r2, [r7, #0]
 80094fc:	7812      	ldrb	r2, [r2, #0]
 80094fe:	0151      	lsls	r1, r2, #5
 8009500:	693a      	ldr	r2, [r7, #16]
 8009502:	440a      	add	r2, r1
 8009504:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009508:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800950c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	015a      	lsls	r2, r3, #5
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	4413      	add	r3, r2
 8009518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	7812      	ldrb	r2, [r2, #0]
 8009522:	0151      	lsls	r1, r2, #5
 8009524:	693a      	ldr	r2, [r7, #16]
 8009526:	440a      	add	r2, r1
 8009528:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800952c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009530:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3301      	adds	r3, #1
 8009536:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800953e:	4293      	cmp	r3, r2
 8009540:	d902      	bls.n	8009548 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009542:	2301      	movs	r3, #1
 8009544:	75fb      	strb	r3, [r7, #23]
          break;
 8009546:	e056      	b.n	80095f6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	015a      	lsls	r2, r3, #5
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	4413      	add	r3, r2
 8009552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800955c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009560:	d0e7      	beq.n	8009532 <USB_EPStopXfer+0x82>
 8009562:	e048      	b.n	80095f6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	015a      	lsls	r2, r3, #5
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	4413      	add	r3, r2
 800956e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009578:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800957c:	d13b      	bne.n	80095f6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	015a      	lsls	r2, r3, #5
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	4413      	add	r3, r2
 8009588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	683a      	ldr	r2, [r7, #0]
 8009590:	7812      	ldrb	r2, [r2, #0]
 8009592:	0151      	lsls	r1, r2, #5
 8009594:	693a      	ldr	r2, [r7, #16]
 8009596:	440a      	add	r2, r1
 8009598:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800959c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80095a0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	015a      	lsls	r2, r3, #5
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	4413      	add	r3, r2
 80095ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	7812      	ldrb	r2, [r2, #0]
 80095b6:	0151      	lsls	r1, r2, #5
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	440a      	add	r2, r1
 80095bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80095c4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	3301      	adds	r3, #1
 80095ca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f242 7210 	movw	r2, #10000	@ 0x2710
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d902      	bls.n	80095dc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	75fb      	strb	r3, [r7, #23]
          break;
 80095da:	e00c      	b.n	80095f6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	015a      	lsls	r2, r3, #5
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	4413      	add	r3, r2
 80095e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80095f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095f4:	d0e7      	beq.n	80095c6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80095f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	371c      	adds	r7, #28
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8009604:	b480      	push	{r7}
 8009606:	b089      	sub	sp, #36	@ 0x24
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	60b9      	str	r1, [r7, #8]
 800960e:	4611      	mov	r1, r2
 8009610:	461a      	mov	r2, r3
 8009612:	460b      	mov	r3, r1
 8009614:	71fb      	strb	r3, [r7, #7]
 8009616:	4613      	mov	r3, r2
 8009618:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009622:	88bb      	ldrh	r3, [r7, #4]
 8009624:	3303      	adds	r3, #3
 8009626:	089b      	lsrs	r3, r3, #2
 8009628:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800962a:	2300      	movs	r3, #0
 800962c:	61bb      	str	r3, [r7, #24]
 800962e:	e018      	b.n	8009662 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009630:	79fb      	ldrb	r3, [r7, #7]
 8009632:	031a      	lsls	r2, r3, #12
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	4413      	add	r3, r2
 8009638:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800963c:	461a      	mov	r2, r3
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	3301      	adds	r3, #1
 8009648:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800964a:	69fb      	ldr	r3, [r7, #28]
 800964c:	3301      	adds	r3, #1
 800964e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009650:	69fb      	ldr	r3, [r7, #28]
 8009652:	3301      	adds	r3, #1
 8009654:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009656:	69fb      	ldr	r3, [r7, #28]
 8009658:	3301      	adds	r3, #1
 800965a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	3301      	adds	r3, #1
 8009660:	61bb      	str	r3, [r7, #24]
 8009662:	69ba      	ldr	r2, [r7, #24]
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	429a      	cmp	r2, r3
 8009668:	d3e2      	bcc.n	8009630 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800966a:	2300      	movs	r3, #0
}
 800966c:	4618      	mov	r0, r3
 800966e:	3724      	adds	r7, #36	@ 0x24
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009678:	b480      	push	{r7}
 800967a:	b08b      	sub	sp, #44	@ 0x2c
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	60b9      	str	r1, [r7, #8]
 8009682:	4613      	mov	r3, r2
 8009684:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800968e:	88fb      	ldrh	r3, [r7, #6]
 8009690:	089b      	lsrs	r3, r3, #2
 8009692:	b29b      	uxth	r3, r3
 8009694:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009696:	88fb      	ldrh	r3, [r7, #6]
 8009698:	f003 0303 	and.w	r3, r3, #3
 800969c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800969e:	2300      	movs	r3, #0
 80096a0:	623b      	str	r3, [r7, #32]
 80096a2:	e014      	b.n	80096ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80096a4:	69bb      	ldr	r3, [r7, #24]
 80096a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	3301      	adds	r3, #1
 80096b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80096b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b8:	3301      	adds	r3, #1
 80096ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80096bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096be:	3301      	adds	r3, #1
 80096c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80096c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c4:	3301      	adds	r3, #1
 80096c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80096c8:	6a3b      	ldr	r3, [r7, #32]
 80096ca:	3301      	adds	r3, #1
 80096cc:	623b      	str	r3, [r7, #32]
 80096ce:	6a3a      	ldr	r2, [r7, #32]
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d3e6      	bcc.n	80096a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80096d6:	8bfb      	ldrh	r3, [r7, #30]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d01e      	beq.n	800971a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80096dc:	2300      	movs	r3, #0
 80096de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096e6:	461a      	mov	r2, r3
 80096e8:	f107 0310 	add.w	r3, r7, #16
 80096ec:	6812      	ldr	r2, [r2, #0]
 80096ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80096f0:	693a      	ldr	r2, [r7, #16]
 80096f2:	6a3b      	ldr	r3, [r7, #32]
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	00db      	lsls	r3, r3, #3
 80096f8:	fa22 f303 	lsr.w	r3, r2, r3
 80096fc:	b2da      	uxtb	r2, r3
 80096fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009700:	701a      	strb	r2, [r3, #0]
      i++;
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	3301      	adds	r3, #1
 8009706:	623b      	str	r3, [r7, #32]
      pDest++;
 8009708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970a:	3301      	adds	r3, #1
 800970c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800970e:	8bfb      	ldrh	r3, [r7, #30]
 8009710:	3b01      	subs	r3, #1
 8009712:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009714:	8bfb      	ldrh	r3, [r7, #30]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1ea      	bne.n	80096f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800971a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800971c:	4618      	mov	r0, r3
 800971e:	372c      	adds	r7, #44	@ 0x2c
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	785b      	ldrb	r3, [r3, #1]
 8009740:	2b01      	cmp	r3, #1
 8009742:	d12c      	bne.n	800979e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	015a      	lsls	r2, r3, #5
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	4413      	add	r3, r2
 800974c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	db12      	blt.n	800977c <USB_EPSetStall+0x54>
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d00f      	beq.n	800977c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	015a      	lsls	r2, r3, #5
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4413      	add	r3, r2
 8009764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	68ba      	ldr	r2, [r7, #8]
 800976c:	0151      	lsls	r1, r2, #5
 800976e:	68fa      	ldr	r2, [r7, #12]
 8009770:	440a      	add	r2, r1
 8009772:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009776:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800977a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	68ba      	ldr	r2, [r7, #8]
 800978c:	0151      	lsls	r1, r2, #5
 800978e:	68fa      	ldr	r2, [r7, #12]
 8009790:	440a      	add	r2, r1
 8009792:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009796:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800979a:	6013      	str	r3, [r2, #0]
 800979c:	e02b      	b.n	80097f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	015a      	lsls	r2, r3, #5
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	4413      	add	r3, r2
 80097a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	db12      	blt.n	80097d6 <USB_EPSetStall+0xae>
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00f      	beq.n	80097d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	015a      	lsls	r2, r3, #5
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	4413      	add	r3, r2
 80097be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68ba      	ldr	r2, [r7, #8]
 80097c6:	0151      	lsls	r1, r2, #5
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	440a      	add	r2, r1
 80097cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80097d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	015a      	lsls	r2, r3, #5
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	4413      	add	r3, r2
 80097de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68ba      	ldr	r2, [r7, #8]
 80097e6:	0151      	lsls	r1, r2, #5
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	440a      	add	r2, r1
 80097ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80097f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3714      	adds	r7, #20
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	785b      	ldrb	r3, [r3, #1]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d128      	bne.n	8009872 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	015a      	lsls	r2, r3, #5
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	4413      	add	r3, r2
 8009828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68ba      	ldr	r2, [r7, #8]
 8009830:	0151      	lsls	r1, r2, #5
 8009832:	68fa      	ldr	r2, [r7, #12]
 8009834:	440a      	add	r2, r1
 8009836:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800983a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800983e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	791b      	ldrb	r3, [r3, #4]
 8009844:	2b03      	cmp	r3, #3
 8009846:	d003      	beq.n	8009850 <USB_EPClearStall+0x4c>
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	791b      	ldrb	r3, [r3, #4]
 800984c:	2b02      	cmp	r3, #2
 800984e:	d138      	bne.n	80098c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	015a      	lsls	r2, r3, #5
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	4413      	add	r3, r2
 8009858:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	0151      	lsls	r1, r2, #5
 8009862:	68fa      	ldr	r2, [r7, #12]
 8009864:	440a      	add	r2, r1
 8009866:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800986a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800986e:	6013      	str	r3, [r2, #0]
 8009870:	e027      	b.n	80098c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	015a      	lsls	r2, r3, #5
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	4413      	add	r3, r2
 800987a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	0151      	lsls	r1, r2, #5
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	440a      	add	r2, r1
 8009888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800988c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009890:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	791b      	ldrb	r3, [r3, #4]
 8009896:	2b03      	cmp	r3, #3
 8009898:	d003      	beq.n	80098a2 <USB_EPClearStall+0x9e>
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	791b      	ldrb	r3, [r3, #4]
 800989e:	2b02      	cmp	r3, #2
 80098a0:	d10f      	bne.n	80098c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	015a      	lsls	r2, r3, #5
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	4413      	add	r3, r2
 80098aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	0151      	lsls	r1, r2, #5
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	440a      	add	r2, r1
 80098b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3714      	adds	r7, #20
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b085      	sub	sp, #20
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	460b      	mov	r3, r1
 80098da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68fa      	ldr	r2, [r7, #12]
 80098ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80098f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	78fb      	ldrb	r3, [r7, #3]
 80098fe:	011b      	lsls	r3, r3, #4
 8009900:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009904:	68f9      	ldr	r1, [r7, #12]
 8009906:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800990a:	4313      	orrs	r3, r2
 800990c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800990e:	2300      	movs	r3, #0
}
 8009910:	4618      	mov	r0, r3
 8009912:	3714      	adds	r7, #20
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009936:	f023 0303 	bic.w	r3, r3, #3
 800993a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800994a:	f023 0302 	bic.w	r3, r3, #2
 800994e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009950:	2300      	movs	r3, #0
}
 8009952:	4618      	mov	r0, r3
 8009954:	3714      	adds	r7, #20
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr

0800995e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800995e:	b480      	push	{r7}
 8009960:	b085      	sub	sp, #20
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	68fa      	ldr	r2, [r7, #12]
 8009974:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009978:	f023 0303 	bic.w	r3, r3, #3
 800997c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800998c:	f043 0302 	orr.w	r3, r3, #2
 8009990:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009992:	2300      	movs	r3, #0
}
 8009994:	4618      	mov	r0, r3
 8009996:	3714      	adds	r7, #20
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	695b      	ldr	r3, [r3, #20]
 80099ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	699b      	ldr	r3, [r3, #24]
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	4013      	ands	r3, r2
 80099b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80099b8:	68fb      	ldr	r3, [r7, #12]
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3714      	adds	r7, #20
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80099c6:	b480      	push	{r7}
 80099c8:	b085      	sub	sp, #20
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099d8:	699b      	ldr	r3, [r3, #24]
 80099da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099e2:	69db      	ldr	r3, [r3, #28]
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	4013      	ands	r3, r2
 80099e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	0c1b      	lsrs	r3, r3, #16
}
 80099ee:	4618      	mov	r0, r3
 80099f0:	3714      	adds	r7, #20
 80099f2:	46bd      	mov	sp, r7
 80099f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f8:	4770      	bx	lr

080099fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80099fa:	b480      	push	{r7}
 80099fc:	b085      	sub	sp, #20
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a0c:	699b      	ldr	r3, [r3, #24]
 8009a0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a16:	69db      	ldr	r3, [r3, #28]
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	b29b      	uxth	r3, r3
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3714      	adds	r7, #20
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr

08009a2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009a2e:	b480      	push	{r7}
 8009a30:	b085      	sub	sp, #20
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
 8009a36:	460b      	mov	r3, r1
 8009a38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009a3e:	78fb      	ldrb	r3, [r7, #3]
 8009a40:	015a      	lsls	r2, r3, #5
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	4413      	add	r3, r2
 8009a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	68ba      	ldr	r2, [r7, #8]
 8009a58:	4013      	ands	r3, r2
 8009a5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a5c:	68bb      	ldr	r3, [r7, #8]
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3714      	adds	r7, #20
 8009a62:	46bd      	mov	sp, r7
 8009a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a68:	4770      	bx	lr

08009a6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009a6a:	b480      	push	{r7}
 8009a6c:	b087      	sub	sp, #28
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	6078      	str	r0, [r7, #4]
 8009a72:	460b      	mov	r3, r1
 8009a74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009a8e:	78fb      	ldrb	r3, [r7, #3]
 8009a90:	f003 030f 	and.w	r3, r3, #15
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	fa22 f303 	lsr.w	r3, r2, r3
 8009a9a:	01db      	lsls	r3, r3, #7
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009aa4:	78fb      	ldrb	r3, [r7, #3]
 8009aa6:	015a      	lsls	r2, r3, #5
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	4413      	add	r3, r2
 8009aac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	693a      	ldr	r2, [r7, #16]
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009ab8:	68bb      	ldr	r3, [r7, #8]
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	371c      	adds	r7, #28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009ac6:	b480      	push	{r7}
 8009ac8:	b083      	sub	sp, #12
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	695b      	ldr	r3, [r3, #20]
 8009ad2:	f003 0301 	and.w	r3, r3, #1
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	370c      	adds	r7, #12
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr

08009ae2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009ae2:	b480      	push	{r7}
 8009ae4:	b085      	sub	sp, #20
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009afc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009b00:	f023 0307 	bic.w	r3, r3, #7
 8009b04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	68fa      	ldr	r2, [r7, #12]
 8009b10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3714      	adds	r7, #20
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b085      	sub	sp, #20
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	333c      	adds	r3, #60	@ 0x3c
 8009b3a:	3304      	adds	r3, #4
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	4a1c      	ldr	r2, [pc, #112]	@ (8009bb4 <USB_EP0_OutStart+0x8c>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d90a      	bls.n	8009b5e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b58:	d101      	bne.n	8009b5e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	e024      	b.n	8009ba8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b64:	461a      	mov	r2, r3
 8009b66:	2300      	movs	r3, #0
 8009b68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b70:	691b      	ldr	r3, [r3, #16]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009b7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b84:	691b      	ldr	r3, [r3, #16]
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b8c:	f043 0318 	orr.w	r3, r3, #24
 8009b90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b98:	691b      	ldr	r3, [r3, #16]
 8009b9a:	68fa      	ldr	r2, [r7, #12]
 8009b9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ba0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009ba4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3714      	adds	r7, #20
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr
 8009bb4:	4f54300a 	.word	0x4f54300a

08009bb8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	4a13      	ldr	r2, [pc, #76]	@ (8009c1c <USB_CoreReset+0x64>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d901      	bls.n	8009bd6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009bd2:	2303      	movs	r3, #3
 8009bd4:	e01b      	b.n	8009c0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	691b      	ldr	r3, [r3, #16]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	daf2      	bge.n	8009bc4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009bde:	2300      	movs	r3, #0
 8009be0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	f043 0201 	orr.w	r2, r3, #1
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	4a09      	ldr	r2, [pc, #36]	@ (8009c1c <USB_CoreReset+0x64>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d901      	bls.n	8009c00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	e006      	b.n	8009c0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	f003 0301 	and.w	r3, r3, #1
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d0f0      	beq.n	8009bee <USB_CoreReset+0x36>

  return HAL_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3714      	adds	r7, #20
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	00030d40 	.word	0x00030d40

08009c20 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	460b      	mov	r3, r1
 8009c2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c2c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009c30:	f002 fe2c 	bl	800c88c <USBD_static_malloc>
 8009c34:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d109      	bne.n	8009c50 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	32b0      	adds	r2, #176	@ 0xb0
 8009c46:	2100      	movs	r1, #0
 8009c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009c4c:	2302      	movs	r3, #2
 8009c4e:	e0d4      	b.n	8009dfa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009c50:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009c54:	2100      	movs	r1, #0
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	f002 fe36 	bl	800c8c8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	32b0      	adds	r2, #176	@ 0xb0
 8009c66:	68f9      	ldr	r1, [r7, #12]
 8009c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	32b0      	adds	r2, #176	@ 0xb0
 8009c76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	7c1b      	ldrb	r3, [r3, #16]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d138      	bne.n	8009cfa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009c88:	4b5e      	ldr	r3, [pc, #376]	@ (8009e04 <USBD_CDC_Init+0x1e4>)
 8009c8a:	7819      	ldrb	r1, [r3, #0]
 8009c8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c90:	2202      	movs	r2, #2
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f002 fbe6 	bl	800c464 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009c98:	4b5a      	ldr	r3, [pc, #360]	@ (8009e04 <USBD_CDC_Init+0x1e4>)
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	f003 020f 	and.w	r2, r3, #15
 8009ca0:	6879      	ldr	r1, [r7, #4]
 8009ca2:	4613      	mov	r3, r2
 8009ca4:	009b      	lsls	r3, r3, #2
 8009ca6:	4413      	add	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	440b      	add	r3, r1
 8009cac:	3324      	adds	r3, #36	@ 0x24
 8009cae:	2201      	movs	r2, #1
 8009cb0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009cb2:	4b55      	ldr	r3, [pc, #340]	@ (8009e08 <USBD_CDC_Init+0x1e8>)
 8009cb4:	7819      	ldrb	r1, [r3, #0]
 8009cb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009cba:	2202      	movs	r2, #2
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f002 fbd1 	bl	800c464 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009cc2:	4b51      	ldr	r3, [pc, #324]	@ (8009e08 <USBD_CDC_Init+0x1e8>)
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	f003 020f 	and.w	r2, r3, #15
 8009cca:	6879      	ldr	r1, [r7, #4]
 8009ccc:	4613      	mov	r3, r2
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	440b      	add	r3, r1
 8009cd6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009cda:	2201      	movs	r2, #1
 8009cdc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009cde:	4b4b      	ldr	r3, [pc, #300]	@ (8009e0c <USBD_CDC_Init+0x1ec>)
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	f003 020f 	and.w	r2, r3, #15
 8009ce6:	6879      	ldr	r1, [r7, #4]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4413      	add	r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	440b      	add	r3, r1
 8009cf2:	3326      	adds	r3, #38	@ 0x26
 8009cf4:	2210      	movs	r2, #16
 8009cf6:	801a      	strh	r2, [r3, #0]
 8009cf8:	e035      	b.n	8009d66 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009cfa:	4b42      	ldr	r3, [pc, #264]	@ (8009e04 <USBD_CDC_Init+0x1e4>)
 8009cfc:	7819      	ldrb	r1, [r3, #0]
 8009cfe:	2340      	movs	r3, #64	@ 0x40
 8009d00:	2202      	movs	r2, #2
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f002 fbae 	bl	800c464 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009d08:	4b3e      	ldr	r3, [pc, #248]	@ (8009e04 <USBD_CDC_Init+0x1e4>)
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	f003 020f 	and.w	r2, r3, #15
 8009d10:	6879      	ldr	r1, [r7, #4]
 8009d12:	4613      	mov	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	4413      	add	r3, r2
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	440b      	add	r3, r1
 8009d1c:	3324      	adds	r3, #36	@ 0x24
 8009d1e:	2201      	movs	r2, #1
 8009d20:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009d22:	4b39      	ldr	r3, [pc, #228]	@ (8009e08 <USBD_CDC_Init+0x1e8>)
 8009d24:	7819      	ldrb	r1, [r3, #0]
 8009d26:	2340      	movs	r3, #64	@ 0x40
 8009d28:	2202      	movs	r2, #2
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f002 fb9a 	bl	800c464 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009d30:	4b35      	ldr	r3, [pc, #212]	@ (8009e08 <USBD_CDC_Init+0x1e8>)
 8009d32:	781b      	ldrb	r3, [r3, #0]
 8009d34:	f003 020f 	and.w	r2, r3, #15
 8009d38:	6879      	ldr	r1, [r7, #4]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	440b      	add	r3, r1
 8009d44:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009d48:	2201      	movs	r2, #1
 8009d4a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8009e0c <USBD_CDC_Init+0x1ec>)
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	f003 020f 	and.w	r2, r3, #15
 8009d54:	6879      	ldr	r1, [r7, #4]
 8009d56:	4613      	mov	r3, r2
 8009d58:	009b      	lsls	r3, r3, #2
 8009d5a:	4413      	add	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	440b      	add	r3, r1
 8009d60:	3326      	adds	r3, #38	@ 0x26
 8009d62:	2210      	movs	r2, #16
 8009d64:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009d66:	4b29      	ldr	r3, [pc, #164]	@ (8009e0c <USBD_CDC_Init+0x1ec>)
 8009d68:	7819      	ldrb	r1, [r3, #0]
 8009d6a:	2308      	movs	r3, #8
 8009d6c:	2203      	movs	r2, #3
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f002 fb78 	bl	800c464 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009d74:	4b25      	ldr	r3, [pc, #148]	@ (8009e0c <USBD_CDC_Init+0x1ec>)
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	f003 020f 	and.w	r2, r3, #15
 8009d7c:	6879      	ldr	r1, [r7, #4]
 8009d7e:	4613      	mov	r3, r2
 8009d80:	009b      	lsls	r3, r3, #2
 8009d82:	4413      	add	r3, r2
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	440b      	add	r3, r1
 8009d88:	3324      	adds	r3, #36	@ 0x24
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	33b0      	adds	r3, #176	@ 0xb0
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	4413      	add	r3, r2
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d101      	bne.n	8009dc8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009dc4:	2302      	movs	r3, #2
 8009dc6:	e018      	b.n	8009dfa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	7c1b      	ldrb	r3, [r3, #16]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d10a      	bne.n	8009de6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8009e08 <USBD_CDC_Init+0x1e8>)
 8009dd2:	7819      	ldrb	r1, [r3, #0]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009dda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f002 fcba 	bl	800c758 <USBD_LL_PrepareReceive>
 8009de4:	e008      	b.n	8009df8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009de6:	4b08      	ldr	r3, [pc, #32]	@ (8009e08 <USBD_CDC_Init+0x1e8>)
 8009de8:	7819      	ldrb	r1, [r3, #0]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009df0:	2340      	movs	r3, #64	@ 0x40
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f002 fcb0 	bl	800c758 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009df8:	2300      	movs	r3, #0
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3710      	adds	r7, #16
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	bf00      	nop
 8009e04:	20000093 	.word	0x20000093
 8009e08:	20000094 	.word	0x20000094
 8009e0c:	20000095 	.word	0x20000095

08009e10 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b082      	sub	sp, #8
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	460b      	mov	r3, r1
 8009e1a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009e1c:	4b3a      	ldr	r3, [pc, #232]	@ (8009f08 <USBD_CDC_DeInit+0xf8>)
 8009e1e:	781b      	ldrb	r3, [r3, #0]
 8009e20:	4619      	mov	r1, r3
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f002 fb5c 	bl	800c4e0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009e28:	4b37      	ldr	r3, [pc, #220]	@ (8009f08 <USBD_CDC_DeInit+0xf8>)
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	f003 020f 	and.w	r2, r3, #15
 8009e30:	6879      	ldr	r1, [r7, #4]
 8009e32:	4613      	mov	r3, r2
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	4413      	add	r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	440b      	add	r3, r1
 8009e3c:	3324      	adds	r3, #36	@ 0x24
 8009e3e:	2200      	movs	r2, #0
 8009e40:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009e42:	4b32      	ldr	r3, [pc, #200]	@ (8009f0c <USBD_CDC_DeInit+0xfc>)
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	4619      	mov	r1, r3
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f002 fb49 	bl	800c4e0 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8009f0c <USBD_CDC_DeInit+0xfc>)
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	f003 020f 	and.w	r2, r3, #15
 8009e56:	6879      	ldr	r1, [r7, #4]
 8009e58:	4613      	mov	r3, r2
 8009e5a:	009b      	lsls	r3, r3, #2
 8009e5c:	4413      	add	r3, r2
 8009e5e:	009b      	lsls	r3, r3, #2
 8009e60:	440b      	add	r3, r1
 8009e62:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009e66:	2200      	movs	r2, #0
 8009e68:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009e6a:	4b29      	ldr	r3, [pc, #164]	@ (8009f10 <USBD_CDC_DeInit+0x100>)
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	4619      	mov	r1, r3
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f002 fb35 	bl	800c4e0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009e76:	4b26      	ldr	r3, [pc, #152]	@ (8009f10 <USBD_CDC_DeInit+0x100>)
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	f003 020f 	and.w	r2, r3, #15
 8009e7e:	6879      	ldr	r1, [r7, #4]
 8009e80:	4613      	mov	r3, r2
 8009e82:	009b      	lsls	r3, r3, #2
 8009e84:	4413      	add	r3, r2
 8009e86:	009b      	lsls	r3, r3, #2
 8009e88:	440b      	add	r3, r1
 8009e8a:	3324      	adds	r3, #36	@ 0x24
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009e90:	4b1f      	ldr	r3, [pc, #124]	@ (8009f10 <USBD_CDC_DeInit+0x100>)
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	f003 020f 	and.w	r2, r3, #15
 8009e98:	6879      	ldr	r1, [r7, #4]
 8009e9a:	4613      	mov	r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	4413      	add	r3, r2
 8009ea0:	009b      	lsls	r3, r3, #2
 8009ea2:	440b      	add	r3, r1
 8009ea4:	3326      	adds	r3, #38	@ 0x26
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	32b0      	adds	r2, #176	@ 0xb0
 8009eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d01f      	beq.n	8009efc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	33b0      	adds	r3, #176	@ 0xb0
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4413      	add	r3, r2
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	32b0      	adds	r2, #176	@ 0xb0
 8009eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f002 fce2 	bl	800c8a8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	32b0      	adds	r2, #176	@ 0xb0
 8009eee:	2100      	movs	r1, #0
 8009ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	20000093 	.word	0x20000093
 8009f0c:	20000094 	.word	0x20000094
 8009f10:	20000095 	.word	0x20000095

08009f14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b086      	sub	sp, #24
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	32b0      	adds	r2, #176	@ 0xb0
 8009f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009f32:	2300      	movs	r3, #0
 8009f34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f36:	2300      	movs	r3, #0
 8009f38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d101      	bne.n	8009f44 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e0bf      	b.n	800a0c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d050      	beq.n	8009ff2 <USBD_CDC_Setup+0xde>
 8009f50:	2b20      	cmp	r3, #32
 8009f52:	f040 80af 	bne.w	800a0b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	88db      	ldrh	r3, [r3, #6]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d03a      	beq.n	8009fd4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	b25b      	sxtb	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	da1b      	bge.n	8009fa0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f6e:	687a      	ldr	r2, [r7, #4]
 8009f70:	33b0      	adds	r3, #176	@ 0xb0
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	4413      	add	r3, r2
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	683a      	ldr	r2, [r7, #0]
 8009f7c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009f7e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009f80:	683a      	ldr	r2, [r7, #0]
 8009f82:	88d2      	ldrh	r2, [r2, #6]
 8009f84:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	88db      	ldrh	r3, [r3, #6]
 8009f8a:	2b07      	cmp	r3, #7
 8009f8c:	bf28      	it	cs
 8009f8e:	2307      	movcs	r3, #7
 8009f90:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	89fa      	ldrh	r2, [r7, #14]
 8009f96:	4619      	mov	r1, r3
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f001 fdb1 	bl	800bb00 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009f9e:	e090      	b.n	800a0c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	785a      	ldrb	r2, [r3, #1]
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	88db      	ldrh	r3, [r3, #6]
 8009fae:	2b3f      	cmp	r3, #63	@ 0x3f
 8009fb0:	d803      	bhi.n	8009fba <USBD_CDC_Setup+0xa6>
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	88db      	ldrh	r3, [r3, #6]
 8009fb6:	b2da      	uxtb	r2, r3
 8009fb8:	e000      	b.n	8009fbc <USBD_CDC_Setup+0xa8>
 8009fba:	2240      	movs	r2, #64	@ 0x40
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009fc2:	6939      	ldr	r1, [r7, #16]
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009fca:	461a      	mov	r2, r3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f001 fdc3 	bl	800bb58 <USBD_CtlPrepareRx>
      break;
 8009fd2:	e076      	b.n	800a0c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	33b0      	adds	r3, #176	@ 0xb0
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	4413      	add	r3, r2
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	7850      	ldrb	r0, [r2, #1]
 8009fea:	2200      	movs	r2, #0
 8009fec:	6839      	ldr	r1, [r7, #0]
 8009fee:	4798      	blx	r3
      break;
 8009ff0:	e067      	b.n	800a0c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	785b      	ldrb	r3, [r3, #1]
 8009ff6:	2b0b      	cmp	r3, #11
 8009ff8:	d851      	bhi.n	800a09e <USBD_CDC_Setup+0x18a>
 8009ffa:	a201      	add	r2, pc, #4	@ (adr r2, 800a000 <USBD_CDC_Setup+0xec>)
 8009ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a000:	0800a031 	.word	0x0800a031
 800a004:	0800a0ad 	.word	0x0800a0ad
 800a008:	0800a09f 	.word	0x0800a09f
 800a00c:	0800a09f 	.word	0x0800a09f
 800a010:	0800a09f 	.word	0x0800a09f
 800a014:	0800a09f 	.word	0x0800a09f
 800a018:	0800a09f 	.word	0x0800a09f
 800a01c:	0800a09f 	.word	0x0800a09f
 800a020:	0800a09f 	.word	0x0800a09f
 800a024:	0800a09f 	.word	0x0800a09f
 800a028:	0800a05b 	.word	0x0800a05b
 800a02c:	0800a085 	.word	0x0800a085
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b03      	cmp	r3, #3
 800a03a:	d107      	bne.n	800a04c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a03c:	f107 030a 	add.w	r3, r7, #10
 800a040:	2202      	movs	r2, #2
 800a042:	4619      	mov	r1, r3
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f001 fd5b 	bl	800bb00 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a04a:	e032      	b.n	800a0b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a04c:	6839      	ldr	r1, [r7, #0]
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f001 fce5 	bl	800ba1e <USBD_CtlError>
            ret = USBD_FAIL;
 800a054:	2303      	movs	r3, #3
 800a056:	75fb      	strb	r3, [r7, #23]
          break;
 800a058:	e02b      	b.n	800a0b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a060:	b2db      	uxtb	r3, r3
 800a062:	2b03      	cmp	r3, #3
 800a064:	d107      	bne.n	800a076 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a066:	f107 030d 	add.w	r3, r7, #13
 800a06a:	2201      	movs	r2, #1
 800a06c:	4619      	mov	r1, r3
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f001 fd46 	bl	800bb00 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a074:	e01d      	b.n	800a0b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a076:	6839      	ldr	r1, [r7, #0]
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f001 fcd0 	bl	800ba1e <USBD_CtlError>
            ret = USBD_FAIL;
 800a07e:	2303      	movs	r3, #3
 800a080:	75fb      	strb	r3, [r7, #23]
          break;
 800a082:	e016      	b.n	800a0b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	2b03      	cmp	r3, #3
 800a08e:	d00f      	beq.n	800a0b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a090:	6839      	ldr	r1, [r7, #0]
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f001 fcc3 	bl	800ba1e <USBD_CtlError>
            ret = USBD_FAIL;
 800a098:	2303      	movs	r3, #3
 800a09a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a09c:	e008      	b.n	800a0b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a09e:	6839      	ldr	r1, [r7, #0]
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f001 fcbc 	bl	800ba1e <USBD_CtlError>
          ret = USBD_FAIL;
 800a0a6:	2303      	movs	r3, #3
 800a0a8:	75fb      	strb	r3, [r7, #23]
          break;
 800a0aa:	e002      	b.n	800a0b2 <USBD_CDC_Setup+0x19e>
          break;
 800a0ac:	bf00      	nop
 800a0ae:	e008      	b.n	800a0c2 <USBD_CDC_Setup+0x1ae>
          break;
 800a0b0:	bf00      	nop
      }
      break;
 800a0b2:	e006      	b.n	800a0c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a0b4:	6839      	ldr	r1, [r7, #0]
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f001 fcb1 	bl	800ba1e <USBD_CtlError>
      ret = USBD_FAIL;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	75fb      	strb	r3, [r7, #23]
      break;
 800a0c0:	bf00      	nop
  }

  return (uint8_t)ret;
 800a0c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3718      	adds	r7, #24
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a0de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	32b0      	adds	r2, #176	@ 0xb0
 800a0ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d101      	bne.n	800a0f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e065      	b.n	800a1c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	32b0      	adds	r2, #176	@ 0xb0
 800a100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a104:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a106:	78fb      	ldrb	r3, [r7, #3]
 800a108:	f003 020f 	and.w	r2, r3, #15
 800a10c:	6879      	ldr	r1, [r7, #4]
 800a10e:	4613      	mov	r3, r2
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	4413      	add	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	440b      	add	r3, r1
 800a118:	3318      	adds	r3, #24
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d02f      	beq.n	800a180 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a120:	78fb      	ldrb	r3, [r7, #3]
 800a122:	f003 020f 	and.w	r2, r3, #15
 800a126:	6879      	ldr	r1, [r7, #4]
 800a128:	4613      	mov	r3, r2
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	4413      	add	r3, r2
 800a12e:	009b      	lsls	r3, r3, #2
 800a130:	440b      	add	r3, r1
 800a132:	3318      	adds	r3, #24
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	78fb      	ldrb	r3, [r7, #3]
 800a138:	f003 010f 	and.w	r1, r3, #15
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	460b      	mov	r3, r1
 800a140:	00db      	lsls	r3, r3, #3
 800a142:	440b      	add	r3, r1
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	4403      	add	r3, r0
 800a148:	3344      	adds	r3, #68	@ 0x44
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a150:	fb01 f303 	mul.w	r3, r1, r3
 800a154:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a156:	2b00      	cmp	r3, #0
 800a158:	d112      	bne.n	800a180 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a15a:	78fb      	ldrb	r3, [r7, #3]
 800a15c:	f003 020f 	and.w	r2, r3, #15
 800a160:	6879      	ldr	r1, [r7, #4]
 800a162:	4613      	mov	r3, r2
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	4413      	add	r3, r2
 800a168:	009b      	lsls	r3, r3, #2
 800a16a:	440b      	add	r3, r1
 800a16c:	3318      	adds	r3, #24
 800a16e:	2200      	movs	r2, #0
 800a170:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a172:	78f9      	ldrb	r1, [r7, #3]
 800a174:	2300      	movs	r3, #0
 800a176:	2200      	movs	r2, #0
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f002 fab5 	bl	800c6e8 <USBD_LL_Transmit>
 800a17e:	e01f      	b.n	800a1c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	2200      	movs	r2, #0
 800a184:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	33b0      	adds	r3, #176	@ 0xb0
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	4413      	add	r3, r2
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d010      	beq.n	800a1c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	33b0      	adds	r3, #176	@ 0xb0
 800a1a8:	009b      	lsls	r3, r3, #2
 800a1aa:	4413      	add	r3, r2
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	68ba      	ldr	r2, [r7, #8]
 800a1b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a1bc:	78fa      	ldrb	r2, [r7, #3]
 800a1be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b084      	sub	sp, #16
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6078      	str	r0, [r7, #4]
 800a1d2:	460b      	mov	r3, r1
 800a1d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	32b0      	adds	r2, #176	@ 0xb0
 800a1e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	32b0      	adds	r2, #176	@ 0xb0
 800a1f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d101      	bne.n	800a1fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	e01a      	b.n	800a232 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a1fc:	78fb      	ldrb	r3, [r7, #3]
 800a1fe:	4619      	mov	r1, r3
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f002 fae1 	bl	800c7c8 <USBD_LL_GetRxDataSize>
 800a206:	4602      	mov	r2, r0
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	33b0      	adds	r3, #176	@ 0xb0
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4413      	add	r3, r2
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	68db      	ldr	r3, [r3, #12]
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a22c:	4611      	mov	r1, r2
 800a22e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b084      	sub	sp, #16
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	32b0      	adds	r2, #176	@ 0xb0
 800a24c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a250:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d101      	bne.n	800a25c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a258:	2303      	movs	r3, #3
 800a25a:	e024      	b.n	800a2a6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a262:	687a      	ldr	r2, [r7, #4]
 800a264:	33b0      	adds	r3, #176	@ 0xb0
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4413      	add	r3, r2
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d019      	beq.n	800a2a4 <USBD_CDC_EP0_RxReady+0x6a>
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a276:	2bff      	cmp	r3, #255	@ 0xff
 800a278:	d014      	beq.n	800a2a4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	33b0      	adds	r3, #176	@ 0xb0
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	4413      	add	r3, r2
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	689b      	ldr	r3, [r3, #8]
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a292:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a29a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	22ff      	movs	r2, #255	@ 0xff
 800a2a0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a2a4:	2300      	movs	r3, #0
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3710      	adds	r7, #16
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
	...

0800a2b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a2b8:	2182      	movs	r1, #130	@ 0x82
 800a2ba:	4818      	ldr	r0, [pc, #96]	@ (800a31c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a2bc:	f000 fd4f 	bl	800ad5e <USBD_GetEpDesc>
 800a2c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a2c2:	2101      	movs	r1, #1
 800a2c4:	4815      	ldr	r0, [pc, #84]	@ (800a31c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a2c6:	f000 fd4a 	bl	800ad5e <USBD_GetEpDesc>
 800a2ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a2cc:	2181      	movs	r1, #129	@ 0x81
 800a2ce:	4813      	ldr	r0, [pc, #76]	@ (800a31c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a2d0:	f000 fd45 	bl	800ad5e <USBD_GetEpDesc>
 800a2d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d002      	beq.n	800a2e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	2210      	movs	r2, #16
 800a2e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d006      	beq.n	800a2f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a2f0:	711a      	strb	r2, [r3, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d006      	beq.n	800a30a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a304:	711a      	strb	r2, [r3, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2243      	movs	r2, #67	@ 0x43
 800a30e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a310:	4b02      	ldr	r3, [pc, #8]	@ (800a31c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a312:	4618      	mov	r0, r3
 800a314:	3718      	adds	r7, #24
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	20000050 	.word	0x20000050

0800a320 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b086      	sub	sp, #24
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a328:	2182      	movs	r1, #130	@ 0x82
 800a32a:	4818      	ldr	r0, [pc, #96]	@ (800a38c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a32c:	f000 fd17 	bl	800ad5e <USBD_GetEpDesc>
 800a330:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a332:	2101      	movs	r1, #1
 800a334:	4815      	ldr	r0, [pc, #84]	@ (800a38c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a336:	f000 fd12 	bl	800ad5e <USBD_GetEpDesc>
 800a33a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a33c:	2181      	movs	r1, #129	@ 0x81
 800a33e:	4813      	ldr	r0, [pc, #76]	@ (800a38c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a340:	f000 fd0d 	bl	800ad5e <USBD_GetEpDesc>
 800a344:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d002      	beq.n	800a352 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a34c:	697b      	ldr	r3, [r7, #20]
 800a34e:	2210      	movs	r2, #16
 800a350:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d006      	beq.n	800a366 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	2200      	movs	r2, #0
 800a35c:	711a      	strb	r2, [r3, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	f042 0202 	orr.w	r2, r2, #2
 800a364:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d006      	beq.n	800a37a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2200      	movs	r2, #0
 800a370:	711a      	strb	r2, [r3, #4]
 800a372:	2200      	movs	r2, #0
 800a374:	f042 0202 	orr.w	r2, r2, #2
 800a378:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2243      	movs	r2, #67	@ 0x43
 800a37e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a380:	4b02      	ldr	r3, [pc, #8]	@ (800a38c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a382:	4618      	mov	r0, r3
 800a384:	3718      	adds	r7, #24
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
 800a38a:	bf00      	nop
 800a38c:	20000050 	.word	0x20000050

0800a390 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b086      	sub	sp, #24
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a398:	2182      	movs	r1, #130	@ 0x82
 800a39a:	4818      	ldr	r0, [pc, #96]	@ (800a3fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a39c:	f000 fcdf 	bl	800ad5e <USBD_GetEpDesc>
 800a3a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a3a2:	2101      	movs	r1, #1
 800a3a4:	4815      	ldr	r0, [pc, #84]	@ (800a3fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a3a6:	f000 fcda 	bl	800ad5e <USBD_GetEpDesc>
 800a3aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a3ac:	2181      	movs	r1, #129	@ 0x81
 800a3ae:	4813      	ldr	r0, [pc, #76]	@ (800a3fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a3b0:	f000 fcd5 	bl	800ad5e <USBD_GetEpDesc>
 800a3b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d002      	beq.n	800a3c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	2210      	movs	r2, #16
 800a3c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d006      	beq.n	800a3d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3d0:	711a      	strb	r2, [r3, #4]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d006      	beq.n	800a3ea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3e4:	711a      	strb	r2, [r3, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2243      	movs	r2, #67	@ 0x43
 800a3ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a3f0:	4b02      	ldr	r3, [pc, #8]	@ (800a3fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3718      	adds	r7, #24
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	20000050 	.word	0x20000050

0800a400 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	220a      	movs	r2, #10
 800a40c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a40e:	4b03      	ldr	r3, [pc, #12]	@ (800a41c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a410:	4618      	mov	r0, r3
 800a412:	370c      	adds	r7, #12
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr
 800a41c:	2000000c 	.word	0x2000000c

0800a420 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d101      	bne.n	800a434 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a430:	2303      	movs	r3, #3
 800a432:	e009      	b.n	800a448 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	33b0      	adds	r3, #176	@ 0xb0
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	683a      	ldr	r2, [r7, #0]
 800a444:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a446:	2300      	movs	r3, #0
}
 800a448:	4618      	mov	r0, r3
 800a44a:	370c      	adds	r7, #12
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr

0800a454 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a454:	b480      	push	{r7}
 800a456:	b087      	sub	sp, #28
 800a458:	af00      	add	r7, sp, #0
 800a45a:	60f8      	str	r0, [r7, #12]
 800a45c:	60b9      	str	r1, [r7, #8]
 800a45e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	32b0      	adds	r2, #176	@ 0xb0
 800a46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a46e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d101      	bne.n	800a47a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a476:	2303      	movs	r3, #3
 800a478:	e008      	b.n	800a48c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	68ba      	ldr	r2, [r7, #8]
 800a47e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	371c      	adds	r7, #28
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr

0800a498 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	32b0      	adds	r2, #176	@ 0xb0
 800a4ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d101      	bne.n	800a4bc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	e004      	b.n	800a4c6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	683a      	ldr	r2, [r7, #0]
 800a4c0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3714      	adds	r7, #20
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr
	...

0800a4d4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	32b0      	adds	r2, #176	@ 0xb0
 800a4e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ea:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d101      	bne.n	800a4fa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a4f6:	2303      	movs	r3, #3
 800a4f8:	e025      	b.n	800a546 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a500:	2b00      	cmp	r3, #0
 800a502:	d11f      	bne.n	800a544 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	2201      	movs	r2, #1
 800a508:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a50c:	4b10      	ldr	r3, [pc, #64]	@ (800a550 <USBD_CDC_TransmitPacket+0x7c>)
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	f003 020f 	and.w	r2, r3, #15
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	4613      	mov	r3, r2
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	4413      	add	r3, r2
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	4403      	add	r3, r0
 800a526:	3318      	adds	r3, #24
 800a528:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a52a:	4b09      	ldr	r3, [pc, #36]	@ (800a550 <USBD_CDC_TransmitPacket+0x7c>)
 800a52c:	7819      	ldrb	r1, [r3, #0]
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f002 f8d4 	bl	800c6e8 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a540:	2300      	movs	r3, #0
 800a542:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a544:	7bfb      	ldrb	r3, [r7, #15]
}
 800a546:	4618      	mov	r0, r3
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	20000093 	.word	0x20000093

0800a554 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b084      	sub	sp, #16
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	32b0      	adds	r2, #176	@ 0xb0
 800a566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a56a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	32b0      	adds	r2, #176	@ 0xb0
 800a576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d101      	bne.n	800a582 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a57e:	2303      	movs	r3, #3
 800a580:	e018      	b.n	800a5b4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	7c1b      	ldrb	r3, [r3, #16]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10a      	bne.n	800a5a0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a58a:	4b0c      	ldr	r3, [pc, #48]	@ (800a5bc <USBD_CDC_ReceivePacket+0x68>)
 800a58c:	7819      	ldrb	r1, [r3, #0]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f002 f8dd 	bl	800c758 <USBD_LL_PrepareReceive>
 800a59e:	e008      	b.n	800a5b2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a5a0:	4b06      	ldr	r3, [pc, #24]	@ (800a5bc <USBD_CDC_ReceivePacket+0x68>)
 800a5a2:	7819      	ldrb	r1, [r3, #0]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a5aa:	2340      	movs	r3, #64	@ 0x40
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f002 f8d3 	bl	800c758 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a5b2:	2300      	movs	r3, #0
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3710      	adds	r7, #16
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	20000094 	.word	0x20000094

0800a5c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b086      	sub	sp, #24
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	4613      	mov	r3, r2
 800a5cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d101      	bne.n	800a5d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a5d4:	2303      	movs	r3, #3
 800a5d6:	e01f      	b.n	800a618 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d003      	beq.n	800a5fe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	68ba      	ldr	r2, [r7, #8]
 800a5fa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2201      	movs	r2, #1
 800a602:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	79fa      	ldrb	r2, [r7, #7]
 800a60a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a60c:	68f8      	ldr	r0, [r7, #12]
 800a60e:	f001 feab 	bl	800c368 <USBD_LL_Init>
 800a612:	4603      	mov	r3, r0
 800a614:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a616:	7dfb      	ldrb	r3, [r7, #23]
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3718      	adds	r7, #24
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}

0800a620 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a62a:	2300      	movs	r3, #0
 800a62c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d101      	bne.n	800a638 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a634:	2303      	movs	r3, #3
 800a636:	e025      	b.n	800a684 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	683a      	ldr	r2, [r7, #0]
 800a63c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	32ae      	adds	r2, #174	@ 0xae
 800a64a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a64e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a650:	2b00      	cmp	r3, #0
 800a652:	d00f      	beq.n	800a674 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	32ae      	adds	r2, #174	@ 0xae
 800a65e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a664:	f107 020e 	add.w	r2, r7, #14
 800a668:	4610      	mov	r0, r2
 800a66a:	4798      	blx	r3
 800a66c:	4602      	mov	r2, r0
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a67a:	1c5a      	adds	r2, r3, #1
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a682:	2300      	movs	r3, #0
}
 800a684:	4618      	mov	r0, r3
 800a686:	3710      	adds	r7, #16
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f001 feb3 	bl	800c400 <USBD_LL_Start>
 800a69a:	4603      	mov	r3, r0
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3708      	adds	r7, #8
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b083      	sub	sp, #12
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a6ac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	370c      	adds	r7, #12
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr

0800a6ba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6ba:	b580      	push	{r7, lr}
 800a6bc:	b084      	sub	sp, #16
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d009      	beq.n	800a6e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	78fa      	ldrb	r2, [r7, #3]
 800a6de:	4611      	mov	r1, r2
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	4798      	blx	r3
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a6e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6f2:	b580      	push	{r7, lr}
 800a6f4:	b084      	sub	sp, #16
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
 800a6fa:	460b      	mov	r3, r1
 800a6fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a6fe:	2300      	movs	r3, #0
 800a700:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	78fa      	ldrb	r2, [r7, #3]
 800a70c:	4611      	mov	r1, r2
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	4798      	blx	r3
 800a712:	4603      	mov	r3, r0
 800a714:	2b00      	cmp	r3, #0
 800a716:	d001      	beq.n	800a71c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a718:	2303      	movs	r3, #3
 800a71a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3710      	adds	r7, #16
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}

0800a726 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b084      	sub	sp, #16
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a736:	6839      	ldr	r1, [r7, #0]
 800a738:	4618      	mov	r0, r3
 800a73a:	f001 f936 	bl	800b9aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2201      	movs	r2, #1
 800a742:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a74c:	461a      	mov	r2, r3
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a75a:	f003 031f 	and.w	r3, r3, #31
 800a75e:	2b02      	cmp	r3, #2
 800a760:	d01a      	beq.n	800a798 <USBD_LL_SetupStage+0x72>
 800a762:	2b02      	cmp	r3, #2
 800a764:	d822      	bhi.n	800a7ac <USBD_LL_SetupStage+0x86>
 800a766:	2b00      	cmp	r3, #0
 800a768:	d002      	beq.n	800a770 <USBD_LL_SetupStage+0x4a>
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d00a      	beq.n	800a784 <USBD_LL_SetupStage+0x5e>
 800a76e:	e01d      	b.n	800a7ac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a776:	4619      	mov	r1, r3
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 fb63 	bl	800ae44 <USBD_StdDevReq>
 800a77e:	4603      	mov	r3, r0
 800a780:	73fb      	strb	r3, [r7, #15]
      break;
 800a782:	e020      	b.n	800a7c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a78a:	4619      	mov	r1, r3
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 fbcb 	bl	800af28 <USBD_StdItfReq>
 800a792:	4603      	mov	r3, r0
 800a794:	73fb      	strb	r3, [r7, #15]
      break;
 800a796:	e016      	b.n	800a7c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a79e:	4619      	mov	r1, r3
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 fc2d 	bl	800b000 <USBD_StdEPReq>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a7aa:	e00c      	b.n	800a7c6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a7b2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f001 fec6 	bl	800c54c <USBD_LL_StallEP>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a7c4:	bf00      	nop
  }

  return ret;
 800a7c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b086      	sub	sp, #24
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	460b      	mov	r3, r1
 800a7da:	607a      	str	r2, [r7, #4]
 800a7dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a7e2:	7afb      	ldrb	r3, [r7, #11]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d16e      	bne.n	800a8c6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a7ee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a7f6:	2b03      	cmp	r3, #3
 800a7f8:	f040 8098 	bne.w	800a92c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	689a      	ldr	r2, [r3, #8]
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	429a      	cmp	r2, r3
 800a806:	d913      	bls.n	800a830 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	689a      	ldr	r2, [r3, #8]
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	68db      	ldr	r3, [r3, #12]
 800a810:	1ad2      	subs	r2, r2, r3
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	68da      	ldr	r2, [r3, #12]
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	689b      	ldr	r3, [r3, #8]
 800a81e:	4293      	cmp	r3, r2
 800a820:	bf28      	it	cs
 800a822:	4613      	movcs	r3, r2
 800a824:	461a      	mov	r2, r3
 800a826:	6879      	ldr	r1, [r7, #4]
 800a828:	68f8      	ldr	r0, [r7, #12]
 800a82a:	f001 f9b2 	bl	800bb92 <USBD_CtlContinueRx>
 800a82e:	e07d      	b.n	800a92c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a836:	f003 031f 	and.w	r3, r3, #31
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	d014      	beq.n	800a868 <USBD_LL_DataOutStage+0x98>
 800a83e:	2b02      	cmp	r3, #2
 800a840:	d81d      	bhi.n	800a87e <USBD_LL_DataOutStage+0xae>
 800a842:	2b00      	cmp	r3, #0
 800a844:	d002      	beq.n	800a84c <USBD_LL_DataOutStage+0x7c>
 800a846:	2b01      	cmp	r3, #1
 800a848:	d003      	beq.n	800a852 <USBD_LL_DataOutStage+0x82>
 800a84a:	e018      	b.n	800a87e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a84c:	2300      	movs	r3, #0
 800a84e:	75bb      	strb	r3, [r7, #22]
            break;
 800a850:	e018      	b.n	800a884 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	4619      	mov	r1, r3
 800a85c:	68f8      	ldr	r0, [r7, #12]
 800a85e:	f000 fa64 	bl	800ad2a <USBD_CoreFindIF>
 800a862:	4603      	mov	r3, r0
 800a864:	75bb      	strb	r3, [r7, #22]
            break;
 800a866:	e00d      	b.n	800a884 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	4619      	mov	r1, r3
 800a872:	68f8      	ldr	r0, [r7, #12]
 800a874:	f000 fa66 	bl	800ad44 <USBD_CoreFindEP>
 800a878:	4603      	mov	r3, r0
 800a87a:	75bb      	strb	r3, [r7, #22]
            break;
 800a87c:	e002      	b.n	800a884 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a87e:	2300      	movs	r3, #0
 800a880:	75bb      	strb	r3, [r7, #22]
            break;
 800a882:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a884:	7dbb      	ldrb	r3, [r7, #22]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d119      	bne.n	800a8be <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a890:	b2db      	uxtb	r3, r3
 800a892:	2b03      	cmp	r3, #3
 800a894:	d113      	bne.n	800a8be <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a896:	7dba      	ldrb	r2, [r7, #22]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	32ae      	adds	r2, #174	@ 0xae
 800a89c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8a0:	691b      	ldr	r3, [r3, #16]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d00b      	beq.n	800a8be <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a8a6:	7dba      	ldrb	r2, [r7, #22]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a8ae:	7dba      	ldrb	r2, [r7, #22]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	32ae      	adds	r2, #174	@ 0xae
 800a8b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	68f8      	ldr	r0, [r7, #12]
 800a8bc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a8be:	68f8      	ldr	r0, [r7, #12]
 800a8c0:	f001 f978 	bl	800bbb4 <USBD_CtlSendStatus>
 800a8c4:	e032      	b.n	800a92c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a8c6:	7afb      	ldrb	r3, [r7, #11]
 800a8c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8cc:	b2db      	uxtb	r3, r3
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f000 fa37 	bl	800ad44 <USBD_CoreFindEP>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a8da:	7dbb      	ldrb	r3, [r7, #22]
 800a8dc:	2bff      	cmp	r3, #255	@ 0xff
 800a8de:	d025      	beq.n	800a92c <USBD_LL_DataOutStage+0x15c>
 800a8e0:	7dbb      	ldrb	r3, [r7, #22]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d122      	bne.n	800a92c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	2b03      	cmp	r3, #3
 800a8f0:	d117      	bne.n	800a922 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a8f2:	7dba      	ldrb	r2, [r7, #22]
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	32ae      	adds	r2, #174	@ 0xae
 800a8f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8fc:	699b      	ldr	r3, [r3, #24]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d00f      	beq.n	800a922 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a902:	7dba      	ldrb	r2, [r7, #22]
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a90a:	7dba      	ldrb	r2, [r7, #22]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	32ae      	adds	r2, #174	@ 0xae
 800a910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a914:	699b      	ldr	r3, [r3, #24]
 800a916:	7afa      	ldrb	r2, [r7, #11]
 800a918:	4611      	mov	r1, r2
 800a91a:	68f8      	ldr	r0, [r7, #12]
 800a91c:	4798      	blx	r3
 800a91e:	4603      	mov	r3, r0
 800a920:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a922:	7dfb      	ldrb	r3, [r7, #23]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d001      	beq.n	800a92c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a928:	7dfb      	ldrb	r3, [r7, #23]
 800a92a:	e000      	b.n	800a92e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a92c:	2300      	movs	r3, #0
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3718      	adds	r7, #24
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b086      	sub	sp, #24
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	60f8      	str	r0, [r7, #12]
 800a93e:	460b      	mov	r3, r1
 800a940:	607a      	str	r2, [r7, #4]
 800a942:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a944:	7afb      	ldrb	r3, [r7, #11]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d16f      	bne.n	800aa2a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	3314      	adds	r3, #20
 800a94e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a956:	2b02      	cmp	r3, #2
 800a958:	d15a      	bne.n	800aa10 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a95a:	693b      	ldr	r3, [r7, #16]
 800a95c:	689a      	ldr	r2, [r3, #8]
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	429a      	cmp	r2, r3
 800a964:	d914      	bls.n	800a990 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	689a      	ldr	r2, [r3, #8]
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	1ad2      	subs	r2, r2, r3
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	689b      	ldr	r3, [r3, #8]
 800a978:	461a      	mov	r2, r3
 800a97a:	6879      	ldr	r1, [r7, #4]
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f001 f8da 	bl	800bb36 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a982:	2300      	movs	r3, #0
 800a984:	2200      	movs	r2, #0
 800a986:	2100      	movs	r1, #0
 800a988:	68f8      	ldr	r0, [r7, #12]
 800a98a:	f001 fee5 	bl	800c758 <USBD_LL_PrepareReceive>
 800a98e:	e03f      	b.n	800aa10 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	68da      	ldr	r2, [r3, #12]
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	689b      	ldr	r3, [r3, #8]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d11c      	bne.n	800a9d6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	685a      	ldr	r2, [r3, #4]
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d316      	bcc.n	800a9d6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d20f      	bcs.n	800a9d6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	2100      	movs	r1, #0
 800a9ba:	68f8      	ldr	r0, [r7, #12]
 800a9bc:	f001 f8bb 	bl	800bb36 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	68f8      	ldr	r0, [r7, #12]
 800a9d0:	f001 fec2 	bl	800c758 <USBD_LL_PrepareReceive>
 800a9d4:	e01c      	b.n	800aa10 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	2b03      	cmp	r3, #3
 800a9e0:	d10f      	bne.n	800aa02 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d009      	beq.n	800aa02 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	68f8      	ldr	r0, [r7, #12]
 800aa00:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa02:	2180      	movs	r1, #128	@ 0x80
 800aa04:	68f8      	ldr	r0, [r7, #12]
 800aa06:	f001 fda1 	bl	800c54c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f001 f8e5 	bl	800bbda <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d03a      	beq.n	800aa90 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800aa1a:	68f8      	ldr	r0, [r7, #12]
 800aa1c:	f7ff fe42 	bl	800a6a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2200      	movs	r2, #0
 800aa24:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800aa28:	e032      	b.n	800aa90 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800aa2a:	7afb      	ldrb	r3, [r7, #11]
 800aa2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	4619      	mov	r1, r3
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f000 f985 	bl	800ad44 <USBD_CoreFindEP>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa3e:	7dfb      	ldrb	r3, [r7, #23]
 800aa40:	2bff      	cmp	r3, #255	@ 0xff
 800aa42:	d025      	beq.n	800aa90 <USBD_LL_DataInStage+0x15a>
 800aa44:	7dfb      	ldrb	r3, [r7, #23]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d122      	bne.n	800aa90 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa50:	b2db      	uxtb	r3, r3
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d11c      	bne.n	800aa90 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800aa56:	7dfa      	ldrb	r2, [r7, #23]
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	32ae      	adds	r2, #174	@ 0xae
 800aa5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa60:	695b      	ldr	r3, [r3, #20]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d014      	beq.n	800aa90 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800aa66:	7dfa      	ldrb	r2, [r7, #23]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800aa6e:	7dfa      	ldrb	r2, [r7, #23]
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	32ae      	adds	r2, #174	@ 0xae
 800aa74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa78:	695b      	ldr	r3, [r3, #20]
 800aa7a:	7afa      	ldrb	r2, [r7, #11]
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	68f8      	ldr	r0, [r7, #12]
 800aa80:	4798      	blx	r3
 800aa82:	4603      	mov	r3, r0
 800aa84:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800aa86:	7dbb      	ldrb	r3, [r7, #22]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d001      	beq.n	800aa90 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800aa8c:	7dbb      	ldrb	r3, [r7, #22]
 800aa8e:	e000      	b.n	800aa92 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3718      	adds	r7, #24
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b084      	sub	sp, #16
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2200      	movs	r2, #0
 800aaba:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d014      	beq.n	800ab00 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aadc:	685b      	ldr	r3, [r3, #4]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00e      	beq.n	800ab00 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aae8:	685b      	ldr	r3, [r3, #4]
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	6852      	ldr	r2, [r2, #4]
 800aaee:	b2d2      	uxtb	r2, r2
 800aaf0:	4611      	mov	r1, r2
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	4798      	blx	r3
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d001      	beq.n	800ab00 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800aafc:	2303      	movs	r3, #3
 800aafe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ab00:	2340      	movs	r3, #64	@ 0x40
 800ab02:	2200      	movs	r2, #0
 800ab04:	2100      	movs	r1, #0
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f001 fcac 	bl	800c464 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2240      	movs	r2, #64	@ 0x40
 800ab18:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ab1c:	2340      	movs	r3, #64	@ 0x40
 800ab1e:	2200      	movs	r2, #0
 800ab20:	2180      	movs	r1, #128	@ 0x80
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f001 fc9e 	bl	800c464 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2240      	movs	r2, #64	@ 0x40
 800ab32:	621a      	str	r2, [r3, #32]

  return ret;
 800ab34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}

0800ab3e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ab3e:	b480      	push	{r7}
 800ab40:	b083      	sub	sp, #12
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
 800ab46:	460b      	mov	r3, r1
 800ab48:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	78fa      	ldrb	r2, [r7, #3]
 800ab4e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	370c      	adds	r7, #12
 800ab56:	46bd      	mov	sp, r7
 800ab58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5c:	4770      	bx	lr

0800ab5e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ab5e:	b480      	push	{r7}
 800ab60:	b083      	sub	sp, #12
 800ab62:	af00      	add	r7, sp, #0
 800ab64:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab6c:	b2db      	uxtb	r3, r3
 800ab6e:	2b04      	cmp	r3, #4
 800ab70:	d006      	beq.n	800ab80 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab78:	b2da      	uxtb	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2204      	movs	r2, #4
 800ab84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	370c      	adds	r7, #12
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ab96:	b480      	push	{r7}
 800ab98:	b083      	sub	sp, #12
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	2b04      	cmp	r3, #4
 800aba8:	d106      	bne.n	800abb8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800abb0:	b2da      	uxtb	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800abb8:	2300      	movs	r3, #0
}
 800abba:	4618      	mov	r0, r3
 800abbc:	370c      	adds	r7, #12
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr

0800abc6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800abc6:	b580      	push	{r7, lr}
 800abc8:	b082      	sub	sp, #8
 800abca:	af00      	add	r7, sp, #0
 800abcc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	2b03      	cmp	r3, #3
 800abd8:	d110      	bne.n	800abfc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d00b      	beq.n	800abfc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abea:	69db      	ldr	r3, [r3, #28]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d005      	beq.n	800abfc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abf6:	69db      	ldr	r3, [r3, #28]
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800abfc:	2300      	movs	r3, #0
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3708      	adds	r7, #8
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b082      	sub	sp, #8
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	6078      	str	r0, [r7, #4]
 800ac0e:	460b      	mov	r3, r1
 800ac10:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	32ae      	adds	r2, #174	@ 0xae
 800ac1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d101      	bne.n	800ac28 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ac24:	2303      	movs	r3, #3
 800ac26:	e01c      	b.n	800ac62 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	2b03      	cmp	r3, #3
 800ac32:	d115      	bne.n	800ac60 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	32ae      	adds	r2, #174	@ 0xae
 800ac3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac42:	6a1b      	ldr	r3, [r3, #32]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00b      	beq.n	800ac60 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	32ae      	adds	r2, #174	@ 0xae
 800ac52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac56:	6a1b      	ldr	r3, [r3, #32]
 800ac58:	78fa      	ldrb	r2, [r7, #3]
 800ac5a:	4611      	mov	r1, r2
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ac60:	2300      	movs	r3, #0
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3708      	adds	r7, #8
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}

0800ac6a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ac6a:	b580      	push	{r7, lr}
 800ac6c:	b082      	sub	sp, #8
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	6078      	str	r0, [r7, #4]
 800ac72:	460b      	mov	r3, r1
 800ac74:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	32ae      	adds	r2, #174	@ 0xae
 800ac80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d101      	bne.n	800ac8c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ac88:	2303      	movs	r3, #3
 800ac8a:	e01c      	b.n	800acc6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	2b03      	cmp	r3, #3
 800ac96:	d115      	bne.n	800acc4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	32ae      	adds	r2, #174	@ 0xae
 800aca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d00b      	beq.n	800acc4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	32ae      	adds	r2, #174	@ 0xae
 800acb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acbc:	78fa      	ldrb	r2, [r7, #3]
 800acbe:	4611      	mov	r1, r2
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3708      	adds	r7, #8
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}

0800acce <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800acce:	b480      	push	{r7}
 800acd0:	b083      	sub	sp, #12
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800acd6:	2300      	movs	r3, #0
}
 800acd8:	4618      	mov	r0, r3
 800acda:	370c      	adds	r7, #12
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800acec:	2300      	movs	r3, #0
 800acee:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d00e      	beq.n	800ad20 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	6852      	ldr	r2, [r2, #4]
 800ad0e:	b2d2      	uxtb	r2, r2
 800ad10:	4611      	mov	r1, r2
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	4798      	blx	r3
 800ad16:	4603      	mov	r3, r0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d001      	beq.n	800ad20 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ad20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3710      	adds	r7, #16
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ad2a:	b480      	push	{r7}
 800ad2c:	b083      	sub	sp, #12
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	460b      	mov	r3, r1
 800ad34:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ad36:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	460b      	mov	r3, r1
 800ad4e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ad50:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	370c      	adds	r7, #12
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr

0800ad5e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ad5e:	b580      	push	{r7, lr}
 800ad60:	b086      	sub	sp, #24
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	6078      	str	r0, [r7, #4]
 800ad66:	460b      	mov	r3, r1
 800ad68:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ad72:	2300      	movs	r3, #0
 800ad74:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	885b      	ldrh	r3, [r3, #2]
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	68fa      	ldr	r2, [r7, #12]
 800ad7e:	7812      	ldrb	r2, [r2, #0]
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d91f      	bls.n	800adc4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ad8a:	e013      	b.n	800adb4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ad8c:	f107 030a 	add.w	r3, r7, #10
 800ad90:	4619      	mov	r1, r3
 800ad92:	6978      	ldr	r0, [r7, #20]
 800ad94:	f000 f81b 	bl	800adce <USBD_GetNextDesc>
 800ad98:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	785b      	ldrb	r3, [r3, #1]
 800ad9e:	2b05      	cmp	r3, #5
 800ada0:	d108      	bne.n	800adb4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	789b      	ldrb	r3, [r3, #2]
 800adaa:	78fa      	ldrb	r2, [r7, #3]
 800adac:	429a      	cmp	r2, r3
 800adae:	d008      	beq.n	800adc2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800adb0:	2300      	movs	r3, #0
 800adb2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	885b      	ldrh	r3, [r3, #2]
 800adb8:	b29a      	uxth	r2, r3
 800adba:	897b      	ldrh	r3, [r7, #10]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d8e5      	bhi.n	800ad8c <USBD_GetEpDesc+0x2e>
 800adc0:	e000      	b.n	800adc4 <USBD_GetEpDesc+0x66>
          break;
 800adc2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800adc4:	693b      	ldr	r3, [r7, #16]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3718      	adds	r7, #24
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800adce:	b480      	push	{r7}
 800add0:	b085      	sub	sp, #20
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
 800add6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	881b      	ldrh	r3, [r3, #0]
 800ade0:	68fa      	ldr	r2, [r7, #12]
 800ade2:	7812      	ldrb	r2, [r2, #0]
 800ade4:	4413      	add	r3, r2
 800ade6:	b29a      	uxth	r2, r3
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	461a      	mov	r2, r3
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	4413      	add	r3, r2
 800adf6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800adf8:	68fb      	ldr	r3, [r7, #12]
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3714      	adds	r7, #20
 800adfe:	46bd      	mov	sp, r7
 800ae00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae04:	4770      	bx	lr

0800ae06 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ae06:	b480      	push	{r7}
 800ae08:	b087      	sub	sp, #28
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	781b      	ldrb	r3, [r3, #0]
 800ae22:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae24:	8a3b      	ldrh	r3, [r7, #16]
 800ae26:	021b      	lsls	r3, r3, #8
 800ae28:	b21a      	sxth	r2, r3
 800ae2a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ae2e:	4313      	orrs	r3, r2
 800ae30:	b21b      	sxth	r3, r3
 800ae32:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ae34:	89fb      	ldrh	r3, [r7, #14]
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	371c      	adds	r7, #28
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
	...

0800ae44 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
 800ae4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae5a:	2b40      	cmp	r3, #64	@ 0x40
 800ae5c:	d005      	beq.n	800ae6a <USBD_StdDevReq+0x26>
 800ae5e:	2b40      	cmp	r3, #64	@ 0x40
 800ae60:	d857      	bhi.n	800af12 <USBD_StdDevReq+0xce>
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d00f      	beq.n	800ae86 <USBD_StdDevReq+0x42>
 800ae66:	2b20      	cmp	r3, #32
 800ae68:	d153      	bne.n	800af12 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	32ae      	adds	r2, #174	@ 0xae
 800ae74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	6839      	ldr	r1, [r7, #0]
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	4798      	blx	r3
 800ae80:	4603      	mov	r3, r0
 800ae82:	73fb      	strb	r3, [r7, #15]
      break;
 800ae84:	e04a      	b.n	800af1c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	785b      	ldrb	r3, [r3, #1]
 800ae8a:	2b09      	cmp	r3, #9
 800ae8c:	d83b      	bhi.n	800af06 <USBD_StdDevReq+0xc2>
 800ae8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae94 <USBD_StdDevReq+0x50>)
 800ae90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae94:	0800aee9 	.word	0x0800aee9
 800ae98:	0800aefd 	.word	0x0800aefd
 800ae9c:	0800af07 	.word	0x0800af07
 800aea0:	0800aef3 	.word	0x0800aef3
 800aea4:	0800af07 	.word	0x0800af07
 800aea8:	0800aec7 	.word	0x0800aec7
 800aeac:	0800aebd 	.word	0x0800aebd
 800aeb0:	0800af07 	.word	0x0800af07
 800aeb4:	0800aedf 	.word	0x0800aedf
 800aeb8:	0800aed1 	.word	0x0800aed1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aebc:	6839      	ldr	r1, [r7, #0]
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 fa3c 	bl	800b33c <USBD_GetDescriptor>
          break;
 800aec4:	e024      	b.n	800af10 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aec6:	6839      	ldr	r1, [r7, #0]
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f000 fbcb 	bl	800b664 <USBD_SetAddress>
          break;
 800aece:	e01f      	b.n	800af10 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800aed0:	6839      	ldr	r1, [r7, #0]
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fc0a 	bl	800b6ec <USBD_SetConfig>
 800aed8:	4603      	mov	r3, r0
 800aeda:	73fb      	strb	r3, [r7, #15]
          break;
 800aedc:	e018      	b.n	800af10 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aede:	6839      	ldr	r1, [r7, #0]
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f000 fcad 	bl	800b840 <USBD_GetConfig>
          break;
 800aee6:	e013      	b.n	800af10 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aee8:	6839      	ldr	r1, [r7, #0]
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 fcde 	bl	800b8ac <USBD_GetStatus>
          break;
 800aef0:	e00e      	b.n	800af10 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aef2:	6839      	ldr	r1, [r7, #0]
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 fd0d 	bl	800b914 <USBD_SetFeature>
          break;
 800aefa:	e009      	b.n	800af10 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aefc:	6839      	ldr	r1, [r7, #0]
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 fd31 	bl	800b966 <USBD_ClrFeature>
          break;
 800af04:	e004      	b.n	800af10 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800af06:	6839      	ldr	r1, [r7, #0]
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f000 fd88 	bl	800ba1e <USBD_CtlError>
          break;
 800af0e:	bf00      	nop
      }
      break;
 800af10:	e004      	b.n	800af1c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800af12:	6839      	ldr	r1, [r7, #0]
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fd82 	bl	800ba1e <USBD_CtlError>
      break;
 800af1a:	bf00      	nop
  }

  return ret;
 800af1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3710      	adds	r7, #16
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
 800af26:	bf00      	nop

0800af28 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b084      	sub	sp, #16
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af32:	2300      	movs	r3, #0
 800af34:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800af3e:	2b40      	cmp	r3, #64	@ 0x40
 800af40:	d005      	beq.n	800af4e <USBD_StdItfReq+0x26>
 800af42:	2b40      	cmp	r3, #64	@ 0x40
 800af44:	d852      	bhi.n	800afec <USBD_StdItfReq+0xc4>
 800af46:	2b00      	cmp	r3, #0
 800af48:	d001      	beq.n	800af4e <USBD_StdItfReq+0x26>
 800af4a:	2b20      	cmp	r3, #32
 800af4c:	d14e      	bne.n	800afec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af54:	b2db      	uxtb	r3, r3
 800af56:	3b01      	subs	r3, #1
 800af58:	2b02      	cmp	r3, #2
 800af5a:	d840      	bhi.n	800afde <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	889b      	ldrh	r3, [r3, #4]
 800af60:	b2db      	uxtb	r3, r3
 800af62:	2b01      	cmp	r3, #1
 800af64:	d836      	bhi.n	800afd4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	889b      	ldrh	r3, [r3, #4]
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	4619      	mov	r1, r3
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f7ff fedb 	bl	800ad2a <USBD_CoreFindIF>
 800af74:	4603      	mov	r3, r0
 800af76:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af78:	7bbb      	ldrb	r3, [r7, #14]
 800af7a:	2bff      	cmp	r3, #255	@ 0xff
 800af7c:	d01d      	beq.n	800afba <USBD_StdItfReq+0x92>
 800af7e:	7bbb      	ldrb	r3, [r7, #14]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d11a      	bne.n	800afba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800af84:	7bba      	ldrb	r2, [r7, #14]
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	32ae      	adds	r2, #174	@ 0xae
 800af8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af8e:	689b      	ldr	r3, [r3, #8]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d00f      	beq.n	800afb4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800af94:	7bba      	ldrb	r2, [r7, #14]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800af9c:	7bba      	ldrb	r2, [r7, #14]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	32ae      	adds	r2, #174	@ 0xae
 800afa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afa6:	689b      	ldr	r3, [r3, #8]
 800afa8:	6839      	ldr	r1, [r7, #0]
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	4798      	blx	r3
 800afae:	4603      	mov	r3, r0
 800afb0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800afb2:	e004      	b.n	800afbe <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800afb4:	2303      	movs	r3, #3
 800afb6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800afb8:	e001      	b.n	800afbe <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800afba:	2303      	movs	r3, #3
 800afbc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	88db      	ldrh	r3, [r3, #6]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d110      	bne.n	800afe8 <USBD_StdItfReq+0xc0>
 800afc6:	7bfb      	ldrb	r3, [r7, #15]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10d      	bne.n	800afe8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f000 fdf1 	bl	800bbb4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800afd2:	e009      	b.n	800afe8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800afd4:	6839      	ldr	r1, [r7, #0]
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f000 fd21 	bl	800ba1e <USBD_CtlError>
          break;
 800afdc:	e004      	b.n	800afe8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 fd1c 	bl	800ba1e <USBD_CtlError>
          break;
 800afe6:	e000      	b.n	800afea <USBD_StdItfReq+0xc2>
          break;
 800afe8:	bf00      	nop
      }
      break;
 800afea:	e004      	b.n	800aff6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800afec:	6839      	ldr	r1, [r7, #0]
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 fd15 	bl	800ba1e <USBD_CtlError>
      break;
 800aff4:	bf00      	nop
  }

  return ret;
 800aff6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3710      	adds	r7, #16
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b00a:	2300      	movs	r3, #0
 800b00c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	889b      	ldrh	r3, [r3, #4]
 800b012:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b01c:	2b40      	cmp	r3, #64	@ 0x40
 800b01e:	d007      	beq.n	800b030 <USBD_StdEPReq+0x30>
 800b020:	2b40      	cmp	r3, #64	@ 0x40
 800b022:	f200 817f 	bhi.w	800b324 <USBD_StdEPReq+0x324>
 800b026:	2b00      	cmp	r3, #0
 800b028:	d02a      	beq.n	800b080 <USBD_StdEPReq+0x80>
 800b02a:	2b20      	cmp	r3, #32
 800b02c:	f040 817a 	bne.w	800b324 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b030:	7bbb      	ldrb	r3, [r7, #14]
 800b032:	4619      	mov	r1, r3
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f7ff fe85 	bl	800ad44 <USBD_CoreFindEP>
 800b03a:	4603      	mov	r3, r0
 800b03c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b03e:	7b7b      	ldrb	r3, [r7, #13]
 800b040:	2bff      	cmp	r3, #255	@ 0xff
 800b042:	f000 8174 	beq.w	800b32e <USBD_StdEPReq+0x32e>
 800b046:	7b7b      	ldrb	r3, [r7, #13]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	f040 8170 	bne.w	800b32e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b04e:	7b7a      	ldrb	r2, [r7, #13]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b056:	7b7a      	ldrb	r2, [r7, #13]
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	32ae      	adds	r2, #174	@ 0xae
 800b05c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b060:	689b      	ldr	r3, [r3, #8]
 800b062:	2b00      	cmp	r3, #0
 800b064:	f000 8163 	beq.w	800b32e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b068:	7b7a      	ldrb	r2, [r7, #13]
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	32ae      	adds	r2, #174	@ 0xae
 800b06e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b072:	689b      	ldr	r3, [r3, #8]
 800b074:	6839      	ldr	r1, [r7, #0]
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	4798      	blx	r3
 800b07a:	4603      	mov	r3, r0
 800b07c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b07e:	e156      	b.n	800b32e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	785b      	ldrb	r3, [r3, #1]
 800b084:	2b03      	cmp	r3, #3
 800b086:	d008      	beq.n	800b09a <USBD_StdEPReq+0x9a>
 800b088:	2b03      	cmp	r3, #3
 800b08a:	f300 8145 	bgt.w	800b318 <USBD_StdEPReq+0x318>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f000 809b 	beq.w	800b1ca <USBD_StdEPReq+0x1ca>
 800b094:	2b01      	cmp	r3, #1
 800b096:	d03c      	beq.n	800b112 <USBD_StdEPReq+0x112>
 800b098:	e13e      	b.n	800b318 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	2b02      	cmp	r3, #2
 800b0a4:	d002      	beq.n	800b0ac <USBD_StdEPReq+0xac>
 800b0a6:	2b03      	cmp	r3, #3
 800b0a8:	d016      	beq.n	800b0d8 <USBD_StdEPReq+0xd8>
 800b0aa:	e02c      	b.n	800b106 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b0ac:	7bbb      	ldrb	r3, [r7, #14]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d00d      	beq.n	800b0ce <USBD_StdEPReq+0xce>
 800b0b2:	7bbb      	ldrb	r3, [r7, #14]
 800b0b4:	2b80      	cmp	r3, #128	@ 0x80
 800b0b6:	d00a      	beq.n	800b0ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b0b8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f001 fa45 	bl	800c54c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0c2:	2180      	movs	r1, #128	@ 0x80
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	f001 fa41 	bl	800c54c <USBD_LL_StallEP>
 800b0ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b0cc:	e020      	b.n	800b110 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b0ce:	6839      	ldr	r1, [r7, #0]
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f000 fca4 	bl	800ba1e <USBD_CtlError>
              break;
 800b0d6:	e01b      	b.n	800b110 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	885b      	ldrh	r3, [r3, #2]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d10e      	bne.n	800b0fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b0e0:	7bbb      	ldrb	r3, [r7, #14]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d00b      	beq.n	800b0fe <USBD_StdEPReq+0xfe>
 800b0e6:	7bbb      	ldrb	r3, [r7, #14]
 800b0e8:	2b80      	cmp	r3, #128	@ 0x80
 800b0ea:	d008      	beq.n	800b0fe <USBD_StdEPReq+0xfe>
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	88db      	ldrh	r3, [r3, #6]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d104      	bne.n	800b0fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b0f4:	7bbb      	ldrb	r3, [r7, #14]
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f001 fa27 	bl	800c54c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f000 fd58 	bl	800bbb4 <USBD_CtlSendStatus>

              break;
 800b104:	e004      	b.n	800b110 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b106:	6839      	ldr	r1, [r7, #0]
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fc88 	bl	800ba1e <USBD_CtlError>
              break;
 800b10e:	bf00      	nop
          }
          break;
 800b110:	e107      	b.n	800b322 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b118:	b2db      	uxtb	r3, r3
 800b11a:	2b02      	cmp	r3, #2
 800b11c:	d002      	beq.n	800b124 <USBD_StdEPReq+0x124>
 800b11e:	2b03      	cmp	r3, #3
 800b120:	d016      	beq.n	800b150 <USBD_StdEPReq+0x150>
 800b122:	e04b      	b.n	800b1bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b124:	7bbb      	ldrb	r3, [r7, #14]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d00d      	beq.n	800b146 <USBD_StdEPReq+0x146>
 800b12a:	7bbb      	ldrb	r3, [r7, #14]
 800b12c:	2b80      	cmp	r3, #128	@ 0x80
 800b12e:	d00a      	beq.n	800b146 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b130:	7bbb      	ldrb	r3, [r7, #14]
 800b132:	4619      	mov	r1, r3
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f001 fa09 	bl	800c54c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b13a:	2180      	movs	r1, #128	@ 0x80
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f001 fa05 	bl	800c54c <USBD_LL_StallEP>
 800b142:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b144:	e040      	b.n	800b1c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b146:	6839      	ldr	r1, [r7, #0]
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 fc68 	bl	800ba1e <USBD_CtlError>
              break;
 800b14e:	e03b      	b.n	800b1c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	885b      	ldrh	r3, [r3, #2]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d136      	bne.n	800b1c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b158:	7bbb      	ldrb	r3, [r7, #14]
 800b15a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d004      	beq.n	800b16c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b162:	7bbb      	ldrb	r3, [r7, #14]
 800b164:	4619      	mov	r1, r3
 800b166:	6878      	ldr	r0, [r7, #4]
 800b168:	f001 fa26 	bl	800c5b8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f000 fd21 	bl	800bbb4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b172:	7bbb      	ldrb	r3, [r7, #14]
 800b174:	4619      	mov	r1, r3
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f7ff fde4 	bl	800ad44 <USBD_CoreFindEP>
 800b17c:	4603      	mov	r3, r0
 800b17e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b180:	7b7b      	ldrb	r3, [r7, #13]
 800b182:	2bff      	cmp	r3, #255	@ 0xff
 800b184:	d01f      	beq.n	800b1c6 <USBD_StdEPReq+0x1c6>
 800b186:	7b7b      	ldrb	r3, [r7, #13]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d11c      	bne.n	800b1c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b18c:	7b7a      	ldrb	r2, [r7, #13]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b194:	7b7a      	ldrb	r2, [r7, #13]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	32ae      	adds	r2, #174	@ 0xae
 800b19a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d010      	beq.n	800b1c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b1a4:	7b7a      	ldrb	r2, [r7, #13]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	32ae      	adds	r2, #174	@ 0xae
 800b1aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	6839      	ldr	r1, [r7, #0]
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	4798      	blx	r3
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b1ba:	e004      	b.n	800b1c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b1bc:	6839      	ldr	r1, [r7, #0]
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 fc2d 	bl	800ba1e <USBD_CtlError>
              break;
 800b1c4:	e000      	b.n	800b1c8 <USBD_StdEPReq+0x1c8>
              break;
 800b1c6:	bf00      	nop
          }
          break;
 800b1c8:	e0ab      	b.n	800b322 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1d0:	b2db      	uxtb	r3, r3
 800b1d2:	2b02      	cmp	r3, #2
 800b1d4:	d002      	beq.n	800b1dc <USBD_StdEPReq+0x1dc>
 800b1d6:	2b03      	cmp	r3, #3
 800b1d8:	d032      	beq.n	800b240 <USBD_StdEPReq+0x240>
 800b1da:	e097      	b.n	800b30c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1dc:	7bbb      	ldrb	r3, [r7, #14]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d007      	beq.n	800b1f2 <USBD_StdEPReq+0x1f2>
 800b1e2:	7bbb      	ldrb	r3, [r7, #14]
 800b1e4:	2b80      	cmp	r3, #128	@ 0x80
 800b1e6:	d004      	beq.n	800b1f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b1e8:	6839      	ldr	r1, [r7, #0]
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 fc17 	bl	800ba1e <USBD_CtlError>
                break;
 800b1f0:	e091      	b.n	800b316 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	da0b      	bge.n	800b212 <USBD_StdEPReq+0x212>
 800b1fa:	7bbb      	ldrb	r3, [r7, #14]
 800b1fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b200:	4613      	mov	r3, r2
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	4413      	add	r3, r2
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	3310      	adds	r3, #16
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	4413      	add	r3, r2
 800b20e:	3304      	adds	r3, #4
 800b210:	e00b      	b.n	800b22a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b212:	7bbb      	ldrb	r3, [r7, #14]
 800b214:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b218:	4613      	mov	r3, r2
 800b21a:	009b      	lsls	r3, r3, #2
 800b21c:	4413      	add	r3, r2
 800b21e:	009b      	lsls	r3, r3, #2
 800b220:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	4413      	add	r3, r2
 800b228:	3304      	adds	r3, #4
 800b22a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	2200      	movs	r2, #0
 800b230:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	2202      	movs	r2, #2
 800b236:	4619      	mov	r1, r3
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f000 fc61 	bl	800bb00 <USBD_CtlSendData>
              break;
 800b23e:	e06a      	b.n	800b316 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b240:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b244:	2b00      	cmp	r3, #0
 800b246:	da11      	bge.n	800b26c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b248:	7bbb      	ldrb	r3, [r7, #14]
 800b24a:	f003 020f 	and.w	r2, r3, #15
 800b24e:	6879      	ldr	r1, [r7, #4]
 800b250:	4613      	mov	r3, r2
 800b252:	009b      	lsls	r3, r3, #2
 800b254:	4413      	add	r3, r2
 800b256:	009b      	lsls	r3, r3, #2
 800b258:	440b      	add	r3, r1
 800b25a:	3324      	adds	r3, #36	@ 0x24
 800b25c:	881b      	ldrh	r3, [r3, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d117      	bne.n	800b292 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b262:	6839      	ldr	r1, [r7, #0]
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 fbda 	bl	800ba1e <USBD_CtlError>
                  break;
 800b26a:	e054      	b.n	800b316 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b26c:	7bbb      	ldrb	r3, [r7, #14]
 800b26e:	f003 020f 	and.w	r2, r3, #15
 800b272:	6879      	ldr	r1, [r7, #4]
 800b274:	4613      	mov	r3, r2
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	4413      	add	r3, r2
 800b27a:	009b      	lsls	r3, r3, #2
 800b27c:	440b      	add	r3, r1
 800b27e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b282:	881b      	ldrh	r3, [r3, #0]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d104      	bne.n	800b292 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b288:	6839      	ldr	r1, [r7, #0]
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 fbc7 	bl	800ba1e <USBD_CtlError>
                  break;
 800b290:	e041      	b.n	800b316 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b292:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b296:	2b00      	cmp	r3, #0
 800b298:	da0b      	bge.n	800b2b2 <USBD_StdEPReq+0x2b2>
 800b29a:	7bbb      	ldrb	r3, [r7, #14]
 800b29c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2a0:	4613      	mov	r3, r2
 800b2a2:	009b      	lsls	r3, r3, #2
 800b2a4:	4413      	add	r3, r2
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	3310      	adds	r3, #16
 800b2aa:	687a      	ldr	r2, [r7, #4]
 800b2ac:	4413      	add	r3, r2
 800b2ae:	3304      	adds	r3, #4
 800b2b0:	e00b      	b.n	800b2ca <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b2b2:	7bbb      	ldrb	r3, [r7, #14]
 800b2b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4413      	add	r3, r2
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b2c4:	687a      	ldr	r2, [r7, #4]
 800b2c6:	4413      	add	r3, r2
 800b2c8:	3304      	adds	r3, #4
 800b2ca:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b2cc:	7bbb      	ldrb	r3, [r7, #14]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d002      	beq.n	800b2d8 <USBD_StdEPReq+0x2d8>
 800b2d2:	7bbb      	ldrb	r3, [r7, #14]
 800b2d4:	2b80      	cmp	r3, #128	@ 0x80
 800b2d6:	d103      	bne.n	800b2e0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	601a      	str	r2, [r3, #0]
 800b2de:	e00e      	b.n	800b2fe <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b2e0:	7bbb      	ldrb	r3, [r7, #14]
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f001 f99d 	bl	800c624 <USBD_LL_IsStallEP>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d003      	beq.n	800b2f8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	601a      	str	r2, [r3, #0]
 800b2f6:	e002      	b.n	800b2fe <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	2202      	movs	r2, #2
 800b302:	4619      	mov	r1, r3
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 fbfb 	bl	800bb00 <USBD_CtlSendData>
              break;
 800b30a:	e004      	b.n	800b316 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b30c:	6839      	ldr	r1, [r7, #0]
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 fb85 	bl	800ba1e <USBD_CtlError>
              break;
 800b314:	bf00      	nop
          }
          break;
 800b316:	e004      	b.n	800b322 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b318:	6839      	ldr	r1, [r7, #0]
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 fb7f 	bl	800ba1e <USBD_CtlError>
          break;
 800b320:	bf00      	nop
      }
      break;
 800b322:	e005      	b.n	800b330 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b324:	6839      	ldr	r1, [r7, #0]
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 fb79 	bl	800ba1e <USBD_CtlError>
      break;
 800b32c:	e000      	b.n	800b330 <USBD_StdEPReq+0x330>
      break;
 800b32e:	bf00      	nop
  }

  return ret;
 800b330:	7bfb      	ldrb	r3, [r7, #15]
}
 800b332:	4618      	mov	r0, r3
 800b334:	3710      	adds	r7, #16
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}
	...

0800b33c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b084      	sub	sp, #16
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b346:	2300      	movs	r3, #0
 800b348:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b34a:	2300      	movs	r3, #0
 800b34c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b34e:	2300      	movs	r3, #0
 800b350:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	885b      	ldrh	r3, [r3, #2]
 800b356:	0a1b      	lsrs	r3, r3, #8
 800b358:	b29b      	uxth	r3, r3
 800b35a:	3b01      	subs	r3, #1
 800b35c:	2b0e      	cmp	r3, #14
 800b35e:	f200 8152 	bhi.w	800b606 <USBD_GetDescriptor+0x2ca>
 800b362:	a201      	add	r2, pc, #4	@ (adr r2, 800b368 <USBD_GetDescriptor+0x2c>)
 800b364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b368:	0800b3d9 	.word	0x0800b3d9
 800b36c:	0800b3f1 	.word	0x0800b3f1
 800b370:	0800b431 	.word	0x0800b431
 800b374:	0800b607 	.word	0x0800b607
 800b378:	0800b607 	.word	0x0800b607
 800b37c:	0800b5a7 	.word	0x0800b5a7
 800b380:	0800b5d3 	.word	0x0800b5d3
 800b384:	0800b607 	.word	0x0800b607
 800b388:	0800b607 	.word	0x0800b607
 800b38c:	0800b607 	.word	0x0800b607
 800b390:	0800b607 	.word	0x0800b607
 800b394:	0800b607 	.word	0x0800b607
 800b398:	0800b607 	.word	0x0800b607
 800b39c:	0800b607 	.word	0x0800b607
 800b3a0:	0800b3a5 	.word	0x0800b3a5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3aa:	69db      	ldr	r3, [r3, #28]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d00b      	beq.n	800b3c8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3b6:	69db      	ldr	r3, [r3, #28]
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	7c12      	ldrb	r2, [r2, #16]
 800b3bc:	f107 0108 	add.w	r1, r7, #8
 800b3c0:	4610      	mov	r0, r2
 800b3c2:	4798      	blx	r3
 800b3c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3c6:	e126      	b.n	800b616 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b3c8:	6839      	ldr	r1, [r7, #0]
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 fb27 	bl	800ba1e <USBD_CtlError>
        err++;
 800b3d0:	7afb      	ldrb	r3, [r7, #11]
 800b3d2:	3301      	adds	r3, #1
 800b3d4:	72fb      	strb	r3, [r7, #11]
      break;
 800b3d6:	e11e      	b.n	800b616 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	687a      	ldr	r2, [r7, #4]
 800b3e2:	7c12      	ldrb	r2, [r2, #16]
 800b3e4:	f107 0108 	add.w	r1, r7, #8
 800b3e8:	4610      	mov	r0, r2
 800b3ea:	4798      	blx	r3
 800b3ec:	60f8      	str	r0, [r7, #12]
      break;
 800b3ee:	e112      	b.n	800b616 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	7c1b      	ldrb	r3, [r3, #16]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d10d      	bne.n	800b414 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b400:	f107 0208 	add.w	r2, r7, #8
 800b404:	4610      	mov	r0, r2
 800b406:	4798      	blx	r3
 800b408:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	3301      	adds	r3, #1
 800b40e:	2202      	movs	r2, #2
 800b410:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b412:	e100      	b.n	800b616 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b41a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b41c:	f107 0208 	add.w	r2, r7, #8
 800b420:	4610      	mov	r0, r2
 800b422:	4798      	blx	r3
 800b424:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	3301      	adds	r3, #1
 800b42a:	2202      	movs	r2, #2
 800b42c:	701a      	strb	r2, [r3, #0]
      break;
 800b42e:	e0f2      	b.n	800b616 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	885b      	ldrh	r3, [r3, #2]
 800b434:	b2db      	uxtb	r3, r3
 800b436:	2b05      	cmp	r3, #5
 800b438:	f200 80ac 	bhi.w	800b594 <USBD_GetDescriptor+0x258>
 800b43c:	a201      	add	r2, pc, #4	@ (adr r2, 800b444 <USBD_GetDescriptor+0x108>)
 800b43e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b442:	bf00      	nop
 800b444:	0800b45d 	.word	0x0800b45d
 800b448:	0800b491 	.word	0x0800b491
 800b44c:	0800b4c5 	.word	0x0800b4c5
 800b450:	0800b4f9 	.word	0x0800b4f9
 800b454:	0800b52d 	.word	0x0800b52d
 800b458:	0800b561 	.word	0x0800b561
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d00b      	beq.n	800b480 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	7c12      	ldrb	r2, [r2, #16]
 800b474:	f107 0108 	add.w	r1, r7, #8
 800b478:	4610      	mov	r0, r2
 800b47a:	4798      	blx	r3
 800b47c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b47e:	e091      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b480:	6839      	ldr	r1, [r7, #0]
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f000 facb 	bl	800ba1e <USBD_CtlError>
            err++;
 800b488:	7afb      	ldrb	r3, [r7, #11]
 800b48a:	3301      	adds	r3, #1
 800b48c:	72fb      	strb	r3, [r7, #11]
          break;
 800b48e:	e089      	b.n	800b5a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b496:	689b      	ldr	r3, [r3, #8]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00b      	beq.n	800b4b4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	7c12      	ldrb	r2, [r2, #16]
 800b4a8:	f107 0108 	add.w	r1, r7, #8
 800b4ac:	4610      	mov	r0, r2
 800b4ae:	4798      	blx	r3
 800b4b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4b2:	e077      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b4b4:	6839      	ldr	r1, [r7, #0]
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 fab1 	bl	800ba1e <USBD_CtlError>
            err++;
 800b4bc:	7afb      	ldrb	r3, [r7, #11]
 800b4be:	3301      	adds	r3, #1
 800b4c0:	72fb      	strb	r3, [r7, #11]
          break;
 800b4c2:	e06f      	b.n	800b5a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d00b      	beq.n	800b4e8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4d6:	68db      	ldr	r3, [r3, #12]
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	7c12      	ldrb	r2, [r2, #16]
 800b4dc:	f107 0108 	add.w	r1, r7, #8
 800b4e0:	4610      	mov	r0, r2
 800b4e2:	4798      	blx	r3
 800b4e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4e6:	e05d      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b4e8:	6839      	ldr	r1, [r7, #0]
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f000 fa97 	bl	800ba1e <USBD_CtlError>
            err++;
 800b4f0:	7afb      	ldrb	r3, [r7, #11]
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	72fb      	strb	r3, [r7, #11]
          break;
 800b4f6:	e055      	b.n	800b5a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4fe:	691b      	ldr	r3, [r3, #16]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d00b      	beq.n	800b51c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b50a:	691b      	ldr	r3, [r3, #16]
 800b50c:	687a      	ldr	r2, [r7, #4]
 800b50e:	7c12      	ldrb	r2, [r2, #16]
 800b510:	f107 0108 	add.w	r1, r7, #8
 800b514:	4610      	mov	r0, r2
 800b516:	4798      	blx	r3
 800b518:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b51a:	e043      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b51c:	6839      	ldr	r1, [r7, #0]
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 fa7d 	bl	800ba1e <USBD_CtlError>
            err++;
 800b524:	7afb      	ldrb	r3, [r7, #11]
 800b526:	3301      	adds	r3, #1
 800b528:	72fb      	strb	r3, [r7, #11]
          break;
 800b52a:	e03b      	b.n	800b5a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b532:	695b      	ldr	r3, [r3, #20]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d00b      	beq.n	800b550 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b53e:	695b      	ldr	r3, [r3, #20]
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	7c12      	ldrb	r2, [r2, #16]
 800b544:	f107 0108 	add.w	r1, r7, #8
 800b548:	4610      	mov	r0, r2
 800b54a:	4798      	blx	r3
 800b54c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b54e:	e029      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b550:	6839      	ldr	r1, [r7, #0]
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f000 fa63 	bl	800ba1e <USBD_CtlError>
            err++;
 800b558:	7afb      	ldrb	r3, [r7, #11]
 800b55a:	3301      	adds	r3, #1
 800b55c:	72fb      	strb	r3, [r7, #11]
          break;
 800b55e:	e021      	b.n	800b5a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b566:	699b      	ldr	r3, [r3, #24]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d00b      	beq.n	800b584 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b572:	699b      	ldr	r3, [r3, #24]
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	7c12      	ldrb	r2, [r2, #16]
 800b578:	f107 0108 	add.w	r1, r7, #8
 800b57c:	4610      	mov	r0, r2
 800b57e:	4798      	blx	r3
 800b580:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b582:	e00f      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b584:	6839      	ldr	r1, [r7, #0]
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 fa49 	bl	800ba1e <USBD_CtlError>
            err++;
 800b58c:	7afb      	ldrb	r3, [r7, #11]
 800b58e:	3301      	adds	r3, #1
 800b590:	72fb      	strb	r3, [r7, #11]
          break;
 800b592:	e007      	b.n	800b5a4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b594:	6839      	ldr	r1, [r7, #0]
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 fa41 	bl	800ba1e <USBD_CtlError>
          err++;
 800b59c:	7afb      	ldrb	r3, [r7, #11]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b5a2:	bf00      	nop
      }
      break;
 800b5a4:	e037      	b.n	800b616 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	7c1b      	ldrb	r3, [r3, #16]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d109      	bne.n	800b5c2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5b6:	f107 0208 	add.w	r2, r7, #8
 800b5ba:	4610      	mov	r0, r2
 800b5bc:	4798      	blx	r3
 800b5be:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5c0:	e029      	b.n	800b616 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b5c2:	6839      	ldr	r1, [r7, #0]
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f000 fa2a 	bl	800ba1e <USBD_CtlError>
        err++;
 800b5ca:	7afb      	ldrb	r3, [r7, #11]
 800b5cc:	3301      	adds	r3, #1
 800b5ce:	72fb      	strb	r3, [r7, #11]
      break;
 800b5d0:	e021      	b.n	800b616 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	7c1b      	ldrb	r3, [r3, #16]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d10d      	bne.n	800b5f6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5e2:	f107 0208 	add.w	r2, r7, #8
 800b5e6:	4610      	mov	r0, r2
 800b5e8:	4798      	blx	r3
 800b5ea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	2207      	movs	r2, #7
 800b5f2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5f4:	e00f      	b.n	800b616 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b5f6:	6839      	ldr	r1, [r7, #0]
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f000 fa10 	bl	800ba1e <USBD_CtlError>
        err++;
 800b5fe:	7afb      	ldrb	r3, [r7, #11]
 800b600:	3301      	adds	r3, #1
 800b602:	72fb      	strb	r3, [r7, #11]
      break;
 800b604:	e007      	b.n	800b616 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b606:	6839      	ldr	r1, [r7, #0]
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f000 fa08 	bl	800ba1e <USBD_CtlError>
      err++;
 800b60e:	7afb      	ldrb	r3, [r7, #11]
 800b610:	3301      	adds	r3, #1
 800b612:	72fb      	strb	r3, [r7, #11]
      break;
 800b614:	bf00      	nop
  }

  if (err != 0U)
 800b616:	7afb      	ldrb	r3, [r7, #11]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d11e      	bne.n	800b65a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	88db      	ldrh	r3, [r3, #6]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d016      	beq.n	800b652 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b624:	893b      	ldrh	r3, [r7, #8]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00e      	beq.n	800b648 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	88da      	ldrh	r2, [r3, #6]
 800b62e:	893b      	ldrh	r3, [r7, #8]
 800b630:	4293      	cmp	r3, r2
 800b632:	bf28      	it	cs
 800b634:	4613      	movcs	r3, r2
 800b636:	b29b      	uxth	r3, r3
 800b638:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b63a:	893b      	ldrh	r3, [r7, #8]
 800b63c:	461a      	mov	r2, r3
 800b63e:	68f9      	ldr	r1, [r7, #12]
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 fa5d 	bl	800bb00 <USBD_CtlSendData>
 800b646:	e009      	b.n	800b65c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b648:	6839      	ldr	r1, [r7, #0]
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f000 f9e7 	bl	800ba1e <USBD_CtlError>
 800b650:	e004      	b.n	800b65c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 faae 	bl	800bbb4 <USBD_CtlSendStatus>
 800b658:	e000      	b.n	800b65c <USBD_GetDescriptor+0x320>
    return;
 800b65a:	bf00      	nop
  }
}
 800b65c:	3710      	adds	r7, #16
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop

0800b664 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
 800b66c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	889b      	ldrh	r3, [r3, #4]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d131      	bne.n	800b6da <USBD_SetAddress+0x76>
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	88db      	ldrh	r3, [r3, #6]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d12d      	bne.n	800b6da <USBD_SetAddress+0x76>
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	885b      	ldrh	r3, [r3, #2]
 800b682:	2b7f      	cmp	r3, #127	@ 0x7f
 800b684:	d829      	bhi.n	800b6da <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	885b      	ldrh	r3, [r3, #2]
 800b68a:	b2db      	uxtb	r3, r3
 800b68c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b690:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	2b03      	cmp	r3, #3
 800b69c:	d104      	bne.n	800b6a8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b69e:	6839      	ldr	r1, [r7, #0]
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	f000 f9bc 	bl	800ba1e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6a6:	e01d      	b.n	800b6e4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	7bfa      	ldrb	r2, [r7, #15]
 800b6ac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b6b0:	7bfb      	ldrb	r3, [r7, #15]
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 ffe1 	bl	800c67c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 fa7a 	bl	800bbb4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b6c0:	7bfb      	ldrb	r3, [r7, #15]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d004      	beq.n	800b6d0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2202      	movs	r2, #2
 800b6ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6ce:	e009      	b.n	800b6e4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6d8:	e004      	b.n	800b6e4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b6da:	6839      	ldr	r1, [r7, #0]
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f000 f99e 	bl	800ba1e <USBD_CtlError>
  }
}
 800b6e2:	bf00      	nop
 800b6e4:	bf00      	nop
 800b6e6:	3710      	adds	r7, #16
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bd80      	pop	{r7, pc}

0800b6ec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	885b      	ldrh	r3, [r3, #2]
 800b6fe:	b2da      	uxtb	r2, r3
 800b700:	4b4e      	ldr	r3, [pc, #312]	@ (800b83c <USBD_SetConfig+0x150>)
 800b702:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b704:	4b4d      	ldr	r3, [pc, #308]	@ (800b83c <USBD_SetConfig+0x150>)
 800b706:	781b      	ldrb	r3, [r3, #0]
 800b708:	2b01      	cmp	r3, #1
 800b70a:	d905      	bls.n	800b718 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b70c:	6839      	ldr	r1, [r7, #0]
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 f985 	bl	800ba1e <USBD_CtlError>
    return USBD_FAIL;
 800b714:	2303      	movs	r3, #3
 800b716:	e08c      	b.n	800b832 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	2b02      	cmp	r3, #2
 800b722:	d002      	beq.n	800b72a <USBD_SetConfig+0x3e>
 800b724:	2b03      	cmp	r3, #3
 800b726:	d029      	beq.n	800b77c <USBD_SetConfig+0x90>
 800b728:	e075      	b.n	800b816 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b72a:	4b44      	ldr	r3, [pc, #272]	@ (800b83c <USBD_SetConfig+0x150>)
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d020      	beq.n	800b774 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b732:	4b42      	ldr	r3, [pc, #264]	@ (800b83c <USBD_SetConfig+0x150>)
 800b734:	781b      	ldrb	r3, [r3, #0]
 800b736:	461a      	mov	r2, r3
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b73c:	4b3f      	ldr	r3, [pc, #252]	@ (800b83c <USBD_SetConfig+0x150>)
 800b73e:	781b      	ldrb	r3, [r3, #0]
 800b740:	4619      	mov	r1, r3
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f7fe ffb9 	bl	800a6ba <USBD_SetClassConfig>
 800b748:	4603      	mov	r3, r0
 800b74a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d008      	beq.n	800b764 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b752:	6839      	ldr	r1, [r7, #0]
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f000 f962 	bl	800ba1e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2202      	movs	r2, #2
 800b75e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b762:	e065      	b.n	800b830 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 fa25 	bl	800bbb4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2203      	movs	r2, #3
 800b76e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b772:	e05d      	b.n	800b830 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f000 fa1d 	bl	800bbb4 <USBD_CtlSendStatus>
      break;
 800b77a:	e059      	b.n	800b830 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b77c:	4b2f      	ldr	r3, [pc, #188]	@ (800b83c <USBD_SetConfig+0x150>)
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d112      	bne.n	800b7aa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2202      	movs	r2, #2
 800b788:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b78c:	4b2b      	ldr	r3, [pc, #172]	@ (800b83c <USBD_SetConfig+0x150>)
 800b78e:	781b      	ldrb	r3, [r3, #0]
 800b790:	461a      	mov	r2, r3
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b796:	4b29      	ldr	r3, [pc, #164]	@ (800b83c <USBD_SetConfig+0x150>)
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	4619      	mov	r1, r3
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f7fe ffa8 	bl	800a6f2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 fa06 	bl	800bbb4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b7a8:	e042      	b.n	800b830 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b7aa:	4b24      	ldr	r3, [pc, #144]	@ (800b83c <USBD_SetConfig+0x150>)
 800b7ac:	781b      	ldrb	r3, [r3, #0]
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d02a      	beq.n	800b80e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	b2db      	uxtb	r3, r3
 800b7be:	4619      	mov	r1, r3
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f7fe ff96 	bl	800a6f2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b7c6:	4b1d      	ldr	r3, [pc, #116]	@ (800b83c <USBD_SetConfig+0x150>)
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b7d0:	4b1a      	ldr	r3, [pc, #104]	@ (800b83c <USBD_SetConfig+0x150>)
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f7fe ff6f 	bl	800a6ba <USBD_SetClassConfig>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b7e0:	7bfb      	ldrb	r3, [r7, #15]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00f      	beq.n	800b806 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b7e6:	6839      	ldr	r1, [r7, #0]
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 f918 	bl	800ba1e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f7fe ff7b 	bl	800a6f2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2202      	movs	r2, #2
 800b800:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b804:	e014      	b.n	800b830 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f000 f9d4 	bl	800bbb4 <USBD_CtlSendStatus>
      break;
 800b80c:	e010      	b.n	800b830 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f000 f9d0 	bl	800bbb4 <USBD_CtlSendStatus>
      break;
 800b814:	e00c      	b.n	800b830 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b816:	6839      	ldr	r1, [r7, #0]
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f000 f900 	bl	800ba1e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b81e:	4b07      	ldr	r3, [pc, #28]	@ (800b83c <USBD_SetConfig+0x150>)
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	4619      	mov	r1, r3
 800b824:	6878      	ldr	r0, [r7, #4]
 800b826:	f7fe ff64 	bl	800a6f2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b82a:	2303      	movs	r3, #3
 800b82c:	73fb      	strb	r3, [r7, #15]
      break;
 800b82e:	bf00      	nop
  }

  return ret;
 800b830:	7bfb      	ldrb	r3, [r7, #15]
}
 800b832:	4618      	mov	r0, r3
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
 800b83a:	bf00      	nop
 800b83c:	2000a624 	.word	0x2000a624

0800b840 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	88db      	ldrh	r3, [r3, #6]
 800b84e:	2b01      	cmp	r3, #1
 800b850:	d004      	beq.n	800b85c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b852:	6839      	ldr	r1, [r7, #0]
 800b854:	6878      	ldr	r0, [r7, #4]
 800b856:	f000 f8e2 	bl	800ba1e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b85a:	e023      	b.n	800b8a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b862:	b2db      	uxtb	r3, r3
 800b864:	2b02      	cmp	r3, #2
 800b866:	dc02      	bgt.n	800b86e <USBD_GetConfig+0x2e>
 800b868:	2b00      	cmp	r3, #0
 800b86a:	dc03      	bgt.n	800b874 <USBD_GetConfig+0x34>
 800b86c:	e015      	b.n	800b89a <USBD_GetConfig+0x5a>
 800b86e:	2b03      	cmp	r3, #3
 800b870:	d00b      	beq.n	800b88a <USBD_GetConfig+0x4a>
 800b872:	e012      	b.n	800b89a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	3308      	adds	r3, #8
 800b87e:	2201      	movs	r2, #1
 800b880:	4619      	mov	r1, r3
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f000 f93c 	bl	800bb00 <USBD_CtlSendData>
        break;
 800b888:	e00c      	b.n	800b8a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	3304      	adds	r3, #4
 800b88e:	2201      	movs	r2, #1
 800b890:	4619      	mov	r1, r3
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 f934 	bl	800bb00 <USBD_CtlSendData>
        break;
 800b898:	e004      	b.n	800b8a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b89a:	6839      	ldr	r1, [r7, #0]
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f000 f8be 	bl	800ba1e <USBD_CtlError>
        break;
 800b8a2:	bf00      	nop
}
 800b8a4:	bf00      	nop
 800b8a6:	3708      	adds	r7, #8
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}

0800b8ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b082      	sub	sp, #8
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
 800b8b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8bc:	b2db      	uxtb	r3, r3
 800b8be:	3b01      	subs	r3, #1
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d81e      	bhi.n	800b902 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	88db      	ldrh	r3, [r3, #6]
 800b8c8:	2b02      	cmp	r3, #2
 800b8ca:	d004      	beq.n	800b8d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b8cc:	6839      	ldr	r1, [r7, #0]
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f8a5 	bl	800ba1e <USBD_CtlError>
        break;
 800b8d4:	e01a      	b.n	800b90c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d005      	beq.n	800b8f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	68db      	ldr	r3, [r3, #12]
 800b8ea:	f043 0202 	orr.w	r2, r3, #2
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	330c      	adds	r3, #12
 800b8f6:	2202      	movs	r2, #2
 800b8f8:	4619      	mov	r1, r3
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	f000 f900 	bl	800bb00 <USBD_CtlSendData>
      break;
 800b900:	e004      	b.n	800b90c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b902:	6839      	ldr	r1, [r7, #0]
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f000 f88a 	bl	800ba1e <USBD_CtlError>
      break;
 800b90a:	bf00      	nop
  }
}
 800b90c:	bf00      	nop
 800b90e:	3708      	adds	r7, #8
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b082      	sub	sp, #8
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	885b      	ldrh	r3, [r3, #2]
 800b922:	2b01      	cmp	r3, #1
 800b924:	d107      	bne.n	800b936 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f000 f940 	bl	800bbb4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b934:	e013      	b.n	800b95e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	885b      	ldrh	r3, [r3, #2]
 800b93a:	2b02      	cmp	r3, #2
 800b93c:	d10b      	bne.n	800b956 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	889b      	ldrh	r3, [r3, #4]
 800b942:	0a1b      	lsrs	r3, r3, #8
 800b944:	b29b      	uxth	r3, r3
 800b946:	b2da      	uxtb	r2, r3
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 f930 	bl	800bbb4 <USBD_CtlSendStatus>
}
 800b954:	e003      	b.n	800b95e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b956:	6839      	ldr	r1, [r7, #0]
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 f860 	bl	800ba1e <USBD_CtlError>
}
 800b95e:	bf00      	nop
 800b960:	3708      	adds	r7, #8
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}

0800b966 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b966:	b580      	push	{r7, lr}
 800b968:	b082      	sub	sp, #8
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	6078      	str	r0, [r7, #4]
 800b96e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b976:	b2db      	uxtb	r3, r3
 800b978:	3b01      	subs	r3, #1
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d80b      	bhi.n	800b996 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	885b      	ldrh	r3, [r3, #2]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d10c      	bne.n	800b9a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2200      	movs	r2, #0
 800b98a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f000 f910 	bl	800bbb4 <USBD_CtlSendStatus>
      }
      break;
 800b994:	e004      	b.n	800b9a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b996:	6839      	ldr	r1, [r7, #0]
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 f840 	bl	800ba1e <USBD_CtlError>
      break;
 800b99e:	e000      	b.n	800b9a2 <USBD_ClrFeature+0x3c>
      break;
 800b9a0:	bf00      	nop
  }
}
 800b9a2:	bf00      	nop
 800b9a4:	3708      	adds	r7, #8
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}

0800b9aa <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b9aa:	b580      	push	{r7, lr}
 800b9ac:	b084      	sub	sp, #16
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
 800b9b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	781a      	ldrb	r2, [r3, #0]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	781a      	ldrb	r2, [r3, #0]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b9d4:	68f8      	ldr	r0, [r7, #12]
 800b9d6:	f7ff fa16 	bl	800ae06 <SWAPBYTE>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	461a      	mov	r2, r3
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	3301      	adds	r3, #1
 800b9e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b9ee:	68f8      	ldr	r0, [r7, #12]
 800b9f0:	f7ff fa09 	bl	800ae06 <SWAPBYTE>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	461a      	mov	r2, r3
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	3301      	adds	r3, #1
 800ba00:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	3301      	adds	r3, #1
 800ba06:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ba08:	68f8      	ldr	r0, [r7, #12]
 800ba0a:	f7ff f9fc 	bl	800ae06 <SWAPBYTE>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	461a      	mov	r2, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	80da      	strh	r2, [r3, #6]
}
 800ba16:	bf00      	nop
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b082      	sub	sp, #8
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	6078      	str	r0, [r7, #4]
 800ba26:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba28:	2180      	movs	r1, #128	@ 0x80
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f000 fd8e 	bl	800c54c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ba30:	2100      	movs	r1, #0
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 fd8a 	bl	800c54c <USBD_LL_StallEP>
}
 800ba38:	bf00      	nop
 800ba3a:	3708      	adds	r7, #8
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b086      	sub	sp, #24
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	60f8      	str	r0, [r7, #12]
 800ba48:	60b9      	str	r1, [r7, #8]
 800ba4a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d036      	beq.n	800bac4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ba5a:	6938      	ldr	r0, [r7, #16]
 800ba5c:	f000 f836 	bl	800bacc <USBD_GetLen>
 800ba60:	4603      	mov	r3, r0
 800ba62:	3301      	adds	r3, #1
 800ba64:	b29b      	uxth	r3, r3
 800ba66:	005b      	lsls	r3, r3, #1
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ba6e:	7dfb      	ldrb	r3, [r7, #23]
 800ba70:	68ba      	ldr	r2, [r7, #8]
 800ba72:	4413      	add	r3, r2
 800ba74:	687a      	ldr	r2, [r7, #4]
 800ba76:	7812      	ldrb	r2, [r2, #0]
 800ba78:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba7a:	7dfb      	ldrb	r3, [r7, #23]
 800ba7c:	3301      	adds	r3, #1
 800ba7e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ba80:	7dfb      	ldrb	r3, [r7, #23]
 800ba82:	68ba      	ldr	r2, [r7, #8]
 800ba84:	4413      	add	r3, r2
 800ba86:	2203      	movs	r2, #3
 800ba88:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba8a:	7dfb      	ldrb	r3, [r7, #23]
 800ba8c:	3301      	adds	r3, #1
 800ba8e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ba90:	e013      	b.n	800baba <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ba92:	7dfb      	ldrb	r3, [r7, #23]
 800ba94:	68ba      	ldr	r2, [r7, #8]
 800ba96:	4413      	add	r3, r2
 800ba98:	693a      	ldr	r2, [r7, #16]
 800ba9a:	7812      	ldrb	r2, [r2, #0]
 800ba9c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	3301      	adds	r3, #1
 800baa2:	613b      	str	r3, [r7, #16]
    idx++;
 800baa4:	7dfb      	ldrb	r3, [r7, #23]
 800baa6:	3301      	adds	r3, #1
 800baa8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800baaa:	7dfb      	ldrb	r3, [r7, #23]
 800baac:	68ba      	ldr	r2, [r7, #8]
 800baae:	4413      	add	r3, r2
 800bab0:	2200      	movs	r2, #0
 800bab2:	701a      	strb	r2, [r3, #0]
    idx++;
 800bab4:	7dfb      	ldrb	r3, [r7, #23]
 800bab6:	3301      	adds	r3, #1
 800bab8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1e7      	bne.n	800ba92 <USBD_GetString+0x52>
 800bac2:	e000      	b.n	800bac6 <USBD_GetString+0x86>
    return;
 800bac4:	bf00      	nop
  }
}
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}

0800bacc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bad4:	2300      	movs	r3, #0
 800bad6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800badc:	e005      	b.n	800baea <USBD_GetLen+0x1e>
  {
    len++;
 800bade:	7bfb      	ldrb	r3, [r7, #15]
 800bae0:	3301      	adds	r3, #1
 800bae2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	3301      	adds	r3, #1
 800bae8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1f5      	bne.n	800bade <USBD_GetLen+0x12>
  }

  return len;
 800baf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3714      	adds	r7, #20
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr

0800bb00 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b084      	sub	sp, #16
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2202      	movs	r2, #2
 800bb10:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	687a      	ldr	r2, [r7, #4]
 800bb18:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	687a      	ldr	r2, [r7, #4]
 800bb1e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	68ba      	ldr	r2, [r7, #8]
 800bb24:	2100      	movs	r1, #0
 800bb26:	68f8      	ldr	r0, [r7, #12]
 800bb28:	f000 fdde 	bl	800c6e8 <USBD_LL_Transmit>

  return USBD_OK;
 800bb2c:	2300      	movs	r3, #0
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bb36:	b580      	push	{r7, lr}
 800bb38:	b084      	sub	sp, #16
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	60f8      	str	r0, [r7, #12]
 800bb3e:	60b9      	str	r1, [r7, #8]
 800bb40:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	68ba      	ldr	r2, [r7, #8]
 800bb46:	2100      	movs	r1, #0
 800bb48:	68f8      	ldr	r0, [r7, #12]
 800bb4a:	f000 fdcd 	bl	800c6e8 <USBD_LL_Transmit>

  return USBD_OK;
 800bb4e:	2300      	movs	r3, #0
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3710      	adds	r7, #16
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}

0800bb58 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b084      	sub	sp, #16
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	60b9      	str	r1, [r7, #8]
 800bb62:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	2203      	movs	r2, #3
 800bb68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	68ba      	ldr	r2, [r7, #8]
 800bb80:	2100      	movs	r1, #0
 800bb82:	68f8      	ldr	r0, [r7, #12]
 800bb84:	f000 fde8 	bl	800c758 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb88:	2300      	movs	r3, #0
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	3710      	adds	r7, #16
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}

0800bb92 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bb92:	b580      	push	{r7, lr}
 800bb94:	b084      	sub	sp, #16
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	60f8      	str	r0, [r7, #12]
 800bb9a:	60b9      	str	r1, [r7, #8]
 800bb9c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	68ba      	ldr	r2, [r7, #8]
 800bba2:	2100      	movs	r1, #0
 800bba4:	68f8      	ldr	r0, [r7, #12]
 800bba6:	f000 fdd7 	bl	800c758 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bbaa:	2300      	movs	r3, #0
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3710      	adds	r7, #16
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2204      	movs	r2, #4
 800bbc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	2100      	movs	r1, #0
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f000 fd8c 	bl	800c6e8 <USBD_LL_Transmit>

  return USBD_OK;
 800bbd0:	2300      	movs	r3, #0
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3708      	adds	r7, #8
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b082      	sub	sp, #8
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2205      	movs	r2, #5
 800bbe6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bbea:	2300      	movs	r3, #0
 800bbec:	2200      	movs	r2, #0
 800bbee:	2100      	movs	r1, #0
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f000 fdb1 	bl	800c758 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3708      	adds	r7, #8
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bc04:	2200      	movs	r2, #0
 800bc06:	4912      	ldr	r1, [pc, #72]	@ (800bc50 <MX_USB_DEVICE_Init+0x50>)
 800bc08:	4812      	ldr	r0, [pc, #72]	@ (800bc54 <MX_USB_DEVICE_Init+0x54>)
 800bc0a:	f7fe fcd9 	bl	800a5c0 <USBD_Init>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d001      	beq.n	800bc18 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bc14:	f7f5 f981 	bl	8000f1a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bc18:	490f      	ldr	r1, [pc, #60]	@ (800bc58 <MX_USB_DEVICE_Init+0x58>)
 800bc1a:	480e      	ldr	r0, [pc, #56]	@ (800bc54 <MX_USB_DEVICE_Init+0x54>)
 800bc1c:	f7fe fd00 	bl	800a620 <USBD_RegisterClass>
 800bc20:	4603      	mov	r3, r0
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d001      	beq.n	800bc2a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bc26:	f7f5 f978 	bl	8000f1a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bc2a:	490c      	ldr	r1, [pc, #48]	@ (800bc5c <MX_USB_DEVICE_Init+0x5c>)
 800bc2c:	4809      	ldr	r0, [pc, #36]	@ (800bc54 <MX_USB_DEVICE_Init+0x54>)
 800bc2e:	f7fe fbf7 	bl	800a420 <USBD_CDC_RegisterInterface>
 800bc32:	4603      	mov	r3, r0
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d001      	beq.n	800bc3c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bc38:	f7f5 f96f 	bl	8000f1a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bc3c:	4805      	ldr	r0, [pc, #20]	@ (800bc54 <MX_USB_DEVICE_Init+0x54>)
 800bc3e:	f7fe fd25 	bl	800a68c <USBD_Start>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d001      	beq.n	800bc4c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bc48:	f7f5 f967 	bl	8000f1a <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bc4c:	bf00      	nop
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	200000ac 	.word	0x200000ac
 800bc54:	2000a628 	.word	0x2000a628
 800bc58:	20000018 	.word	0x20000018
 800bc5c:	20000098 	.word	0x20000098

0800bc60 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bc64:	2200      	movs	r2, #0
 800bc66:	4905      	ldr	r1, [pc, #20]	@ (800bc7c <CDC_Init_FS+0x1c>)
 800bc68:	4805      	ldr	r0, [pc, #20]	@ (800bc80 <CDC_Init_FS+0x20>)
 800bc6a:	f7fe fbf3 	bl	800a454 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bc6e:	4905      	ldr	r1, [pc, #20]	@ (800bc84 <CDC_Init_FS+0x24>)
 800bc70:	4803      	ldr	r0, [pc, #12]	@ (800bc80 <CDC_Init_FS+0x20>)
 800bc72:	f7fe fc11 	bl	800a498 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bc76:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	bd80      	pop	{r7, pc}
 800bc7c:	2000b104 	.word	0x2000b104
 800bc80:	2000a628 	.word	0x2000a628
 800bc84:	2000a904 	.word	0x2000a904

0800bc88 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bc8c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	46bd      	mov	sp, r7
 800bc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc96:	4770      	bx	lr

0800bc98 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bc98:	b480      	push	{r7}
 800bc9a:	b083      	sub	sp, #12
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	4603      	mov	r3, r0
 800bca0:	6039      	str	r1, [r7, #0]
 800bca2:	71fb      	strb	r3, [r7, #7]
 800bca4:	4613      	mov	r3, r2
 800bca6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bca8:	79fb      	ldrb	r3, [r7, #7]
 800bcaa:	2b23      	cmp	r3, #35	@ 0x23
 800bcac:	d84a      	bhi.n	800bd44 <CDC_Control_FS+0xac>
 800bcae:	a201      	add	r2, pc, #4	@ (adr r2, 800bcb4 <CDC_Control_FS+0x1c>)
 800bcb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcb4:	0800bd45 	.word	0x0800bd45
 800bcb8:	0800bd45 	.word	0x0800bd45
 800bcbc:	0800bd45 	.word	0x0800bd45
 800bcc0:	0800bd45 	.word	0x0800bd45
 800bcc4:	0800bd45 	.word	0x0800bd45
 800bcc8:	0800bd45 	.word	0x0800bd45
 800bccc:	0800bd45 	.word	0x0800bd45
 800bcd0:	0800bd45 	.word	0x0800bd45
 800bcd4:	0800bd45 	.word	0x0800bd45
 800bcd8:	0800bd45 	.word	0x0800bd45
 800bcdc:	0800bd45 	.word	0x0800bd45
 800bce0:	0800bd45 	.word	0x0800bd45
 800bce4:	0800bd45 	.word	0x0800bd45
 800bce8:	0800bd45 	.word	0x0800bd45
 800bcec:	0800bd45 	.word	0x0800bd45
 800bcf0:	0800bd45 	.word	0x0800bd45
 800bcf4:	0800bd45 	.word	0x0800bd45
 800bcf8:	0800bd45 	.word	0x0800bd45
 800bcfc:	0800bd45 	.word	0x0800bd45
 800bd00:	0800bd45 	.word	0x0800bd45
 800bd04:	0800bd45 	.word	0x0800bd45
 800bd08:	0800bd45 	.word	0x0800bd45
 800bd0c:	0800bd45 	.word	0x0800bd45
 800bd10:	0800bd45 	.word	0x0800bd45
 800bd14:	0800bd45 	.word	0x0800bd45
 800bd18:	0800bd45 	.word	0x0800bd45
 800bd1c:	0800bd45 	.word	0x0800bd45
 800bd20:	0800bd45 	.word	0x0800bd45
 800bd24:	0800bd45 	.word	0x0800bd45
 800bd28:	0800bd45 	.word	0x0800bd45
 800bd2c:	0800bd45 	.word	0x0800bd45
 800bd30:	0800bd45 	.word	0x0800bd45
 800bd34:	0800bd45 	.word	0x0800bd45
 800bd38:	0800bd45 	.word	0x0800bd45
 800bd3c:	0800bd45 	.word	0x0800bd45
 800bd40:	0800bd45 	.word	0x0800bd45
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bd44:	bf00      	nop
  }

  return (USBD_OK);
 800bd46:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	370c      	adds	r7, #12
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr

0800bd54 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bd5e:	6879      	ldr	r1, [r7, #4]
 800bd60:	4808      	ldr	r0, [pc, #32]	@ (800bd84 <CDC_Receive_FS+0x30>)
 800bd62:	f7fe fb99 	bl	800a498 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bd66:	4807      	ldr	r0, [pc, #28]	@ (800bd84 <CDC_Receive_FS+0x30>)
 800bd68:	f7fe fbf4 	bl	800a554 <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); //funkce v main.c
  USB_My_Receive(Buf, *Len);
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4619      	mov	r1, r3
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f7f4 feb0 	bl	8000ad8 <USB_My_Receive>

  return (USBD_OK);
 800bd78:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3708      	adds	r7, #8
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}
 800bd82:	bf00      	nop
 800bd84:	2000a628 	.word	0x2000a628

0800bd88 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	460b      	mov	r3, r1
 800bd92:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800bd94:	2300      	movs	r3, #0
 800bd96:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bd98:	4b0d      	ldr	r3, [pc, #52]	@ (800bdd0 <CDC_Transmit_FS+0x48>)
 800bd9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd9e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d001      	beq.n	800bdae <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800bdaa:	2301      	movs	r3, #1
 800bdac:	e00b      	b.n	800bdc6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bdae:	887b      	ldrh	r3, [r7, #2]
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	6879      	ldr	r1, [r7, #4]
 800bdb4:	4806      	ldr	r0, [pc, #24]	@ (800bdd0 <CDC_Transmit_FS+0x48>)
 800bdb6:	f7fe fb4d 	bl	800a454 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bdba:	4805      	ldr	r0, [pc, #20]	@ (800bdd0 <CDC_Transmit_FS+0x48>)
 800bdbc:	f7fe fb8a 	bl	800a4d4 <USBD_CDC_TransmitPacket>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800bdc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3710      	adds	r7, #16
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	bf00      	nop
 800bdd0:	2000a628 	.word	0x2000a628

0800bdd4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b087      	sub	sp, #28
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	60f8      	str	r0, [r7, #12]
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	4613      	mov	r3, r2
 800bde0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bde2:	2300      	movs	r3, #0
 800bde4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bde6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	371c      	adds	r7, #28
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf4:	4770      	bx	lr
	...

0800bdf8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	4603      	mov	r3, r0
 800be00:	6039      	str	r1, [r7, #0]
 800be02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	2212      	movs	r2, #18
 800be08:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800be0a:	4b03      	ldr	r3, [pc, #12]	@ (800be18 <USBD_FS_DeviceDescriptor+0x20>)
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	370c      	adds	r7, #12
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr
 800be18:	200000cc 	.word	0x200000cc

0800be1c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b083      	sub	sp, #12
 800be20:	af00      	add	r7, sp, #0
 800be22:	4603      	mov	r3, r0
 800be24:	6039      	str	r1, [r7, #0]
 800be26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	2204      	movs	r2, #4
 800be2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800be2e:	4b03      	ldr	r3, [pc, #12]	@ (800be3c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800be30:	4618      	mov	r0, r3
 800be32:	370c      	adds	r7, #12
 800be34:	46bd      	mov	sp, r7
 800be36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3a:	4770      	bx	lr
 800be3c:	200000ec 	.word	0x200000ec

0800be40 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b082      	sub	sp, #8
 800be44:	af00      	add	r7, sp, #0
 800be46:	4603      	mov	r3, r0
 800be48:	6039      	str	r1, [r7, #0]
 800be4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800be4c:	79fb      	ldrb	r3, [r7, #7]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d105      	bne.n	800be5e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800be52:	683a      	ldr	r2, [r7, #0]
 800be54:	4907      	ldr	r1, [pc, #28]	@ (800be74 <USBD_FS_ProductStrDescriptor+0x34>)
 800be56:	4808      	ldr	r0, [pc, #32]	@ (800be78 <USBD_FS_ProductStrDescriptor+0x38>)
 800be58:	f7ff fdf2 	bl	800ba40 <USBD_GetString>
 800be5c:	e004      	b.n	800be68 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800be5e:	683a      	ldr	r2, [r7, #0]
 800be60:	4904      	ldr	r1, [pc, #16]	@ (800be74 <USBD_FS_ProductStrDescriptor+0x34>)
 800be62:	4805      	ldr	r0, [pc, #20]	@ (800be78 <USBD_FS_ProductStrDescriptor+0x38>)
 800be64:	f7ff fdec 	bl	800ba40 <USBD_GetString>
  }
  return USBD_StrDesc;
 800be68:	4b02      	ldr	r3, [pc, #8]	@ (800be74 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3708      	adds	r7, #8
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}
 800be72:	bf00      	nop
 800be74:	2000b904 	.word	0x2000b904
 800be78:	0800c954 	.word	0x0800c954

0800be7c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b082      	sub	sp, #8
 800be80:	af00      	add	r7, sp, #0
 800be82:	4603      	mov	r3, r0
 800be84:	6039      	str	r1, [r7, #0]
 800be86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800be88:	683a      	ldr	r2, [r7, #0]
 800be8a:	4904      	ldr	r1, [pc, #16]	@ (800be9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800be8c:	4804      	ldr	r0, [pc, #16]	@ (800bea0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800be8e:	f7ff fdd7 	bl	800ba40 <USBD_GetString>
  return USBD_StrDesc;
 800be92:	4b02      	ldr	r3, [pc, #8]	@ (800be9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800be94:	4618      	mov	r0, r3
 800be96:	3708      	adds	r7, #8
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}
 800be9c:	2000b904 	.word	0x2000b904
 800bea0:	0800c96c 	.word	0x0800c96c

0800bea4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b082      	sub	sp, #8
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	4603      	mov	r3, r0
 800beac:	6039      	str	r1, [r7, #0]
 800beae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	221a      	movs	r2, #26
 800beb4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800beb6:	f000 f855 	bl	800bf64 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800beba:	4b02      	ldr	r3, [pc, #8]	@ (800bec4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3708      	adds	r7, #8
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}
 800bec4:	200000f0 	.word	0x200000f0

0800bec8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	4603      	mov	r3, r0
 800bed0:	6039      	str	r1, [r7, #0]
 800bed2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bed4:	79fb      	ldrb	r3, [r7, #7]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d105      	bne.n	800bee6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800beda:	683a      	ldr	r2, [r7, #0]
 800bedc:	4907      	ldr	r1, [pc, #28]	@ (800befc <USBD_FS_ConfigStrDescriptor+0x34>)
 800bede:	4808      	ldr	r0, [pc, #32]	@ (800bf00 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bee0:	f7ff fdae 	bl	800ba40 <USBD_GetString>
 800bee4:	e004      	b.n	800bef0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bee6:	683a      	ldr	r2, [r7, #0]
 800bee8:	4904      	ldr	r1, [pc, #16]	@ (800befc <USBD_FS_ConfigStrDescriptor+0x34>)
 800beea:	4805      	ldr	r0, [pc, #20]	@ (800bf00 <USBD_FS_ConfigStrDescriptor+0x38>)
 800beec:	f7ff fda8 	bl	800ba40 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bef0:	4b02      	ldr	r3, [pc, #8]	@ (800befc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bef2:	4618      	mov	r0, r3
 800bef4:	3708      	adds	r7, #8
 800bef6:	46bd      	mov	sp, r7
 800bef8:	bd80      	pop	{r7, pc}
 800befa:	bf00      	nop
 800befc:	2000b904 	.word	0x2000b904
 800bf00:	0800c980 	.word	0x0800c980

0800bf04 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	6039      	str	r1, [r7, #0]
 800bf0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bf10:	79fb      	ldrb	r3, [r7, #7]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d105      	bne.n	800bf22 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf16:	683a      	ldr	r2, [r7, #0]
 800bf18:	4907      	ldr	r1, [pc, #28]	@ (800bf38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bf1a:	4808      	ldr	r0, [pc, #32]	@ (800bf3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bf1c:	f7ff fd90 	bl	800ba40 <USBD_GetString>
 800bf20:	e004      	b.n	800bf2c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf22:	683a      	ldr	r2, [r7, #0]
 800bf24:	4904      	ldr	r1, [pc, #16]	@ (800bf38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bf26:	4805      	ldr	r0, [pc, #20]	@ (800bf3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bf28:	f7ff fd8a 	bl	800ba40 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf2c:	4b02      	ldr	r3, [pc, #8]	@ (800bf38 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3708      	adds	r7, #8
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	2000b904 	.word	0x2000b904
 800bf3c:	0800c98c 	.word	0x0800c98c

0800bf40 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf40:	b480      	push	{r7}
 800bf42:	b083      	sub	sp, #12
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	4603      	mov	r3, r0
 800bf48:	6039      	str	r1, [r7, #0]
 800bf4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	220c      	movs	r2, #12
 800bf50:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800bf52:	4b03      	ldr	r3, [pc, #12]	@ (800bf60 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	370c      	adds	r7, #12
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr
 800bf60:	200000e0 	.word	0x200000e0

0800bf64 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bf6a:	4b0f      	ldr	r3, [pc, #60]	@ (800bfa8 <Get_SerialNum+0x44>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bf70:	4b0e      	ldr	r3, [pc, #56]	@ (800bfac <Get_SerialNum+0x48>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bf76:	4b0e      	ldr	r3, [pc, #56]	@ (800bfb0 <Get_SerialNum+0x4c>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	4413      	add	r3, r2
 800bf82:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d009      	beq.n	800bf9e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bf8a:	2208      	movs	r2, #8
 800bf8c:	4909      	ldr	r1, [pc, #36]	@ (800bfb4 <Get_SerialNum+0x50>)
 800bf8e:	68f8      	ldr	r0, [r7, #12]
 800bf90:	f000 f814 	bl	800bfbc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bf94:	2204      	movs	r2, #4
 800bf96:	4908      	ldr	r1, [pc, #32]	@ (800bfb8 <Get_SerialNum+0x54>)
 800bf98:	68b8      	ldr	r0, [r7, #8]
 800bf9a:	f000 f80f 	bl	800bfbc <IntToUnicode>
  }
}
 800bf9e:	bf00      	nop
 800bfa0:	3710      	adds	r7, #16
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}
 800bfa6:	bf00      	nop
 800bfa8:	1fff7590 	.word	0x1fff7590
 800bfac:	1fff7594 	.word	0x1fff7594
 800bfb0:	1fff7598 	.word	0x1fff7598
 800bfb4:	200000f2 	.word	0x200000f2
 800bfb8:	20000102 	.word	0x20000102

0800bfbc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b087      	sub	sp, #28
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	60f8      	str	r0, [r7, #12]
 800bfc4:	60b9      	str	r1, [r7, #8]
 800bfc6:	4613      	mov	r3, r2
 800bfc8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bfce:	2300      	movs	r3, #0
 800bfd0:	75fb      	strb	r3, [r7, #23]
 800bfd2:	e027      	b.n	800c024 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	0f1b      	lsrs	r3, r3, #28
 800bfd8:	2b09      	cmp	r3, #9
 800bfda:	d80b      	bhi.n	800bff4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	0f1b      	lsrs	r3, r3, #28
 800bfe0:	b2da      	uxtb	r2, r3
 800bfe2:	7dfb      	ldrb	r3, [r7, #23]
 800bfe4:	005b      	lsls	r3, r3, #1
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	440b      	add	r3, r1
 800bfec:	3230      	adds	r2, #48	@ 0x30
 800bfee:	b2d2      	uxtb	r2, r2
 800bff0:	701a      	strb	r2, [r3, #0]
 800bff2:	e00a      	b.n	800c00a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	0f1b      	lsrs	r3, r3, #28
 800bff8:	b2da      	uxtb	r2, r3
 800bffa:	7dfb      	ldrb	r3, [r7, #23]
 800bffc:	005b      	lsls	r3, r3, #1
 800bffe:	4619      	mov	r1, r3
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	440b      	add	r3, r1
 800c004:	3237      	adds	r2, #55	@ 0x37
 800c006:	b2d2      	uxtb	r2, r2
 800c008:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	011b      	lsls	r3, r3, #4
 800c00e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c010:	7dfb      	ldrb	r3, [r7, #23]
 800c012:	005b      	lsls	r3, r3, #1
 800c014:	3301      	adds	r3, #1
 800c016:	68ba      	ldr	r2, [r7, #8]
 800c018:	4413      	add	r3, r2
 800c01a:	2200      	movs	r2, #0
 800c01c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c01e:	7dfb      	ldrb	r3, [r7, #23]
 800c020:	3301      	adds	r3, #1
 800c022:	75fb      	strb	r3, [r7, #23]
 800c024:	7dfa      	ldrb	r2, [r7, #23]
 800c026:	79fb      	ldrb	r3, [r7, #7]
 800c028:	429a      	cmp	r2, r3
 800c02a:	d3d3      	bcc.n	800bfd4 <IntToUnicode+0x18>
  }
}
 800c02c:	bf00      	nop
 800c02e:	bf00      	nop
 800c030:	371c      	adds	r7, #28
 800c032:	46bd      	mov	sp, r7
 800c034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c038:	4770      	bx	lr
	...

0800c03c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b0b0      	sub	sp, #192	@ 0xc0
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c044:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800c048:	2200      	movs	r2, #0
 800c04a:	601a      	str	r2, [r3, #0]
 800c04c:	605a      	str	r2, [r3, #4]
 800c04e:	609a      	str	r2, [r3, #8]
 800c050:	60da      	str	r2, [r3, #12]
 800c052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c054:	f107 0318 	add.w	r3, r7, #24
 800c058:	2294      	movs	r2, #148	@ 0x94
 800c05a:	2100      	movs	r1, #0
 800c05c:	4618      	mov	r0, r3
 800c05e:	f000 fc33 	bl	800c8c8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c06a:	d174      	bne.n	800c156 <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c06c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c070:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c072:	2300      	movs	r3, #0
 800c074:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c078:	f107 0318 	add.w	r3, r7, #24
 800c07c:	4618      	mov	r0, r3
 800c07e:	f7f9 ff4b 	bl	8005f18 <HAL_RCCEx_PeriphCLKConfig>
 800c082:	4603      	mov	r3, r0
 800c084:	2b00      	cmp	r3, #0
 800c086:	d001      	beq.n	800c08c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800c088:	f7f4 ff47 	bl	8000f1a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c08c:	4b34      	ldr	r3, [pc, #208]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c08e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c090:	4a33      	ldr	r2, [pc, #204]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c092:	f043 0301 	orr.w	r3, r3, #1
 800c096:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c098:	4b31      	ldr	r3, [pc, #196]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c09a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c09c:	f003 0301 	and.w	r3, r3, #1
 800c0a0:	617b      	str	r3, [r7, #20]
 800c0a2:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800c0a4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800c0a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c0ac:	2302      	movs	r3, #2
 800c0ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c0b8:	2303      	movs	r3, #3
 800c0ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c0be:	230a      	movs	r3, #10
 800c0c0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c0c4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c0ce:	f7f7 fbe3 	bl	8003898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800c0d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c0d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800c0e6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c0f0:	f7f7 fbd2 	bl	8003898 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c0f4:	4b1a      	ldr	r3, [pc, #104]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c0f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0f8:	4a19      	ldr	r2, [pc, #100]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c0fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c0fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c100:	4b17      	ldr	r3, [pc, #92]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c104:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c108:	613b      	str	r3, [r7, #16]
 800c10a:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c10c:	4b14      	ldr	r3, [pc, #80]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c10e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c114:	2b00      	cmp	r3, #0
 800c116:	d114      	bne.n	800c142 <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c118:	4b11      	ldr	r3, [pc, #68]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c11a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c11c:	4a10      	ldr	r2, [pc, #64]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c11e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c122:	6593      	str	r3, [r2, #88]	@ 0x58
 800c124:	4b0e      	ldr	r3, [pc, #56]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c12c:	60fb      	str	r3, [r7, #12]
 800c12e:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800c130:	f7f8 fffa 	bl	8005128 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c134:	4b0a      	ldr	r3, [pc, #40]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c138:	4a09      	ldr	r2, [pc, #36]	@ (800c160 <HAL_PCD_MspInit+0x124>)
 800c13a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c13e:	6593      	str	r3, [r2, #88]	@ 0x58
 800c140:	e001      	b.n	800c146 <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c142:	f7f8 fff1 	bl	8005128 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c146:	2200      	movs	r2, #0
 800c148:	2100      	movs	r1, #0
 800c14a:	2043      	movs	r0, #67	@ 0x43
 800c14c:	f7f6 fff7 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c150:	2043      	movs	r0, #67	@ 0x43
 800c152:	f7f7 f810 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c156:	bf00      	nop
 800c158:	37c0      	adds	r7, #192	@ 0xc0
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	40021000 	.word	0x40021000

0800c164 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800c178:	4619      	mov	r1, r3
 800c17a:	4610      	mov	r0, r2
 800c17c:	f7fe fad3 	bl	800a726 <USBD_LL_SetupStage>
}
 800c180:	bf00      	nop
 800c182:	3708      	adds	r7, #8
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}

0800c188 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b082      	sub	sp, #8
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	460b      	mov	r3, r1
 800c192:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800c19a:	78fa      	ldrb	r2, [r7, #3]
 800c19c:	6879      	ldr	r1, [r7, #4]
 800c19e:	4613      	mov	r3, r2
 800c1a0:	00db      	lsls	r3, r3, #3
 800c1a2:	4413      	add	r3, r2
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	440b      	add	r3, r1
 800c1a8:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	78fb      	ldrb	r3, [r7, #3]
 800c1b0:	4619      	mov	r1, r3
 800c1b2:	f7fe fb0d 	bl	800a7d0 <USBD_LL_DataOutStage>
}
 800c1b6:	bf00      	nop
 800c1b8:	3708      	adds	r7, #8
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b082      	sub	sp, #8
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800c1d0:	78fa      	ldrb	r2, [r7, #3]
 800c1d2:	6879      	ldr	r1, [r7, #4]
 800c1d4:	4613      	mov	r3, r2
 800c1d6:	00db      	lsls	r3, r3, #3
 800c1d8:	4413      	add	r3, r2
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	440b      	add	r3, r1
 800c1de:	3348      	adds	r3, #72	@ 0x48
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	78fb      	ldrb	r3, [r7, #3]
 800c1e4:	4619      	mov	r1, r3
 800c1e6:	f7fe fba6 	bl	800a936 <USBD_LL_DataInStage>
}
 800c1ea:	bf00      	nop
 800c1ec:	3708      	adds	r7, #8
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}

0800c1f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1f2:	b580      	push	{r7, lr}
 800c1f4:	b082      	sub	sp, #8
 800c1f6:	af00      	add	r7, sp, #0
 800c1f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c200:	4618      	mov	r0, r3
 800c202:	f7fe fce0 	bl	800abc6 <USBD_LL_SOF>
}
 800c206:	bf00      	nop
 800c208:	3708      	adds	r7, #8
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}

0800c20e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c20e:	b580      	push	{r7, lr}
 800c210:	b084      	sub	sp, #16
 800c212:	af00      	add	r7, sp, #0
 800c214:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c216:	2301      	movs	r3, #1
 800c218:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	691b      	ldr	r3, [r3, #16]
 800c21e:	2b02      	cmp	r3, #2
 800c220:	d001      	beq.n	800c226 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c222:	f7f4 fe7a 	bl	8000f1a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c22c:	7bfa      	ldrb	r2, [r7, #15]
 800c22e:	4611      	mov	r1, r2
 800c230:	4618      	mov	r0, r3
 800c232:	f7fe fc84 	bl	800ab3e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c23c:	4618      	mov	r0, r3
 800c23e:	f7fe fc2c 	bl	800aa9a <USBD_LL_Reset>
}
 800c242:	bf00      	nop
 800c244:	3710      	adds	r7, #16
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
	...

0800c24c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b082      	sub	sp, #8
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	6812      	ldr	r2, [r2, #0]
 800c262:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c266:	f043 0301 	orr.w	r3, r3, #1
 800c26a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c272:	4618      	mov	r0, r3
 800c274:	f7fe fc73 	bl	800ab5e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6a1b      	ldr	r3, [r3, #32]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d005      	beq.n	800c28c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c280:	4b04      	ldr	r3, [pc, #16]	@ (800c294 <HAL_PCD_SuspendCallback+0x48>)
 800c282:	691b      	ldr	r3, [r3, #16]
 800c284:	4a03      	ldr	r2, [pc, #12]	@ (800c294 <HAL_PCD_SuspendCallback+0x48>)
 800c286:	f043 0306 	orr.w	r3, r3, #6
 800c28a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c28c:	bf00      	nop
 800c28e:	3708      	adds	r7, #8
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	e000ed00 	.word	0xe000ed00

0800c298 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b082      	sub	sp, #8
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	6812      	ldr	r2, [r2, #0]
 800c2ae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c2b2:	f023 0301 	bic.w	r3, r3, #1
 800c2b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	6a1b      	ldr	r3, [r3, #32]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d007      	beq.n	800c2d0 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c2c0:	4b08      	ldr	r3, [pc, #32]	@ (800c2e4 <HAL_PCD_ResumeCallback+0x4c>)
 800c2c2:	691b      	ldr	r3, [r3, #16]
 800c2c4:	4a07      	ldr	r2, [pc, #28]	@ (800c2e4 <HAL_PCD_ResumeCallback+0x4c>)
 800c2c6:	f023 0306 	bic.w	r3, r3, #6
 800c2ca:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800c2cc:	f000 faf6 	bl	800c8bc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f7fe fc5d 	bl	800ab96 <USBD_LL_Resume>
}
 800c2dc:	bf00      	nop
 800c2de:	3708      	adds	r7, #8
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}
 800c2e4:	e000ed00 	.word	0xe000ed00

0800c2e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b082      	sub	sp, #8
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c2fa:	78fa      	ldrb	r2, [r7, #3]
 800c2fc:	4611      	mov	r1, r2
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7fe fcb3 	bl	800ac6a <USBD_LL_IsoOUTIncomplete>
}
 800c304:	bf00      	nop
 800c306:	3708      	adds	r7, #8
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b082      	sub	sp, #8
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	460b      	mov	r3, r1
 800c316:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c31e:	78fa      	ldrb	r2, [r7, #3]
 800c320:	4611      	mov	r1, r2
 800c322:	4618      	mov	r0, r3
 800c324:	f7fe fc6f 	bl	800ac06 <USBD_LL_IsoINIncomplete>
}
 800c328:	bf00      	nop
 800c32a:	3708      	adds	r7, #8
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}

0800c330 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b082      	sub	sp, #8
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c33e:	4618      	mov	r0, r3
 800c340:	f7fe fcc5 	bl	800acce <USBD_LL_DevConnected>
}
 800c344:	bf00      	nop
 800c346:	3708      	adds	r7, #8
 800c348:	46bd      	mov	sp, r7
 800c34a:	bd80      	pop	{r7, pc}

0800c34c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b082      	sub	sp, #8
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7fe fcc2 	bl	800ace4 <USBD_LL_DevDisconnected>
}
 800c360:	bf00      	nop
 800c362:	3708      	adds	r7, #8
 800c364:	46bd      	mov	sp, r7
 800c366:	bd80      	pop	{r7, pc}

0800c368 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b082      	sub	sp, #8
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d13c      	bne.n	800c3f2 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c378:	4a20      	ldr	r2, [pc, #128]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	4a1e      	ldr	r2, [pc, #120]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c384:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c388:	4b1c      	ldr	r3, [pc, #112]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c38a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c38e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800c390:	4b1a      	ldr	r3, [pc, #104]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c392:	2206      	movs	r2, #6
 800c394:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c396:	4b19      	ldr	r3, [pc, #100]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c398:	2202      	movs	r2, #2
 800c39a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c39c:	4b17      	ldr	r3, [pc, #92]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c39e:	2202      	movs	r2, #2
 800c3a0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800c3a2:	4b16      	ldr	r3, [pc, #88]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c3a8:	4b14      	ldr	r3, [pc, #80]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c3ae:	4b13      	ldr	r3, [pc, #76]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800c3b4:	4b11      	ldr	r3, [pc, #68]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c3ba:	4b10      	ldr	r3, [pc, #64]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3bc:	2200      	movs	r2, #0
 800c3be:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800c3c0:	4b0e      	ldr	r3, [pc, #56]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3c2:	2201      	movs	r2, #1
 800c3c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c3c6:	480d      	ldr	r0, [pc, #52]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3c8:	f7f7 fc42 	bl	8003c50 <HAL_PCD_Init>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d001      	beq.n	800c3d6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c3d2:	f7f4 fda2 	bl	8000f1a <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c3d6:	2180      	movs	r1, #128	@ 0x80
 800c3d8:	4808      	ldr	r0, [pc, #32]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3da:	f7f8 fdac 	bl	8004f36 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c3de:	2240      	movs	r2, #64	@ 0x40
 800c3e0:	2100      	movs	r1, #0
 800c3e2:	4806      	ldr	r0, [pc, #24]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3e4:	f7f8 fd60 	bl	8004ea8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c3e8:	2280      	movs	r2, #128	@ 0x80
 800c3ea:	2101      	movs	r1, #1
 800c3ec:	4803      	ldr	r0, [pc, #12]	@ (800c3fc <USBD_LL_Init+0x94>)
 800c3ee:	f7f8 fd5b 	bl	8004ea8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c3f2:	2300      	movs	r3, #0
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3708      	adds	r7, #8
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	2000bb04 	.word	0x2000bb04

0800c400 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c408:	2300      	movs	r3, #0
 800c40a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c40c:	2300      	movs	r3, #0
 800c40e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c416:	4618      	mov	r0, r3
 800c418:	f7f7 fd3e 	bl	8003e98 <HAL_PCD_Start>
 800c41c:	4603      	mov	r3, r0
 800c41e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c420:	7bbb      	ldrb	r3, [r7, #14]
 800c422:	2b03      	cmp	r3, #3
 800c424:	d816      	bhi.n	800c454 <USBD_LL_Start+0x54>
 800c426:	a201      	add	r2, pc, #4	@ (adr r2, 800c42c <USBD_LL_Start+0x2c>)
 800c428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c42c:	0800c43d 	.word	0x0800c43d
 800c430:	0800c443 	.word	0x0800c443
 800c434:	0800c449 	.word	0x0800c449
 800c438:	0800c44f 	.word	0x0800c44f
    case HAL_OK :
      usb_status = USBD_OK;
 800c43c:	2300      	movs	r3, #0
 800c43e:	73fb      	strb	r3, [r7, #15]
    break;
 800c440:	e00b      	b.n	800c45a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c442:	2303      	movs	r3, #3
 800c444:	73fb      	strb	r3, [r7, #15]
    break;
 800c446:	e008      	b.n	800c45a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c448:	2301      	movs	r3, #1
 800c44a:	73fb      	strb	r3, [r7, #15]
    break;
 800c44c:	e005      	b.n	800c45a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c44e:	2303      	movs	r3, #3
 800c450:	73fb      	strb	r3, [r7, #15]
    break;
 800c452:	e002      	b.n	800c45a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800c454:	2303      	movs	r3, #3
 800c456:	73fb      	strb	r3, [r7, #15]
    break;
 800c458:	bf00      	nop
  }
  return usb_status;
 800c45a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c45c:	4618      	mov	r0, r3
 800c45e:	3710      	adds	r7, #16
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}

0800c464 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b084      	sub	sp, #16
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
 800c46c:	4608      	mov	r0, r1
 800c46e:	4611      	mov	r1, r2
 800c470:	461a      	mov	r2, r3
 800c472:	4603      	mov	r3, r0
 800c474:	70fb      	strb	r3, [r7, #3]
 800c476:	460b      	mov	r3, r1
 800c478:	70bb      	strb	r3, [r7, #2]
 800c47a:	4613      	mov	r3, r2
 800c47c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c47e:	2300      	movs	r3, #0
 800c480:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c482:	2300      	movs	r3, #0
 800c484:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c48c:	78bb      	ldrb	r3, [r7, #2]
 800c48e:	883a      	ldrh	r2, [r7, #0]
 800c490:	78f9      	ldrb	r1, [r7, #3]
 800c492:	f7f8 f9e8 	bl	8004866 <HAL_PCD_EP_Open>
 800c496:	4603      	mov	r3, r0
 800c498:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c49a:	7bbb      	ldrb	r3, [r7, #14]
 800c49c:	2b03      	cmp	r3, #3
 800c49e:	d817      	bhi.n	800c4d0 <USBD_LL_OpenEP+0x6c>
 800c4a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c4a8 <USBD_LL_OpenEP+0x44>)
 800c4a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4a6:	bf00      	nop
 800c4a8:	0800c4b9 	.word	0x0800c4b9
 800c4ac:	0800c4bf 	.word	0x0800c4bf
 800c4b0:	0800c4c5 	.word	0x0800c4c5
 800c4b4:	0800c4cb 	.word	0x0800c4cb
    case HAL_OK :
      usb_status = USBD_OK;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	73fb      	strb	r3, [r7, #15]
    break;
 800c4bc:	e00b      	b.n	800c4d6 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c4be:	2303      	movs	r3, #3
 800c4c0:	73fb      	strb	r3, [r7, #15]
    break;
 800c4c2:	e008      	b.n	800c4d6 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c4c8:	e005      	b.n	800c4d6 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c4ca:	2303      	movs	r3, #3
 800c4cc:	73fb      	strb	r3, [r7, #15]
    break;
 800c4ce:	e002      	b.n	800c4d6 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c4d4:	bf00      	nop
  }
  return usb_status;
 800c4d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4d8:	4618      	mov	r0, r3
 800c4da:	3710      	adds	r7, #16
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	460b      	mov	r3, r1
 800c4ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c4fa:	78fa      	ldrb	r2, [r7, #3]
 800c4fc:	4611      	mov	r1, r2
 800c4fe:	4618      	mov	r0, r3
 800c500:	f7f8 fa19 	bl	8004936 <HAL_PCD_EP_Close>
 800c504:	4603      	mov	r3, r0
 800c506:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c508:	7bbb      	ldrb	r3, [r7, #14]
 800c50a:	2b03      	cmp	r3, #3
 800c50c:	d816      	bhi.n	800c53c <USBD_LL_CloseEP+0x5c>
 800c50e:	a201      	add	r2, pc, #4	@ (adr r2, 800c514 <USBD_LL_CloseEP+0x34>)
 800c510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c514:	0800c525 	.word	0x0800c525
 800c518:	0800c52b 	.word	0x0800c52b
 800c51c:	0800c531 	.word	0x0800c531
 800c520:	0800c537 	.word	0x0800c537
    case HAL_OK :
      usb_status = USBD_OK;
 800c524:	2300      	movs	r3, #0
 800c526:	73fb      	strb	r3, [r7, #15]
    break;
 800c528:	e00b      	b.n	800c542 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c52a:	2303      	movs	r3, #3
 800c52c:	73fb      	strb	r3, [r7, #15]
    break;
 800c52e:	e008      	b.n	800c542 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c530:	2301      	movs	r3, #1
 800c532:	73fb      	strb	r3, [r7, #15]
    break;
 800c534:	e005      	b.n	800c542 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c536:	2303      	movs	r3, #3
 800c538:	73fb      	strb	r3, [r7, #15]
    break;
 800c53a:	e002      	b.n	800c542 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800c53c:	2303      	movs	r3, #3
 800c53e:	73fb      	strb	r3, [r7, #15]
    break;
 800c540:	bf00      	nop
  }
  return usb_status;
 800c542:	7bfb      	ldrb	r3, [r7, #15]
}
 800c544:	4618      	mov	r0, r3
 800c546:	3710      	adds	r7, #16
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}

0800c54c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
 800c554:	460b      	mov	r3, r1
 800c556:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c558:	2300      	movs	r3, #0
 800c55a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c55c:	2300      	movs	r3, #0
 800c55e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c566:	78fa      	ldrb	r2, [r7, #3]
 800c568:	4611      	mov	r1, r2
 800c56a:	4618      	mov	r0, r3
 800c56c:	f7f8 faa8 	bl	8004ac0 <HAL_PCD_EP_SetStall>
 800c570:	4603      	mov	r3, r0
 800c572:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c574:	7bbb      	ldrb	r3, [r7, #14]
 800c576:	2b03      	cmp	r3, #3
 800c578:	d816      	bhi.n	800c5a8 <USBD_LL_StallEP+0x5c>
 800c57a:	a201      	add	r2, pc, #4	@ (adr r2, 800c580 <USBD_LL_StallEP+0x34>)
 800c57c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c580:	0800c591 	.word	0x0800c591
 800c584:	0800c597 	.word	0x0800c597
 800c588:	0800c59d 	.word	0x0800c59d
 800c58c:	0800c5a3 	.word	0x0800c5a3
    case HAL_OK :
      usb_status = USBD_OK;
 800c590:	2300      	movs	r3, #0
 800c592:	73fb      	strb	r3, [r7, #15]
    break;
 800c594:	e00b      	b.n	800c5ae <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c596:	2303      	movs	r3, #3
 800c598:	73fb      	strb	r3, [r7, #15]
    break;
 800c59a:	e008      	b.n	800c5ae <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c59c:	2301      	movs	r3, #1
 800c59e:	73fb      	strb	r3, [r7, #15]
    break;
 800c5a0:	e005      	b.n	800c5ae <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c5a2:	2303      	movs	r3, #3
 800c5a4:	73fb      	strb	r3, [r7, #15]
    break;
 800c5a6:	e002      	b.n	800c5ae <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800c5a8:	2303      	movs	r3, #3
 800c5aa:	73fb      	strb	r3, [r7, #15]
    break;
 800c5ac:	bf00      	nop
  }
  return usb_status;
 800c5ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	3710      	adds	r7, #16
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}

0800c5b8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b084      	sub	sp, #16
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c5d2:	78fa      	ldrb	r2, [r7, #3]
 800c5d4:	4611      	mov	r1, r2
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f7f8 fad4 	bl	8004b84 <HAL_PCD_EP_ClrStall>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c5e0:	7bbb      	ldrb	r3, [r7, #14]
 800c5e2:	2b03      	cmp	r3, #3
 800c5e4:	d816      	bhi.n	800c614 <USBD_LL_ClearStallEP+0x5c>
 800c5e6:	a201      	add	r2, pc, #4	@ (adr r2, 800c5ec <USBD_LL_ClearStallEP+0x34>)
 800c5e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ec:	0800c5fd 	.word	0x0800c5fd
 800c5f0:	0800c603 	.word	0x0800c603
 800c5f4:	0800c609 	.word	0x0800c609
 800c5f8:	0800c60f 	.word	0x0800c60f
    case HAL_OK :
      usb_status = USBD_OK;
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	73fb      	strb	r3, [r7, #15]
    break;
 800c600:	e00b      	b.n	800c61a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c602:	2303      	movs	r3, #3
 800c604:	73fb      	strb	r3, [r7, #15]
    break;
 800c606:	e008      	b.n	800c61a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c608:	2301      	movs	r3, #1
 800c60a:	73fb      	strb	r3, [r7, #15]
    break;
 800c60c:	e005      	b.n	800c61a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c60e:	2303      	movs	r3, #3
 800c610:	73fb      	strb	r3, [r7, #15]
    break;
 800c612:	e002      	b.n	800c61a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800c614:	2303      	movs	r3, #3
 800c616:	73fb      	strb	r3, [r7, #15]
    break;
 800c618:	bf00      	nop
  }
  return usb_status;
 800c61a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}

0800c624 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c624:	b480      	push	{r7}
 800c626:	b085      	sub	sp, #20
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	460b      	mov	r3, r1
 800c62e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c636:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c638:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	da0b      	bge.n	800c658 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c640:	78fb      	ldrb	r3, [r7, #3]
 800c642:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c646:	68f9      	ldr	r1, [r7, #12]
 800c648:	4613      	mov	r3, r2
 800c64a:	00db      	lsls	r3, r3, #3
 800c64c:	4413      	add	r3, r2
 800c64e:	009b      	lsls	r3, r3, #2
 800c650:	440b      	add	r3, r1
 800c652:	333e      	adds	r3, #62	@ 0x3e
 800c654:	781b      	ldrb	r3, [r3, #0]
 800c656:	e00b      	b.n	800c670 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c658:	78fb      	ldrb	r3, [r7, #3]
 800c65a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c65e:	68f9      	ldr	r1, [r7, #12]
 800c660:	4613      	mov	r3, r2
 800c662:	00db      	lsls	r3, r3, #3
 800c664:	4413      	add	r3, r2
 800c666:	009b      	lsls	r3, r3, #2
 800c668:	440b      	add	r3, r1
 800c66a:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800c66e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c670:	4618      	mov	r0, r3
 800c672:	3714      	adds	r7, #20
 800c674:	46bd      	mov	sp, r7
 800c676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67a:	4770      	bx	lr

0800c67c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b084      	sub	sp, #16
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	460b      	mov	r3, r1
 800c686:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c688:	2300      	movs	r3, #0
 800c68a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c68c:	2300      	movs	r3, #0
 800c68e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c696:	78fa      	ldrb	r2, [r7, #3]
 800c698:	4611      	mov	r1, r2
 800c69a:	4618      	mov	r0, r3
 800c69c:	f7f8 f8be 	bl	800481c <HAL_PCD_SetAddress>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c6a4:	7bbb      	ldrb	r3, [r7, #14]
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	d816      	bhi.n	800c6d8 <USBD_LL_SetUSBAddress+0x5c>
 800c6aa:	a201      	add	r2, pc, #4	@ (adr r2, 800c6b0 <USBD_LL_SetUSBAddress+0x34>)
 800c6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6b0:	0800c6c1 	.word	0x0800c6c1
 800c6b4:	0800c6c7 	.word	0x0800c6c7
 800c6b8:	0800c6cd 	.word	0x0800c6cd
 800c6bc:	0800c6d3 	.word	0x0800c6d3
    case HAL_OK :
      usb_status = USBD_OK;
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	73fb      	strb	r3, [r7, #15]
    break;
 800c6c4:	e00b      	b.n	800c6de <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c6c6:	2303      	movs	r3, #3
 800c6c8:	73fb      	strb	r3, [r7, #15]
    break;
 800c6ca:	e008      	b.n	800c6de <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	73fb      	strb	r3, [r7, #15]
    break;
 800c6d0:	e005      	b.n	800c6de <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c6d2:	2303      	movs	r3, #3
 800c6d4:	73fb      	strb	r3, [r7, #15]
    break;
 800c6d6:	e002      	b.n	800c6de <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800c6d8:	2303      	movs	r3, #3
 800c6da:	73fb      	strb	r3, [r7, #15]
    break;
 800c6dc:	bf00      	nop
  }
  return usb_status;
 800c6de:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b086      	sub	sp, #24
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	607a      	str	r2, [r7, #4]
 800c6f2:	603b      	str	r3, [r7, #0]
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c706:	7af9      	ldrb	r1, [r7, #11]
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	687a      	ldr	r2, [r7, #4]
 800c70c:	f7f8 f9a7 	bl	8004a5e <HAL_PCD_EP_Transmit>
 800c710:	4603      	mov	r3, r0
 800c712:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800c714:	7dbb      	ldrb	r3, [r7, #22]
 800c716:	2b03      	cmp	r3, #3
 800c718:	d816      	bhi.n	800c748 <USBD_LL_Transmit+0x60>
 800c71a:	a201      	add	r2, pc, #4	@ (adr r2, 800c720 <USBD_LL_Transmit+0x38>)
 800c71c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c720:	0800c731 	.word	0x0800c731
 800c724:	0800c737 	.word	0x0800c737
 800c728:	0800c73d 	.word	0x0800c73d
 800c72c:	0800c743 	.word	0x0800c743
    case HAL_OK :
      usb_status = USBD_OK;
 800c730:	2300      	movs	r3, #0
 800c732:	75fb      	strb	r3, [r7, #23]
    break;
 800c734:	e00b      	b.n	800c74e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c736:	2303      	movs	r3, #3
 800c738:	75fb      	strb	r3, [r7, #23]
    break;
 800c73a:	e008      	b.n	800c74e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c73c:	2301      	movs	r3, #1
 800c73e:	75fb      	strb	r3, [r7, #23]
    break;
 800c740:	e005      	b.n	800c74e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c742:	2303      	movs	r3, #3
 800c744:	75fb      	strb	r3, [r7, #23]
    break;
 800c746:	e002      	b.n	800c74e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800c748:	2303      	movs	r3, #3
 800c74a:	75fb      	strb	r3, [r7, #23]
    break;
 800c74c:	bf00      	nop
  }
  return usb_status;
 800c74e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c750:	4618      	mov	r0, r3
 800c752:	3718      	adds	r7, #24
 800c754:	46bd      	mov	sp, r7
 800c756:	bd80      	pop	{r7, pc}

0800c758 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b086      	sub	sp, #24
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	60f8      	str	r0, [r7, #12]
 800c760:	607a      	str	r2, [r7, #4]
 800c762:	603b      	str	r3, [r7, #0]
 800c764:	460b      	mov	r3, r1
 800c766:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c768:	2300      	movs	r3, #0
 800c76a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c76c:	2300      	movs	r3, #0
 800c76e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c776:	7af9      	ldrb	r1, [r7, #11]
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	f7f8 f925 	bl	80049ca <HAL_PCD_EP_Receive>
 800c780:	4603      	mov	r3, r0
 800c782:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800c784:	7dbb      	ldrb	r3, [r7, #22]
 800c786:	2b03      	cmp	r3, #3
 800c788:	d816      	bhi.n	800c7b8 <USBD_LL_PrepareReceive+0x60>
 800c78a:	a201      	add	r2, pc, #4	@ (adr r2, 800c790 <USBD_LL_PrepareReceive+0x38>)
 800c78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c790:	0800c7a1 	.word	0x0800c7a1
 800c794:	0800c7a7 	.word	0x0800c7a7
 800c798:	0800c7ad 	.word	0x0800c7ad
 800c79c:	0800c7b3 	.word	0x0800c7b3
    case HAL_OK :
      usb_status = USBD_OK;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	75fb      	strb	r3, [r7, #23]
    break;
 800c7a4:	e00b      	b.n	800c7be <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	75fb      	strb	r3, [r7, #23]
    break;
 800c7aa:	e008      	b.n	800c7be <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	75fb      	strb	r3, [r7, #23]
    break;
 800c7b0:	e005      	b.n	800c7be <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c7b2:	2303      	movs	r3, #3
 800c7b4:	75fb      	strb	r3, [r7, #23]
    break;
 800c7b6:	e002      	b.n	800c7be <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800c7b8:	2303      	movs	r3, #3
 800c7ba:	75fb      	strb	r3, [r7, #23]
    break;
 800c7bc:	bf00      	nop
  }
  return usb_status;
 800c7be:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	3718      	adds	r7, #24
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}

0800c7c8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b082      	sub	sp, #8
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
 800c7d0:	460b      	mov	r3, r1
 800c7d2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c7da:	78fa      	ldrb	r2, [r7, #3]
 800c7dc:	4611      	mov	r1, r2
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f7f8 f925 	bl	8004a2e <HAL_PCD_EP_GetRxCount>
 800c7e4:	4603      	mov	r3, r0
}
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	3708      	adds	r7, #8
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	bd80      	pop	{r7, pc}
	...

0800c7f0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b082      	sub	sp, #8
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800c7fc:	78fb      	ldrb	r3, [r7, #3]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d002      	beq.n	800c808 <HAL_PCDEx_LPM_Callback+0x18>
 800c802:	2b01      	cmp	r3, #1
 800c804:	d01f      	beq.n	800c846 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800c806:	e03b      	b.n	800c880 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6a1b      	ldr	r3, [r3, #32]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d007      	beq.n	800c820 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c810:	f000 f854 	bl	800c8bc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c814:	4b1c      	ldr	r3, [pc, #112]	@ (800c888 <HAL_PCDEx_LPM_Callback+0x98>)
 800c816:	691b      	ldr	r3, [r3, #16]
 800c818:	4a1b      	ldr	r2, [pc, #108]	@ (800c888 <HAL_PCDEx_LPM_Callback+0x98>)
 800c81a:	f023 0306 	bic.w	r3, r3, #6
 800c81e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	687a      	ldr	r2, [r7, #4]
 800c82c:	6812      	ldr	r2, [r2, #0]
 800c82e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c832:	f023 0301 	bic.w	r3, r3, #1
 800c836:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c83e:	4618      	mov	r0, r3
 800c840:	f7fe f9a9 	bl	800ab96 <USBD_LL_Resume>
    break;
 800c844:	e01c      	b.n	800c880 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	6812      	ldr	r2, [r2, #0]
 800c854:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c858:	f043 0301 	orr.w	r3, r3, #1
 800c85c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c864:	4618      	mov	r0, r3
 800c866:	f7fe f97a 	bl	800ab5e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6a1b      	ldr	r3, [r3, #32]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d005      	beq.n	800c87e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c872:	4b05      	ldr	r3, [pc, #20]	@ (800c888 <HAL_PCDEx_LPM_Callback+0x98>)
 800c874:	691b      	ldr	r3, [r3, #16]
 800c876:	4a04      	ldr	r2, [pc, #16]	@ (800c888 <HAL_PCDEx_LPM_Callback+0x98>)
 800c878:	f043 0306 	orr.w	r3, r3, #6
 800c87c:	6113      	str	r3, [r2, #16]
    break;
 800c87e:	bf00      	nop
}
 800c880:	bf00      	nop
 800c882:	3708      	adds	r7, #8
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}
 800c888:	e000ed00 	.word	0xe000ed00

0800c88c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c88c:	b480      	push	{r7}
 800c88e:	b083      	sub	sp, #12
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c894:	4b03      	ldr	r3, [pc, #12]	@ (800c8a4 <USBD_static_malloc+0x18>)
}
 800c896:	4618      	mov	r0, r3
 800c898:	370c      	adds	r7, #12
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	2000c010 	.word	0x2000c010

0800c8a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c8a8:	b480      	push	{r7}
 800c8aa:	b083      	sub	sp, #12
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]

}
 800c8b0:	bf00      	nop
 800c8b2:	370c      	adds	r7, #12
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ba:	4770      	bx	lr

0800c8bc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c8c0:	f7f4 fad8 	bl	8000e74 <SystemClock_Config>
}
 800c8c4:	bf00      	nop
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <memset>:
 800c8c8:	4402      	add	r2, r0
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d100      	bne.n	800c8d2 <memset+0xa>
 800c8d0:	4770      	bx	lr
 800c8d2:	f803 1b01 	strb.w	r1, [r3], #1
 800c8d6:	e7f9      	b.n	800c8cc <memset+0x4>

0800c8d8 <__libc_init_array>:
 800c8d8:	b570      	push	{r4, r5, r6, lr}
 800c8da:	4d0d      	ldr	r5, [pc, #52]	@ (800c910 <__libc_init_array+0x38>)
 800c8dc:	4c0d      	ldr	r4, [pc, #52]	@ (800c914 <__libc_init_array+0x3c>)
 800c8de:	1b64      	subs	r4, r4, r5
 800c8e0:	10a4      	asrs	r4, r4, #2
 800c8e2:	2600      	movs	r6, #0
 800c8e4:	42a6      	cmp	r6, r4
 800c8e6:	d109      	bne.n	800c8fc <__libc_init_array+0x24>
 800c8e8:	4d0b      	ldr	r5, [pc, #44]	@ (800c918 <__libc_init_array+0x40>)
 800c8ea:	4c0c      	ldr	r4, [pc, #48]	@ (800c91c <__libc_init_array+0x44>)
 800c8ec:	f000 f826 	bl	800c93c <_init>
 800c8f0:	1b64      	subs	r4, r4, r5
 800c8f2:	10a4      	asrs	r4, r4, #2
 800c8f4:	2600      	movs	r6, #0
 800c8f6:	42a6      	cmp	r6, r4
 800c8f8:	d105      	bne.n	800c906 <__libc_init_array+0x2e>
 800c8fa:	bd70      	pop	{r4, r5, r6, pc}
 800c8fc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c900:	4798      	blx	r3
 800c902:	3601      	adds	r6, #1
 800c904:	e7ee      	b.n	800c8e4 <__libc_init_array+0xc>
 800c906:	f855 3b04 	ldr.w	r3, [r5], #4
 800c90a:	4798      	blx	r3
 800c90c:	3601      	adds	r6, #1
 800c90e:	e7f2      	b.n	800c8f6 <__libc_init_array+0x1e>
 800c910:	0800ca14 	.word	0x0800ca14
 800c914:	0800ca14 	.word	0x0800ca14
 800c918:	0800ca14 	.word	0x0800ca14
 800c91c:	0800ca18 	.word	0x0800ca18

0800c920 <memcpy>:
 800c920:	440a      	add	r2, r1
 800c922:	4291      	cmp	r1, r2
 800c924:	f100 33ff 	add.w	r3, r0, #4294967295
 800c928:	d100      	bne.n	800c92c <memcpy+0xc>
 800c92a:	4770      	bx	lr
 800c92c:	b510      	push	{r4, lr}
 800c92e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c932:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c936:	4291      	cmp	r1, r2
 800c938:	d1f9      	bne.n	800c92e <memcpy+0xe>
 800c93a:	bd10      	pop	{r4, pc}

0800c93c <_init>:
 800c93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c93e:	bf00      	nop
 800c940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c942:	bc08      	pop	{r3}
 800c944:	469e      	mov	lr, r3
 800c946:	4770      	bx	lr

0800c948 <_fini>:
 800c948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c94a:	bf00      	nop
 800c94c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c94e:	bc08      	pop	{r3}
 800c950:	469e      	mov	lr, r3
 800c952:	4770      	bx	lr
