#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Nov 27 23:28:31 2017
# Process ID: 7700
# Log file: D:/jjj/SAOestCPU/planAhead_run_2/planAhead.log
# Journal file: D:/jjj/SAOestCPU/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -331 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/jjj/SAOestCPU/pa.fromNetlist.tcl
# create_project -name SAOestCPU -dir "D:/jjj/SAOestCPU/planAhead_run_2" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/jjj/SAOestCPU/THINPAD_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/jjj/SAOestCPU} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "THINPAD_top.ucf" [current_fileset -constrset]
Adding file 'D:/jjj/SAOestCPU/THINPAD_top.ucf' to fileset 'constrs_1'
# add_files [list {THINPAD_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 115648 kilobytes

Parsing EDIF File [./planAhead_run_2/SAOestCPU.data/cache/THINPAD_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/SAOestCPU.data/cache/THINPAD_top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/jjj/SAOestCPU/THINPAD_top.ucf]
Finished Parsing UCF File [D:/jjj/SAOestCPU/THINPAD_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ccdb1e9d
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 524.930 ; gain = 99.711
set_property package_pin "" [get_ports [list  {DYP1[3]}]]
set_property package_pin "" [get_ports [list  {DYP1[2]}]]
startgroup
set_property package_pin C7 [get_ports {DYP1[6]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {DYP1[5]}]
endgroup
set_property package_pin "" [get_ports [list  {DYP1[2]}]]
set_property package_pin "" [get_ports [list  {DYP1[4]}]]
startgroup
set_property package_pin F8 [get_ports {DYP1[6]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {DYP1[5]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {DYP1[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {DYP1[3]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {DYP1[2]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {DYP1[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {DYP1[0]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {DYP2[6]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {DYP2[5]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {DYP2[4]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {DYP2[3]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {DYP2[2]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {DYP2[1]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {DYP2[0]}]
endgroup
set_property package_pin "" [get_ports [list  {Light[10]}]]
startgroup
set_property package_pin A14 [get_ports {Light[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {Light[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {Light[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {Light[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {Light[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {Light[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {Light[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {Light[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {Light[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {Light[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {Light[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {Light[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {Light[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {Light[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {Light[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {Light[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {SRAM1_ADDR[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {SRAM1_ADDR[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {SRAM1_ADDR[15]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {SRAM1_ADDR[14]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {SRAM1_ADDR[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {SRAM1_ADDR[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {SRAM1_ADDR[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {SRAM1_ADDR[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {SRAM1_ADDR[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {SRAM1_ADDR[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {SRAM1_ADDR[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {SRAM1_ADDR[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {SRAM1_ADDR[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {SRAM1_ADDR[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {SRAM1_ADDR[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {SRAM1_ADDR[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {SRAM1_ADDR[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {SRAM1_ADDR[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {SRAM1_ADDR[0]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {SRAM2_ADDR[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {SRAM2_ADDR[16]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {SRAM2_ADDR[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {SRAM2_ADDR[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {SRAM2_ADDR[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {SRAM2_ADDR[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {SRAM2_ADDR[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {SRAM2_ADDR[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {SRAM2_ADDR[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {SRAM2_ADDR[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {SRAM2_ADDR[9]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {SRAM2_ADDR[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {SRAM2_ADDR[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {SRAM2_ADDR[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {SRAM2_ADDR[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {SRAM2_ADDR[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {SRAM2_ADDR[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {SRAM2_ADDR[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {SRAM2_ADDR[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {SRAM2_ADDR[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SRAM2_ADDR[0]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {Switch[15]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {Switch[14]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {Switch[13]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {Switch[12]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {Switch[11]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {Switch[10]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {Switch[9]}]
endgroup
startgroup
set_property package_pin R4 [get_ports {Switch[8]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {Switch[7]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {Switch[6]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {Switch[5]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {Switch[4]}]
endgroup
startgroup
set_property package_pin K7 [get_ports {Switch[3]}]
endgroup
startgroup
set_property package_pin K2 [get_ports {Switch[2]}]
endgroup
startgroup
set_property package_pin J7 [get_ports {Switch[1]}]
endgroup
startgroup
set_property package_pin J6 [get_ports {Switch[0]}]
endgroup
startgroup
set_property package_pin B6 [get_ports {VGA_B[2]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {VGA_B[1]}]
endgroup
startgroup
set_property package_pin D5 [get_ports {VGA_B[0]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {VGA_G[2]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {VGA_G[1]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {VGA_G[0]}]
endgroup
startgroup
set_property package_pin A4 [get_ports {VGA_R[2]}]
endgroup
startgroup
set_property package_pin C3 [get_ports {VGA_R[1]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {VGA_R[0]}]
endgroup
set_property package_pin "" [get_ports [list  clk_PS2]]
startgroup
set_property package_pin M15 [get_ports SRAM1_EN]
endgroup
startgroup
set_property package_pin M16 [get_ports SRAM1_OE]
endgroup
startgroup
set_property package_pin M18 [get_ports SRAM1_WE]
endgroup
startgroup
set_property package_pin N10 [get_ports SRAM2_EN]
endgroup
startgroup
set_property package_pin R9 [get_ports SRAM2_OE]
endgroup
startgroup
set_property package_pin M9 [get_ports SRAM2_WE]
endgroup
startgroup
set_property package_pin D6 [get_ports VGA_HS]
endgroup
startgroup
set_property package_pin E6 [get_ports VGA_VS]
endgroup
startgroup
set_property package_pin N10 [get_ports SRAM2_EN]
endgroup
set_property package_pin "" [get_ports [list  COM_tsre]]
startgroup
set_property package_pin V7 [get_ports clk_PS2]
endgroup
startgroup
set_property package_pin B9 [get_ports clk_top]
endgroup
startgroup
set_property package_pin B8 [get_ports clk_top]
endgroup
startgroup
set_property package_pin V6 [get_ports PS2_DATA]
endgroup
startgroup
set_property package_pin U10 [get_ports rst]
endgroup
save_constraints
startgroup
set_property package_pin A16 [get_ports COM_data_ready]
endgroup
startgroup
set_property package_pin C14 [get_ports COM_rdn]
endgroup
startgroup
set_property package_pin D14 [get_ports COM_tbre]
endgroup
startgroup
set_property package_pin N9 [get_ports COM_tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports COM_wrn]
endgroup
save_constraints
startgroup
set_property package_pin B9 [get_ports clk_VGA]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/jjj/SAOestCPU\planAhead_pid7700.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 28 00:01:14 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
