In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMAArch64Info.a_gcc_-Os:

AArch64TargetInfo.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

0000000000000008 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE0_4_FUNES1_>:
   8:	mov	w0, #0x0                   	// #0
   c:	ret

0000000000000010 <_ZN4llvm21getTheAArch64leTargetEv>:
  10:	stp	x29, x30, [sp, #-32]!
  14:	adrp	x0, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
  18:	mov	x29, sp
  1c:	stp	x19, x20, [sp, #16]
  20:	add	x20, x0, #0x0
  24:	ldarb	w1, [x20]
  28:	mov	x19, x0
  2c:	tbnz	w1, #0, 4c <_ZN4llvm21getTheAArch64leTargetEv+0x3c>
  30:	mov	x0, x20
  34:	bl	0 <__cxa_guard_acquire>
  38:	cbz	w0, 4c <_ZN4llvm21getTheAArch64leTargetEv+0x3c>
  3c:	add	x0, x20, #0x8
  40:	bl	0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
  44:	mov	x0, x20
  48:	bl	0 <__cxa_guard_release>
  4c:	add	x0, x19, #0x0
  50:	add	x0, x0, #0x8
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZN4llvm21getTheAArch64beTargetEv>:
  60:	stp	x29, x30, [sp, #-48]!
  64:	adrp	x0, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
  68:	mov	x29, sp
  6c:	str	x21, [sp, #32]
  70:	add	x21, x0, #0x0
  74:	stp	x19, x20, [sp, #16]
  78:	add	x20, x21, #0xe0
  7c:	ldarb	w1, [x20]
  80:	mov	x19, x0
  84:	tbnz	w1, #0, a4 <_ZN4llvm21getTheAArch64beTargetEv+0x44>
  88:	mov	x0, x20
  8c:	bl	0 <__cxa_guard_acquire>
  90:	cbz	w0, a4 <_ZN4llvm21getTheAArch64beTargetEv+0x44>
  94:	add	x0, x21, #0xe8
  98:	bl	0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
  9c:	mov	x0, x20
  a0:	bl	0 <__cxa_guard_release>
  a4:	add	x0, x19, #0x0
  a8:	add	x0, x0, #0xe8
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldr	x21, [sp, #32]
  b4:	ldp	x29, x30, [sp], #48
  b8:	ret

00000000000000bc <_ZN4llvm22getTheAArch64_32TargetEv>:
  bc:	stp	x29, x30, [sp, #-48]!
  c0:	adrp	x0, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
  c4:	mov	x29, sp
  c8:	str	x21, [sp, #32]
  cc:	add	x21, x0, #0x0
  d0:	stp	x19, x20, [sp, #16]
  d4:	add	x20, x21, #0x1c0
  d8:	ldarb	w1, [x20]
  dc:	mov	x19, x0
  e0:	tbnz	w1, #0, 100 <_ZN4llvm22getTheAArch64_32TargetEv+0x44>
  e4:	mov	x0, x20
  e8:	bl	0 <__cxa_guard_acquire>
  ec:	cbz	w0, 100 <_ZN4llvm22getTheAArch64_32TargetEv+0x44>
  f0:	add	x0, x21, #0x1c8
  f4:	bl	0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
  f8:	mov	x0, x20
  fc:	bl	0 <__cxa_guard_release>
 100:	add	x0, x19, #0x0
 104:	add	x0, x0, #0x1c8
 108:	ldp	x19, x20, [sp, #16]
 10c:	ldr	x21, [sp, #32]
 110:	ldp	x29, x30, [sp], #48
 114:	ret

0000000000000118 <_ZN4llvm17getTheARM64TargetEv>:
 118:	stp	x29, x30, [sp, #-48]!
 11c:	adrp	x0, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 120:	mov	x29, sp
 124:	str	x21, [sp, #32]
 128:	add	x21, x0, #0x0
 12c:	stp	x19, x20, [sp, #16]
 130:	add	x20, x21, #0x2a0
 134:	ldarb	w1, [x20]
 138:	mov	x19, x0
 13c:	tbnz	w1, #0, 15c <_ZN4llvm17getTheARM64TargetEv+0x44>
 140:	mov	x0, x20
 144:	bl	0 <__cxa_guard_acquire>
 148:	cbz	w0, 15c <_ZN4llvm17getTheARM64TargetEv+0x44>
 14c:	add	x0, x21, #0x2a8
 150:	bl	0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 154:	mov	x0, x20
 158:	bl	0 <__cxa_guard_release>
 15c:	add	x0, x19, #0x0
 160:	add	x0, x0, #0x2a8
 164:	ldp	x19, x20, [sp, #16]
 168:	ldr	x21, [sp, #32]
 16c:	ldp	x29, x30, [sp], #48
 170:	ret

0000000000000174 <_ZN4llvm20getTheARM64_32TargetEv>:
 174:	stp	x29, x30, [sp, #-48]!
 178:	adrp	x0, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 17c:	mov	x29, sp
 180:	str	x21, [sp, #32]
 184:	add	x21, x0, #0x0
 188:	stp	x19, x20, [sp, #16]
 18c:	add	x20, x21, #0x380
 190:	ldarb	w1, [x20]
 194:	mov	x19, x0
 198:	tbnz	w1, #0, 1b8 <_ZN4llvm20getTheARM64_32TargetEv+0x44>
 19c:	mov	x0, x20
 1a0:	bl	0 <__cxa_guard_acquire>
 1a4:	cbz	w0, 1b8 <_ZN4llvm20getTheARM64_32TargetEv+0x44>
 1a8:	add	x0, x21, #0x388
 1ac:	bl	0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 1b0:	mov	x0, x20
 1b4:	bl	0 <__cxa_guard_release>
 1b8:	add	x0, x19, #0x0
 1bc:	add	x0, x0, #0x388
 1c0:	ldp	x19, x20, [sp, #16]
 1c4:	ldr	x21, [sp, #32]
 1c8:	ldp	x29, x30, [sp], #48
 1cc:	ret

00000000000001d0 <LLVMInitializeAArch64TargetInfo>:
 1d0:	stp	x29, x30, [sp, #-32]!
 1d4:	mov	x29, sp
 1d8:	str	x19, [sp, #16]
 1dc:	bl	118 <_ZN4llvm17getTheARM64TargetEv>
 1e0:	adrp	x19, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 1e4:	add	x19, x19, #0x0
 1e8:	mov	x3, x19
 1ec:	adrp	x4, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 1f0:	adrp	x2, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 1f4:	add	x4, x4, #0x0
 1f8:	add	x2, x2, #0x0
 1fc:	adrp	x1, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 200:	add	x1, x1, #0x0
 204:	mov	w5, #0x1                   	// #1
 208:	bl	0 <_ZN4llvm14TargetRegistry14RegisterTargetERNS_6TargetEPKcS4_S4_PFbNS_6Triple8ArchTypeEEb>
 20c:	bl	174 <_ZN4llvm20getTheARM64_32TargetEv>
 210:	mov	x3, x19
 214:	adrp	x4, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 218:	adrp	x2, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 21c:	add	x4, x4, #0x0
 220:	add	x2, x2, #0x0
 224:	adrp	x1, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 228:	add	x1, x1, #0x0
 22c:	mov	w5, #0x1                   	// #1
 230:	bl	0 <_ZN4llvm14TargetRegistry14RegisterTargetERNS_6TargetEPKcS4_S4_PFbNS_6Triple8ArchTypeEEb>
 234:	bl	10 <_ZN4llvm21getTheAArch64leTargetEv>
 238:	mov	x3, x19
 23c:	adrp	x4, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 240:	adrp	x2, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 244:	add	x4, x4, #0x0
 248:	add	x2, x2, #0x0
 24c:	adrp	x1, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 250:	add	x1, x1, #0x0
 254:	mov	w5, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm14TargetRegistry14RegisterTargetERNS_6TargetEPKcS4_S4_PFbNS_6Triple8ArchTypeEEb>
 25c:	bl	60 <_ZN4llvm21getTheAArch64beTargetEv>
 260:	mov	x3, x19
 264:	adrp	x4, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 268:	adrp	x2, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 26c:	add	x4, x4, #0x0
 270:	add	x2, x2, #0x0
 274:	adrp	x1, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 278:	add	x1, x1, #0x0
 27c:	mov	w5, #0x1                   	// #1
 280:	bl	0 <_ZN4llvm14TargetRegistry14RegisterTargetERNS_6TargetEPKcS4_S4_PFbNS_6Triple8ArchTypeEEb>
 284:	bl	bc <_ZN4llvm22getTheAArch64_32TargetEv>
 288:	mov	x3, x19
 28c:	mov	w5, #0x1                   	// #1
 290:	ldr	x19, [sp, #16]
 294:	adrp	x4, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 298:	ldp	x29, x30, [sp], #32
 29c:	add	x4, x4, #0x0
 2a0:	adrp	x2, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 2a4:	adrp	x1, 0 <_ZZ31LLVMInitializeAArch64TargetInfoENUlN4llvm6Triple8ArchTypeEE_4_FUNES1_>
 2a8:	add	x2, x2, #0x0
 2ac:	add	x1, x1, #0x0
 2b0:	b	0 <_ZN4llvm14TargetRegistry14RegisterTargetERNS_6TargetEPKcS4_S4_PFbNS_6Triple8ArchTypeEEb>

Disassembly of section .text._ZN4llvm14RegisterTargetILNS_6Triple8ArchTypeE3ELb1EE12getArchMatchES2_:

0000000000000000 <_ZN4llvm14RegisterTargetILNS_6Triple8ArchTypeE3ELb1EE12getArchMatchES2_>:
   0:	cmp	w0, #0x3
   4:	cset	w0, eq  // eq = none
   8:	ret

Disassembly of section .text._ZN4llvm14RegisterTargetILNS_6Triple8ArchTypeE4ELb1EE12getArchMatchES2_:

0000000000000000 <_ZN4llvm14RegisterTargetILNS_6Triple8ArchTypeE4ELb1EE12getArchMatchES2_>:
   0:	cmp	w0, #0x4
   4:	cset	w0, eq  // eq = none
   8:	ret

Disassembly of section .text._ZN4llvm14RegisterTargetILNS_6Triple8ArchTypeE5ELb1EE12getArchMatchES2_:

0000000000000000 <_ZN4llvm14RegisterTargetILNS_6Triple8ArchTypeE5ELb1EE12getArchMatchES2_>:
   0:	cmp	w0, #0x5
   4:	cset	w0, eq  // eq = none
   8:	ret

Disassembly of section .text._ZN4llvm6TargetC2Ev:

0000000000000000 <_ZN4llvm6TargetC1Ev>:
   0:	stp	xzr, xzr, [x0, #144]
   4:	stp	xzr, xzr, [x0, #160]
   8:	stp	xzr, xzr, [x0, #176]
   c:	stp	xzr, xzr, [x0, #192]
  10:	str	xzr, [x0, #208]
  14:	ret
