<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ad62fe8e-225f-4031-b76c-b24031f5768e</title><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: black; font-family:Georgia, serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 17pt; }
 h2 { color: black; font-family:Georgia, serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11pt; }
 .s1 { color: black; font-family:Georgia, serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11pt; }
 .a, a { color: black; font-family:Georgia, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .p, p { color: black; font-family:Georgia, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; margin:0pt; }
 .s2 { color: #C41230; font-family:Georgia, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s3 { color: black; font-family:"Bookman Old Style", serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s4 { color: black; font-family:Georgia, serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11pt; }
 .s5 { color: black; font-family:Georgia, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s6 { color: black; font-family:"Bookman Old Style", serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 11pt; }
 li {display: block; }
 #l1 {padding-left: 0pt; }
 #l1> li>*:first-child:before {content: "· "; color: black; font-family:"Arial Narrow", sans-serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 11pt; }
 table, tbody {vertical-align: top; overflow: visible; }
</style></head><body><h1 style="padding-top: 1pt;padding-left: 42pt;text-indent: 0pt;text-align: left;">RAJANA RAMA SATYA SAI DURGA PRASAD</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">MS(Research) Candidate</h2><h2 style="padding-top: 1pt;padding-left: 6pt;text-indent: 0pt;line-height: 108%;text-align: left;">Dept. of Electrical Engineering, Indian Institute of Technology Delhi, HauzKhas, New Delhi, India- 110016</h2><h2 style="padding-top: 3pt;text-indent: 0pt;text-align: right;">Contact: +91 8465080929</h2><h2 style="padding-top: 1pt;padding-left: 6pt;text-indent: 29pt;line-height: 108%;text-align: right;"><a href="mailto:eey247517@iitd.ac.in" class="s1" target="_blank">eey247517@iitd.ac.in</a> <a href="mailto:rajanasatyasai@gmail.com" class="s1" target="_blank">rajanasatyasai@gmail.com</a> <a href="https://ramasatyasai.github.io/" class="a" target="_blank">Portfolio-website</a><span class="p"> </span><a href="https://www.linkedin.com/in/rajanasatyasai/" target="_blank">LinkedIn</a></h2><p class="s2" style="padding-top: 9pt;padding-bottom: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">RESEARCH INTERESTS</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;line-height: 108%;text-align: left;">Semiconductor Fabrication, Terahertz Devices, Semiconductor-based Quantum Devices, Quantum Com-puting, 2D Material Devices.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">WORK EXPERIENCE</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><h2 style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Industry</h2><ul id="l1"><li data-list-text="·"><p style="padding-top: 5pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Assistant Systems Engineer in the domain of Information Security in Tata Consultancy Services for the period July 2021 to October 2022</p><h2 style="padding-top: 12pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Research                                        <span class="p">July 2024 – Present</span></h2></li><li data-list-text="·"><h2 style="padding-top: 5pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">M.S (Research) <span class="p">, IIT Delhi, India (July 2024 – Present) Supervisor: </span><a href="https://web.iitd.ac.in/%7Emannasan/" class="a" target="_blank">Prof. </a><a href="https://web.iitd.ac.in/%7Emannasan/" target="_blank">Santanu Manna</a></h2></li><li data-list-text="·"><h2 style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">B.Tech.<span class="p">, SASTRA DEEMED TO BE UNIVERSITY, India (July 2017 – Aug 2021)</span></h2><h2 style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;line-height: 108%;text-align: left;">Thesis: <span class="p">Random Number Generation And Image Processing Operations Using Quantum Supervisor: </span><a href="https://scholar.google.com/citations?user=Rb_2whEAAAAJ&amp;hl=en" class="a" target="_blank">Prof. Padmapriya </a><a href="https://scholar.google.com/citations?user=Rb_2whEAAAAJ&amp;hl=en" target="_blank">Pravinkumar</a></h2><h2 style="padding-top: 12pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Teaching Assistanship                               <span class="p">July 2024 - Present</span></h2></li><li data-list-text="·"><p style="padding-top: 5pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">Introduction to Electrical Engineering (ELL101), EE, IIT Delhi, during 2024-2025 (Fall Semester).</p></li><li data-list-text="·"><p style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">Introduction to Electrical Engineering Lab (ELP101), EE, IIT Delhi, during 2024-2025 (Spring Semester).</p></li><li data-list-text="·"><p style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">Quantum Electronics (ELL745), EE, IIT Delhi, during 2024-2025 (Spring Semester).</p></li><li data-list-text="·"><p style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">Digital Electronics (ELL201), EE, IIT Delhi, during 2025-2026 (Fall Semester).</p></li><li data-list-text="·"><p style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">Digital Electronics (ELL1401), EE, IIT Delhi, during 2025-2026 (Fall Semester).</p><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">EDUCATION</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><h2 style="padding-top: 4pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Masters (M.S (Research) in Integrated Electronics and Circuits, Electrical Engineering</h2><p class="s3" style="padding-left: 22pt;text-indent: 0pt;text-align: justify;">July 2024 - Present</p><h2 style="padding-left: 22pt;text-indent: 0pt;text-align: left;">IIT Delhi, New Delhi</h2><p style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">CGPA: 8.6/10.0</p><p class="s3" style="padding-left: 22pt;text-indent: 0pt;text-align: justify;">Related courses: Quantum Electronics (ELL745), Semiconductor Processing Lab (ELP830), Physics of Semiconductor Devices and Control(PYL702), Technology of RF and Microwave Solid State Devices (CRL725), Quantum Optics (PYL748), Integrated Photonics (OPL714), Selected Topics in RFDT-III (Quantum Communications - CRL733) and MS Research Project (ELD895)</p><h2 style="padding-top: 6pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Bachelor of Technology (B. Tech.) in Electrical and Electronics Engineering  <span class="s3">2017-2021</span></h2><h2 style="padding-left: 22pt;text-indent: 0pt;text-align: left;">SASTRA DEEMED TO BE UNIVERSITY, Tamil Nadu</h2><p style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">CGPA: 8.225/10.0</p><table style="border-collapse:collapse;margin-left:19.864pt" cellspacing="0"><tr style="height:43pt"><td style="width:432pt"><p class="s4" style="padding-left: 2pt;text-indent: 0pt;line-height: 11pt;text-align: left;">Intermediate</p><p class="s4" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">Aditya Junior College, Bhimavaram, West Godavari, Andhra Pradesh.</p><p class="s5" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">Percentage: 98.0</p></td><td style="width:61pt"><p class="s6" style="padding-right: 2pt;text-indent: 0pt;line-height: 11pt;text-align: right;">2017</p></td></tr><tr style="height:43pt"><td style="width:432pt"><p class="s4" style="padding-top: 2pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">High School</p><p class="s4" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">Bhashyam High School, Bhimavaram, West Godavari, Andhra Pradesh.</p><p class="s5" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;line-height: 12pt;text-align: left;">CGPA: 9.8/10.0</p></td><td style="width:61pt"><p class="s6" style="padding-top: 2pt;padding-right: 2pt;text-indent: 0pt;text-align: right;">2015</p></td></tr></table><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">PROJECTS</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="·"><h2 style="padding-left: 22pt;text-indent: -8pt;line-height: 107%;text-align: justify;">Log-Periodic Antenna for THz Applications <span class="p">(</span>2024–Present<span class="p">) – Ongoing MS (Research) project involving design, EM simulation, and fabrication of planar log-periodic antennas for terahertz frequency applications. Work includes cleanroom processing, antenna characterization, and optimizing radiation efficiency at THz bands for communication and sensing applications. </span><span class="s3">Skills: Antenna Design, HFSS, Semiconductor Fabrication, THz Devices.</span></h2></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 107%;text-align: justify;"><b>Router 1x3 RTL Design and Verification </b>(<b>2023</b>) – Designed and verified a router that accepts 8-bit data packets on a single input port and directs them to one of three output channels. Created a full RTL design in Verilog/SystemVerilog and validated functionality through FPGA tools and simulation environments. <span class="s3">Skills: Verilog, SystemVerilog, Vivado, Quartus Prime, ModelSim. </span>(VLSI Training Project)</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 106%;text-align: justify;"><b>AHB-APB Bridge Protocol Verification </b>(<b>2023</b>) – Developed a UVM-based testbench to ensure AHB-APB bridge protocol compliance with ARM AMBA standards. Built constrained-random stim-ulus and coverage models, significantly improving verification confidence and SoC reliability. <span class="s3">Skills: Verilog, SystemVerilog, UVM, QuestaSim. </span>(VLSI Training Project)</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 107%;text-align: justify;"><b>Quantum Random Number Generation and Image Processing </b>(<b>2021</b>) – Built quantum cir-cuits exploiting superposition and entanglement to generate secure random numbers, enhancing cryp-tographic security. Also developed a quantum-to-classical mapping workflow to process images, demon-strating how quantum methods can accelerate classical image analysis. <span class="s3">Skills: Qiskit, Python, Image Processing. </span>(Bachelor Thesis Project)</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">SCHOLARSHIPS AND NATIONAL EXAMINATION</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="·"><h2 style="padding-left: 22pt;text-indent: -8pt;text-align: left;">Teaching Assistant scholarship in M.S (Research)<span class="p">.</span></h2><p style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">at IIT Delhi, from Ministry of Human Resource Development (MHRD).</p></li><li data-list-text="·"><h2 style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">GATE <span class="p">Qualified-2024.</span></h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">COURSES AND WEBINARS</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><h2 style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Hardware &amp; Device Training</h2><p style="padding-top: 5pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">.</p></li><li data-list-text="·"><p style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Certified in <b>LabVIEW Programming and Instrumentation </b>(<b>2024</b>) – measurement automation, experimental control, and hardware–software integration.</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Completed <b>Advanced VLSI Design and Verification </b>(Maven Silicon, <b>2023</b>) – industry-level train-ing in CMOS circuits, UVM, SystemVerilog, and chip verification workflows.</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;text-align: left;">Successfully completed <b>Quantum Computing using Indigenous Simulator (QSim) </b>(CDAC India,</p><h2 style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">2023<span class="p">) – simulated and benchmarked quantum circuits on India’s national quantum framework.</span></h2></li><li data-list-text="·"><p style="padding-top: 2pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: justify;">Obtained the <b>Womanium Quantum Hardware Certificate </b>(<b>2022</b>) – foundational training in quan-tum hardware platforms, qubit devices, and experimental techniques.</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: justify;">Gained hands-on training on <b>Nanomaterials and Nanodevices </b>(Impulse Technology, <b>2025</b>) – prac-tical exposure to RESCU (DFT+DFPT) and NanoDcal (DFT+NEGF) solvers for nanoscale device modeling</p><h2 style="padding-top: 2pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Recognitions &amp; Quantum Programs</h2></li><li data-list-text="·"><p style="padding-top: 5pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Selected for the prestigious <b>IBM Qiskit Advocate Program </b>(<b>2025</b>) – recognition for contributions to the global quantum community, beginning at Tier-0 level.</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Completed the <b>Qiskit Global Summer School </b>(IBM, <b>2025</b>, 2024, 2023, 2020) – intensive two-week global program on quantum algorithms, chemistry, and hardware integration.</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Awarded the <b>Womanium Global Quantum+AI </b>(<b>2024</b>, 2023) and <b>Quantum Sensing </b>(2023) certifications – bridging quantum computing, AI, and sensor technology.</p></li><li data-list-text="·"><p style="padding-top: 1pt;padding-left: 22pt;text-indent: -8pt;line-height: 108%;text-align: left;">Achieved distinctions in <b>IBM Quantum Challenges </b>– competitive problem-solving in quantum al-gorithms and applications (<b>2023 Spring</b>; <b>2022 Fall, Advanced</b>; <b>2021 Africa</b>).</p></li></ul><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">COMPETENCIES</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><h2 style="padding-top: 5pt;padding-left: 38pt;text-indent: 0pt;line-height: 108%;text-align: left;">Programming Languages    <span class="p">C, C++, Python, MATLAB, Verilog, SystemVerilog </span>EDA &amp; Verification Tools   <span class="p">Quartus Prime, ModelSim, QuestaSim, Vivado, UVM </span>Scientific/Quantum Tools   <span class="p">Qiskit, MATLAB</span></h2><h2 style="padding-left: 38pt;text-indent: 0pt;line-height: 108%;text-align: left;">Embedded Platforms      <span class="p">Arduino, Raspberry Pi </span>Office/Documentation      <span class="p">Microsoft Office, LaTeX, Overleaf </span>Operating Systems       <span class="p">Windows, Linux (with Shell Scripting) </span>Languages            <span class="p">English, Telugu, Hindi, Tamil</span></h2><p class="s2" style="padding-top: 12pt;padding-bottom: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">SEMICONDUCTOR FABRICATION &amp; RESEARCH TOOLS</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><h2 style="padding-top: 5pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Cleanroom Processes         <span class="p">Exposure to cleanroom protocols and semiconductor fabrication</span></h2><h2 style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Layout Design Tools          <span class="p">KLayout, Clewin (GDS file preparation for lithography)</span></h2><h2 style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Simulation Tools             <span class="p">Ansys HFSS (antenna simulations)</span></h2><h2 style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Design &amp; CAD               <span class="p">AutoCAD (antenna and device structure design)</span></h2><h2 style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Data Analysis                <span class="p">MATLAB, Python, OriginPro (plotting)</span></h2><h2 style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Measurement &amp; Instrumentation   <span class="p">LabVIEW (experimental control, automation)</span></h2><p style="text-indent: 0pt;text-align: left;"/><h2 style="padding-top: 1pt;padding-left: 22pt;text-indent: 16pt;line-height: 202%;text-align: left;">Collaboration Tools           <span class="p">GitHub (version control and research code management) </span><span class="s2">INTERESTS AND ACTIVITIES</span></h2><p style="padding-top: 6pt;padding-left: 38pt;text-indent: 0pt;line-height: 147%;text-align: left;">Swimming, Cycling Listening to Music</p><p style="padding-left: 38pt;text-indent: 0pt;line-height: 12pt;text-align: left;">Playing Badminton and Billiards</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 22pt;text-indent: 16pt;line-height: 210%;text-align: left;">Exploring new places and cultures; continuous learning <span style=" color: #C41230;">REFERENCE</span></p><h2 style="padding-top: 5pt;padding-left: 38pt;text-indent: 0pt;line-height: 108%;text-align: left;">Prof. Santanu Manna<span class="p">, Department of Electrical Engineering, IIT Delhi, 110016, India. Email: </span><a href="mailto:mannasan@ee.iitd.ac.in">mannasan@ee.iitd.ac.in</a></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-bottom: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">DECLARATION</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"/><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 38pt;text-indent: 0pt;text-align: left;">I do hereby declare that the information furnished above is true to the best of my knowledge.</p><p style="padding-top: 7pt;padding-left: 325pt;text-indent: 0pt;text-align: left;">Rajana Rama Satya Sai Durga Prasad</p></body></html>
