module test(sel1, sel0, load, en_ct, D, empty, full, pp, en, reset);
	input empty, full, pp, en, reset;
	output sel1, sel0, load, en_ct, D;
	
	assign sel1 = (~full) & en & (~reset);
	assign sel0 = reset | ((~full) & (~pp) & en);
	assign load = reset;
	assign en_ct = en & (~reset);
	assign D = (~empty) & pp & en & (~reset);
endmodule
