{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@266:276@HdlIdDef", "reg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@269:279", "reg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@264:274", "reg [31:BYTES_PER_BEAT_WIDTH_DEST]   up_dma_dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@262:272", "reg       up_axis_xlast = 1'b1;\n\nreg [31:BYTES_PER_BEAT_WIDTH_DEST]   up_dma_dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@263:273", "\nreg [31:BYTES_PER_BEAT_WIDTH_DEST]   up_dma_dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\n"], ["hdl/library/axi_dmac/axi_dmac.v@265:275", "reg [31:BYTES_PER_BEAT_WIDTH_SRC]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\n"]], "Diff Content": {"Delete": [[271, "wire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"]], "Add": [[271, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\n"], [271, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\n"], [271, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\n"], [271, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\n"], [271, "reg up_dma_cyclic = CYCLIC;\n"], [271, "wire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"]]}}