// Seed: 1583595940
module module_0 #(
    parameter id_5 = 32'd93,
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3
);
  inout tri0 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1 == -1 !== id_1;
  parameter id_4 = -1;
  string _id_5, id_6;
  assign id_6 = id_3;
  wire [-1 'b0 : id_5] _id_7;
  assign id_5 = ~id_3;
  always $signed(id_5);
  ;
  assign id_1 = id_6;
  assign id_6 = "";
  wire [-1 'd0 : {  -1  {  id_7  }  }] id_8;
  logic id_9 = id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd92
) (
    id_1,
    id_2[id_7 : ""],
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_4[-1] = 1'h0;
  logic [7:0][-1 'd0] id_8 = id_7;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_8
  );
endmodule
