_MASK 0x1
#define BUS_CNTL_IND__BIOS_ROM_WRT_EN__SHIFT 0x0
#define BUS_CNTL_IND__BIOS_ROM_DIS_MASK 0x2
#define BUS_CNTL_IND__BIOS_ROM_DIS__SHIFT 0x1
#define BUS_CNTL_IND__PMI_IO_DIS_MASK 0x4
#define BUS_CNTL_IND__PMI_IO_DIS__SHIFT 0x2
#define BUS_CNTL_IND__PMI_MEM_DIS_MASK 0x8
#define BUS_CNTL_IND__PMI_MEM_DIS__SHIFT 0x3
#define BUS_CNTL_IND__PMI_BM_DIS_MASK 0x10
#define BUS_CNTL_IND__PMI_BM_DIS__SHIFT 0x4
#define BUS_CNTL_IND__PMI_INT_DIS_MASK 0x20
#define BUS_CNTL_IND__PMI_INT_DIS__SHIFT 0x5
#define BUS_CNTL_IND__VGA_REG_COHERENCY_DIS_MASK 0x40
#define BUS_CNTL_IND__VGA_REG_COHERENCY_DIS__SHIFT 0x6
#define BUS_CNTL_IND__VGA_MEM_COHERENCY_DIS_MASK 0x80
#define BUS_CNTL_IND__VGA_MEM_COHERENCY_DIS__SHIFT 0x7
#define BUS_CNTL_IND__BIF_ERR_RTR_BKPRESSURE_EN_MASK 0x100
#define BUS_CNTL_IND__BIF_ERR_RTR_BKPRESSURE_EN__SHIFT 0x8
#define BUS_CNTL_IND__SET_AZ_TC_MASK 0x1c00
#define BUS_CNTL_IND__SET_AZ_TC__SHIFT 0xa
#define BUS_CNTL_IND__SET_MC_TC_MASK 0xe000
#define BUS_CNTL_IND__SET_MC_TC__SHIFT 0xd
#define BUS_CNTL_IND__ZERO_BE_WR_EN_MASK 0x10000
#define BUS_CNTL_IND__ZERO_BE_WR_EN__SHIFT 0x10
#define BUS_CNTL_IND__ZERO_BE_RD_EN_MASK 0x20000
#define BUS_CNTL_IND__ZERO_BE_RD_EN__SHIFT 0x11
#define BUS_CNTL_IND__RD_STALL_IO_WR_MASK 0x40000
#define BUS_CNTL_IND__RD_STALL_IO_WR__SHIFT 0x12
#define CONFIG_CNTL_IND__CFG_VGA_RAM_EN_MASK 0x1
#define CONFIG_CNTL_IND__CFG_VGA_RAM_EN__SHIFT 0x0
#define CONFIG_CNTL_IND__VGA_DIS_MASK 0x2
#define CONFIG_CNTL_IND__VGA_DIS__SHIFT 0x1
#define CONFIG_CNTL_IND__GENMO_MONO_ADDRESS_B_MASK 0x4
#define CONFIG_CNTL_IND__GENMO_MONO_ADDRESS_B__SHIFT 0x2
#define CONFIG_CNTL_IND__GRPH_ADRSEL_MASK 0x18
#define CONFIG_CNTL_IND__GRPH_ADRSEL__SHIFT 0x3
#define CONFIG_MEMSIZE_IND__CONFIG_MEMSIZE_MASK 0xffffffff
#define CONFIG_MEMSIZE_IND__CONFIG_MEMSIZE__SHIFT 0x0
#define CONFIG_F0_BASE_IND__F0_BASE_MASK 0xffffffff
#define CONFIG_F0_BASE_IND__F0_BASE__SHIFT 0x0
#define CONFIG_APER_SIZE_IND__APER_SIZE_MASK 0xffffffff
#define CONFIG_APER_SIZE_IND__APER_SIZE__SHIFT 0x0
#define CONFIG_REG_APER_SIZE_IND__REG_APER_SIZE_MASK 0xfffff
#define CONFIG_REG_APER_SIZE_IND__REG_APER_SIZE__SHIFT 0x0
#define BIF_SCRATCH0_IND__BIF_SCRATCH0_MASK 0xffffffff
#define BIF_SCRATCH0_IND__BIF_SCRATCH0__SHIFT 0x0
#define BIF_SCRATCH1_IND__BIF_SCRATCH1_MASK 0xffffffff
#define BIF_SCRATCH1_IND__BIF_SCRATCH1__SHIFT 0x0
#define BX_RESET_EN_IND__COR_RESET_EN_MASK 0x1
#define BX_RESET_EN_IND__COR_RESET_EN__SHIFT 0x0
#define BX_RESET_EN_IND__REG_RESET_EN_MASK 0x2
#define BX_RESET_EN_IND__REG_RESET_EN__SHIFT 0x1
#define BX_RESET_EN_IND__STY_RESET_EN_MASK 0x4
#define BX_RESET_EN_IND__STY_RESET_EN__SHIFT 0x2
#define MM_CFGREGS_CNTL_IND__MM_CFG_FUNC_SEL_MASK 0x7
#define MM_CFGREGS_CNTL_IND__MM_CFG_FUNC_SEL__SHIFT 0x0
#define MM_CFGREGS_CNTL_IND__MM_WR_TO_CFG_EN_MASK 0x8
#define MM_CFGREGS_CNTL_IND__MM_WR_TO_CFG_EN__SHIFT 0x3
#define HW_DEBUG_IND__HW_00_DEBUG_MASK 0x1
#define HW_DEBUG_IND__HW_00_DEBUG__SHIFT 0x0
#define HW_DEBUG_IND__HW_01_DEBUG_MASK 0x2
#define HW_DEBUG_IND__HW_01_DEBUG__SHIFT 0x1
#define HW_DEBUG_IND__HW_02_DEBUG_MASK 0x4
#define HW_DEBUG_IND__HW_02_DEBUG__SHIFT 0x2
#define HW_DEBUG_IND__HW_03_DEBUG_MASK 0x8
#define HW_DEBUG_IND__HW_03_DEBUG__SHIFT 0x3
#define HW_DEBUG_IND__HW_04_DEBUG_MASK 0x10
#define HW_DEBUG_IND__HW_04_DEBUG__SHIFT 0x4
#define HW_DEBUG_IND__HW_05_DEBUG_MASK 0x20
#define HW_DEBUG_IND__HW_05_DEBUG__SHIFT 0x5
#define HW_DEBUG_IND__HW_06_DEBUG_MASK 0x40
#define HW_DEBUG_IND__HW_06_DEBUG__SHIFT 0x6
#define HW_DEBUG_IND__HW_07_DEBUG_MASK 0x80
#define HW_DEBUG_IND__HW_07_DEBUG__SHIFT 0x7
#define HW_DEBUG_IND__HW_08_DEBUG_MASK 0x100
#define HW_DEBUG_IND__HW_08_DEBUG__SHIFT 0x8
#define HW_DEBUG_IND__HW_09_DEBUG_MASK 0x200
#define HW_DEBUG_IND__HW_09_DEBUG__SHIFT 0x9
#define HW_DEBUG_IND__HW_10_DEBUG_MASK 0x400
#define HW_DEBUG_IND__HW_10_DEBUG__SHIFT 0xa
#define HW_DEBUG_IND__HW_11_DEBUG_MASK 0x800
#define HW_DEBUG_IND__HW_11_DEBUG__SHIFT 0xb
#define HW_DEBUG_IND__HW_12_DEBUG_MASK 0x1000
#define HW_DEBUG_IND__HW_12_DEBUG__SHIFT 0xc
#define HW_DEBUG_IND__HW_13_DEBUG_MASK 0x2000
#define HW_DEBUG_IND__HW_13_DEBUG__SHIFT 0xd
#define HW_DEBUG_IND__HW_14_DEBUG_MASK 0x4000
#define HW_DEBUG_IND__HW_14_DEBUG__SHIFT 0xe
#define HW_DEBUG_IND__HW_15_DEBUG_MASK 0x8000
#define HW_DEBUG_IND__HW_15_DEBUG__SHIFT 0xf
#define HW_DEBUG_IND__HW_16_DEBUG_MASK 0x10000
#define HW_DEBUG_IND__HW_16_DEBUG__SHIFT 0x10
#define HW_DEBUG_IND__HW_17_DEBUG_MASK 0x20000
#define HW_DEBUG_IND__HW_17_DEBUG__SHIFT 0x11
#define HW_DEBUG_IND__HW_18_DEBUG_MASK 0x40000
#define HW_DEBUG_IND__HW_18_DEBUG__SHIFT 0x12
#define HW_DEBUG_IND__HW_19_DEBUG_MASK 0x80000
#define HW_DEBUG_IND__HW_19_DEBUG__SHIFT 0x13
#define HW_DEBUG_IND__HW_20_DEBUG_MASK 0x100000
#define HW_DEBUG_IND__HW_20_DEBUG__SHIFT 0x14
#define HW_DEBUG_IND__HW_21_DEBUG_MASK 0x200000
#define HW_DEBUG_IND__HW_21_DEBUG__SHIFT 0x15
#define HW_DEBUG_IND__HW_22_DEBUG_MASK 0x400000
#define HW_DEBUG_IND__HW_22_DEBUG__SHIFT 0x16
#define HW_DEBUG_IND__HW_23_DEBUG_MASK 0x800000
#define HW_DEBUG_IND__HW_23_DEBUG__SHIFT 0x17
#define HW_DEBUG_IND__HW_24_DEBUG_MASK 0x1000000
#define HW_DEBUG_IND__HW_24_DEBUG__SHIFT 0x18
#define HW_DEBUG_IND__HW_25_DEBUG_MASK 0x2000000
#define HW_DEBUG_IND__HW_25_DEBUG__SHIFT 0x19
#define HW_DEBUG_IND__HW_26_DEBUG_MASK 0x4000000
#define HW_DEBUG_IND__HW_26_DEBUG__SHIFT 0x1a
#define HW_DEBUG_IND__HW_27_DEBUG_MASK 0x8000000
#define HW_DEBUG_IND__HW_27_DEBUG__SHIFT 0x1b
#define HW_DEBUG_IND__HW_28_DEBUG_MASK 0x10000000
#define HW_DEBUG_IND__HW_28_DEBUG__SHIFT 0x1c
#define HW_DEBUG_IND__HW_29_DEBUG_MASK 0x20000000
#define HW_DEBUG_IND__HW_29_DEBUG__SHIFT 0x1d
#define HW_DEBUG_IND__HW_30_DEBUG_MASK 0x40000000
#define HW_DEBUG_IND__HW_30_DEBUG__SHIFT 0x1e
#define HW_DEBUG_IND__HW_31_DEBUG_MASK 0x80000000
#define HW_DEBUG_IND__HW_31_DEBUG__SHIFT 0x1f
#define MASTER_CREDIT_CNTL_IND__BIF_MC_RDRET_CREDIT_MASK 0x7f
#define MASTER_CREDIT_CNTL_IND__BIF_MC_RDRET_CREDIT__SHIFT 0x0
#define MASTER_CREDIT_CNTL_IND__BIF_AZ_RDRET_CREDIT_MASK 0x3f0000
#define MASTER_CREDIT_CNTL_IND__BIF_AZ_RDRET_CREDIT__SHIFT 0x10
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_SRBM_REQ_CREDIT_MASK 0x1f
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_SRBM_REQ_CREDIT__SHIFT 0x0
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_VGA_REQ_CREDIT_MASK 0x1e0
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_VGA_REQ_CREDIT__SHIFT 0x5
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_HDP_REQ_CREDIT_MASK 0x7c00
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_HDP_REQ_CREDIT__SHIFT 0xa
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_ROM_REQ_CREDIT_MASK 0x8000
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_ROM_REQ_CREDIT__SHIFT 0xf
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_AZ_REQ_CREDIT_MASK 0x100000
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_AZ_REQ_CREDIT__SHIFT 0x14
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_XDMA_REQ_CREDIT_MASK 0x7e000000
#define SLAVE_REQ_CREDIT_CNTL_IND__BIF_XDMA_REQ_CREDIT__SHIFT 0x19
#define BX_RESET_CNTL_IND__LINK_TRAIN_EN_MASK 0x1
#define BX_RESET_CNTL_IND__LINK_TRAIN_EN__SHIFT 0x0
#define INTERRUPT_CNTL_IND__IH_DUMMY_RD_OVERRIDE_MASK 0x1
#define INTERRUPT_CNTL_IND__IH_DUMMY_RD_OVERRIDE__SHIFT 0x0
#define INTERRUPT_CNTL_IND__IH_DUMMY_RD_EN_MASK 0x2
#define INTERRUPT_CNTL_IND__IH_DUMMY_RD_EN__SHIFT 0x1
#define INTERRUPT_CNTL_IND__IH_REQ_NONSNOOP_EN_MASK 0x8
#define INTERRUPT_CNTL_IND__IH_REQ_NONSNOOP_EN__SHIFT 0x3
#define INTERRUPT_CNTL_IND__IH_INTR_DLY_CNTR_MASK 0xf0
#define INTERRUPT_CNTL_IND__IH_INTR_DLY_CNTR__SHIFT 0x4
#define INTERRUPT_CNTL_IND__GEN_IH_INT_EN_MASK 0x100
#define INTERRUPT_CNTL_IND__GEN_IH_INT_EN__SHIFT 0x8
#define INTERRUPT_CNTL_IND__GEN_GPIO_INT_EN_MASK 0x1e00
#define INTERRUPT_CNTL_IND__GEN_GPIO_INT_EN__SHIFT 0x9
#define INTERRUPT_CNTL_IND__SELECT_INT_GPIO_OUTPUT_MASK 0x6000
#define INTERRUPT_CNTL_IND__SELECT_INT_GPIO_OUTPUT__SHIFT 0xd
#define INTERRUPT_CNTL_IND__BIF_RB_REQ_NONSNOOP_EN_MASK 0x8000
#define INTERRUPT_CNTL_IND__BIF_RB_REQ_NONSNOOP_EN__SHIFT 0xf
#define INTERRUPT_CNTL2_IND__IH_DUMMY_RD_ADDR_MASK 0xffffffff
#define INTERRUPT_CNTL2_IND__IH_DUMMY_RD_ADDR__SHIFT 0x0
#define BIF_DEBUG_CNTL_IND__DEBUG_EN_MASK 0x1
#define BIF_DEBUG_CNTL_IND__DEBUG_EN__SHIFT 0x0
#define BIF_DEBUG_CNTL_IND__DEBUG_MULTIBLOCKEN_MASK 0x2
#define BIF_DEBUG_CNTL_IND__DEBUG_MULTIBLOCKEN__SHIFT 0x1
#define BIF_DEBUG_CNTL_IND__DEBUG_OUT_EN_MASK 0x4
#define BIF_DEBUG_CNTL_IND__DEBUG_OUT_EN__SHIFT 0x2
#define BIF_DEBUG_CNTL_IND__DEBUG_PAD_SEL_MASK 0x8
#define BIF_DEBUG_CNTL_IND__DEBUG_PAD_SEL__SHIFT 0x3
#define BIF_DEBUG_CNTL_IND__DEBUG_BYTESEL_BLK1_MASK 0x10
#define BIF_DEBUG_CNTL_IND__DEBUG_BYTESEL_BLK1__SHIFT 0x4
#define BIF_DEBUG_CNTL_IND__DEBUG_BYTESEL_BLK2_MASK 0x20
#define BIF_DEBUG_CNTL_IND__DEBUG_BYTESEL_BLK2__SHIFT 0x5
#define BIF_DEBUG_CNTL_IND__DEBUG_SYNC_EN_MASK 0x40
#define BIF_DEBUG_CNTL_IND__DEBUG_SYNC_EN__SHIFT 0x6
#define BIF_DEBUG_CNTL_IND__DEBUG_SWAP_MASK 0x80
#define BIF_DEBUG_CNTL_IND__DEBUG_SWAP__SHIFT 0x7
#define BIF_DEBUG_CNTL_IND__DEBUG_IDSEL_BLK1_MASK 0x1f00
#define BIF_DEBUG_CNTL_IND__DEBUG_IDSEL_BLK1__SHIFT 0x8
#define BIF_DEBUG_CNTL_IND__DEBUG_IDSEL_BLK2_MASK 0x1f0000
#define BIF_DEBUG_CNTL_IND__DEBUG_IDSEL_BLK2__SHIFT 0x10
#define BIF_DEBUG_CNTL_IND__DEBUG_IDSEL_XSP_MASK 0x1000000
#define BIF_DEBUG_CNTL_IND__DEBUG_IDSEL_XSP__SHIFT 0x18
#define BIF_DEBUG_CNTL_IND__DEBUG_SYNC_CLKSEL_MASK 0xc0000000
#define BIF_DEBUG_CNTL_IND__DEBUG_SYNC_CLKSEL__SHIFT 0x1e
#define BIF_DEBUG_MUX_IND__DEBUG_MUX_BLK1_MASK 0x3f
#define BIF_DEBUG_MUX_IND__DEBUG_MUX_BLK1__SHIFT 0x0
#define BIF_DEBUG_MUX_IND__DEBUG_MUX_BLK2_MASK 0x3f00
#define BIF_DEBUG_MUX_IND__DEBUG_MUX_BLK2__SHIFT 0x8
#define BIF_DEBUG_OUT_IND__DEBUG_OUTPUT_MASK 0x1ffff
#define BIF_DEBUG_OUT_IND__DEBUG_OUTPUT__SHIFT 0x0
#define HDP_REG_COHERENCY_FLUSH_CNTL_IND__HDP_REG_FLUSH_ADDR_MASK 0x1
#define HDP_REG_COHERENCY_FLUSH_CNTL_IND__HDP_REG_FLUSH_ADDR__SHIFT 0x0
#define HDP_MEM_COHERENCY_FLUSH_CNTL_IND__HDP_MEM_FLUSH_ADDR_MASK 0x1
#define HDP_MEM_COHERENCY_FLUSH_CNTL_IND__HDP_MEM_FLUSH_ADDR__SHIFT 0x0
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_A_MASK 0x1
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_A__SHIFT 0x0
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SEL_MASK 0x2
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SEL__SHIFT 0x1
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_MODE_MASK 0x4
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_MODE__SHIFT 0x2
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SPARE_MASK 0x18
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SPARE__SHIFT 0x3
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN0_MASK 0x20
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN0__SHIFT 0x5
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN1_MASK 0x40
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN1__SHIFT 0x6
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN2_MASK 0x80
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN2__SHIFT 0x7
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN3_MASK 0x100
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SN3__SHIFT 0x8
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SLEWN_MASK 0x200
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SLEWN__SHIFT 0x9
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_WAKE_MASK 0x400
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_WAKE__SHIFT 0xa
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SCHMEN_MASK 0x800
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_SCHMEN__SHIFT 0xb
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_CNTL_EN_MASK 0x1000
#define CLKREQB_PAD_CNTL_IND__CLKREQB_PAD_CNTL_EN__SHIFT 0xc
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_A_MASK 0x1
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_A__SHIFT 0x0
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SEL_MASK 0x2
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SEL__SHIFT 0x1
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_MODE_MASK 0x4
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_MODE__SHIFT 0x2
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SPARE_MASK 0x18
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SPARE__SHIFT 0x3
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN0_MASK 0x20
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN0__SHIFT 0x5
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN1_MASK 0x40
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN1__SHIFT 0x6
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN2_MASK 0x80
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN2__SHIFT 0x7
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN3_MASK 0x100
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SN3__SHIFT 0x8
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SLEWN_MASK 0x200
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SLEWN__SHIFT 0x9
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_WAKE_MASK 0x400
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_WAKE__SHIFT 0xa
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SCHMEN_MASK 0x800
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_SCHMEN__SHIFT 0xb
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_CNTL_EN_MASK 0x1000
#define SMBDAT_PAD_CNTL_IND__SMBDAT_PAD_CNTL_EN__SHIFT 0xc
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_A_MASK 0x1
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_A__SHIFT 0x0
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SEL_MASK 0x2
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SEL__SHIFT 0x1
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_MODE_MASK 0x4
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_MODE__SHIFT 0x2
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SPARE_MASK 0x18
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SPARE__SHIFT 0x3
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN0_MASK 0x20
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN0__SHIFT 0x5
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN1_MASK 0x40
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN1__SHIFT 0x6
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN2_MASK 0x80
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN2__SHIFT 0x7
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN3_MASK 0x100
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SN3__SHIFT 0x8
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SLEWN_MASK 0x200
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SLEWN__SHIFT 0x9
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_WAKE_MASK 0x400
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_WAKE__SHIFT 0xa
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SCHMEN_MASK 0x800
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_SCHMEN__SHIFT 0xb
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_CNTL_EN_MASK 0x1000
#define SMBCLK_PAD_CNTL_IND__SMBCLK_PAD_CNTL_EN__SHIFT 0xc
#define BIF_XDMA_LO_IND__BIF_XDMA_LOWER_BOUND_MASK 0x1fffffff
#define BIF_XDMA_LO_IND__BIF_XDMA_LOWER_BOUND__SHIFT 0x0
#define BIF_XDMA_LO_IND__BIF_XDMA_APER_EN_MASK 0x80000000
#define BIF_XDMA_LO_IND__BIF_XDMA_APER_EN__SHIFT 0x1f
#define BIF_XDMA_HI_IND__BIF_XDMA_UPPER_BOUND_MASK 0x1fffffff
#define BIF_XDMA_HI_IND__BIF_XDMA_UPPER_BOUND__SHIFT 0x0
#define BIF_FEATURES_CONTROL_MISC_IND__MST_BIF_REQ_EP_DIS_MASK 0x1
#define BIF_FEATURES_CONTROL_MISC_IND__MST_BIF_REQ_EP_DIS__SHIFT 0x0
#define BIF_FEATURES_CONTROL_MISC_IND__SLV_BIF_CPL_EP_DIS_MASK 0x2
#define BIF_FEATURES_CONTROL_MISC_IND__SLV_BIF_CPL_EP_DIS__SHIFT 0x1
#define BIF_FEATURES_CONTROL_MISC_IND__BIF_SLV_REQ_EP_DIS_MASK 0x4
#define BIF_FEATURES_CONTROL_MISC_IND__BIF_SLV_REQ_EP_DIS__SHIFT 0x2
#define BIF_FEATURES_CONTROL_MISC_IND__BIF_MST_CPL_EP_DIS_MASK 0x8
#define BIF_FEATURES_CONTROL_MISC_IND__BIF_MST_CPL_EP_DIS__SHIFT 0x3
#define BIF_FEATURES_CONTROL_MISC_IND__UR_PSN_PKT_REPORT_POISON_DIS_MASK 0x10
#define BIF_FEATURES_CONTROL_MISC_IND__UR_PSN_PKT_REPORT_POISON_DIS__SHIFT 0x4
#define BIF_FEATURES_CONTROL_MISC_IND__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS_MASK 0x20
#define BIF_FEATURES_CONTROL_MISC_IND__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS__SHIFT 0x5
#define BIF_FEATURES_CONTROL_MISC_IND__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS_MASK 0x40
#define BIF_FEATURES_CONTROL_MISC_IND__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS__SHIFT 0x6
#define BIF_FEATURES_CONTROL_MISC_IND__PLL_SWITCH_IMPCTL_CAL_DONE_DIS_MASK 0x80
#define BIF_FEATURES_CONTROL_MISC_IND__PLL_SWITCH_IMPCTL_CAL_DONE_DIS__SHIFT 0x7
#define BIF_FEATURES_CONTROL_MISC_IND__IGNORE_BE_CHECK_GASKET_COMB_DIS_MASK 0x100
#define BIF_FEATURES_CONTROL_MISC_IND__IGNORE_BE_CHECK_GASKET_COMB_DIS__SHIFT 0x8
#define BIF_FEATURES_CONTROL_MISC_IND__MC_BIF_REQ_ID_ROUTING_DIS_MASK 0x200
#define BIF_FEATURES_CONTROL_MISC_IND__MC_BIF_REQ_ID_ROUTING_DIS__SHIFT 0x9
#define BIF_FEATURES_CONTROL_MISC_IND__AZ_BIF_REQ_ID_ROUTING_DIS_MASK 0x400
#define BIF_FEATURES_CONTROL_MISC_IND__AZ_BIF_REQ_ID_ROUTING_DIS__SHIFT 0xa
#define BIF_FEATURES_CONTROL_MISC_IND__ATC_PRG_RESP_PASID_UR_EN_MASK 0x800
#define BIF_FEATURES_CONTROL_MISC_IND__ATC_PRG_RESP_PASID_UR_EN__SHIFT 0xb
#define BIF_FEATURES_CONTROL_MISC_IND__BIF_RB_SET_OVERFLOW_EN_MASK 0x1000
#define BIF_FEATURES_CONTROL_MISC_IND__BIF_RB_SET_OVERFLOW_EN__SHIFT 0xc
#define BIF_DOORBELL_CNTL_IND__SELF_RING_DIS_MASK 0x1
#define BIF_DOORBELL_CNTL_IND__SELF_RING_DIS__SHIFT 0x0
#define BIF_DOORBELL_CNTL_IND__TRANS_CHECK_DIS_MASK 0x2
#define BIF_DOORBELL_CNTL_IND__TRANS_CHECK_DIS__SHIFT 0x1
#define BIF_DOORBELL_CNTL_IND__UNTRANS_LBACK_EN_MASK 0x4
#define BIF_DOORBELL_CNTL_IND__UNTRANS_LBACK_EN__SHIFT 0x2
#define BIF_DOORBELL_CNTL_IND__NON_CONSECUTIVE_BE_ZERO_DIS_MASK 0x8
#define BIF_DOORBELL_CNTL_IND__NON_CONSECUTIVE_BE_ZERO_DIS__SHIFT 0x3
#define BIF_DOORBELL_CNTL_IND__DOORBELL_MONITOR_EN_MASK 0x10
#define BIF_DOORBELL_CNTL_IND__DOORBELL_MONITOR_EN__SHIFT 0x4
#define BIF_DOORBELL_CNTL_IND__DOORBELL_INTERRUPT_STATUS_MASK 0x20
#define BIF_DOORBELL_CNTL_IND__DOORBELL_INTERRUPT_STATUS__SHIFT 0x5
#define BIF_DOORBELL_CNTL_IND__DOORBELL_INTERRUPT_CLEAR_MASK 0x10000
#define BIF_DOORBELL_CNTL_IND__DOORBELL_INTERRUPT_CLEAR__SHIFT 0x10
#define BIF_SLVARB_MODE_IND__SLVARB_MODE_MASK 0x3
#define BIF_SLVARB_MODE_IND__SLVARB_MODE__SHIFT 0x0
#define BIF_FB_EN_IND__FB_READ_EN_MASK 0x1
#define BIF_FB_EN_IND__FB_READ_EN__SHIFT 0x0
#define BIF_FB_EN_IND__FB_WRITE_EN_MASK 0x2
#define BIF_FB_EN_IND__FB_WRITE_EN__SHIFT 0x1
#define BIF_BUSNUM_CNTL1_IND__ID_MASK_MASK 0xff
#define BIF_BUSNUM_CNTL1_IND__ID_MASK__SHIFT 0x0
#define BIF_BUSNUM_LIST0_IND__ID0_MASK 0xff
#define BIF_BUSNUM_LIST0_IND__ID0__SHIFT 0x0
#define BIF_BUSNUM_LIST0_IND__ID1_MASK 0xff00
#define BIF_BUSNUM_LIST0_IND__ID1__SHIFT 0x8
#define BIF_BUSNUM_LIST0_IND__ID2_MASK 0xff0000
#define BIF_BUSNUM_LIST0_IND__ID2__SHIFT 0x10
#define BIF_BUSNUM_LIST0_IND__ID3_MASK 0xff000000
#define BIF_BUSNUM_LIST0_IND__ID3__SHIFT 0x18
#define BIF_BUSNUM_LIST1_IND__ID4_MASK 0xff
#define BIF_BUSNUM_LIST1_IND__ID4__SHIFT 0x0
#define BIF_BUSNUM_LIST1_IND__ID5_MASK 0xff00
#define BIF_BUSNUM_LIST1_IND__ID5__SHIFT 0x8
#define BIF_BUSNUM_LIST1_IND__ID6_MASK 0xff0000
#define BIF_BUSNUM_LIST1_IND__ID6__SHIFT 0x10
#define BIF_BUSNUM_LIST1_IND__ID7_MASK 0xff000000
#define BIF_BUSNUM_LIST1_IND__ID7__SHIFT 0x18
#define BIF_BUSNUM_CNTL2_IND__AUTOUPDATE_SEL_MASK 0xff
#define BIF_BUSNUM_CNTL2_IND__AUTOUPDATE_SEL__SHIFT 0x0
#define BIF_BUSNUM_CNTL2_IND__AUTOUPDATE_EN_MASK 0x100
#define BIF_BUSNUM_CNTL2_IND__AUTOUPDATE_EN__SHIFT 0x8
#define BIF_BUSNUM_CNTL2_IND__HDPREG_CNTL_MASK 0x10000
#define BIF_BUSNUM_CNTL2_IND__HDPREG_CNTL__SHIFT 0x10
#define BIF_BUSNUM_CNTL2_IND__ERROR_MULTIPLE_ID_MATCH_MASK 0x20000
#define BIF_BUSNUM_CNTL2_IND__ERROR_MULTIPLE_ID_MATCH__SHIFT 0x11
#define BIF_BUSY_DELAY_CNTR_IND__DELAY_CNT_MASK 0x3f
#define BIF_BUSY_DELAY_CNTR_IND__DELAY_CNT__SHIFT 0x0
#define BIF_PERFMON_CNTL_IND__PERFCOUNTER_EN_MASK 0x1
#define BIF_PERFMON_CNTL_IND__PERFCOUNTER_EN__SHIFT 0x0
#define BIF_PERFMON_CNTL_IND__PERFCOUNTER_RESET0_MASK 0x2
#define BIF_PERFMON_CNTL_IND__PERFCOUNTER_RESET0__SHIFT 0x1
#define BIF_PERFMON_CNTL_IND__PERFCOUNTER_RESET1_MASK 0x4
#define BIF_PERFMON_CNTL_IND__PERFCOUNTER_RESET1__SHIFT 0x2
#define BIF_PERFMON_CNTL_IND__PERF_SEL0_MASK 0x1f00
#define BIF_PERFMON_CNTL_IND__PERF_SEL0__SHIFT 0x8
#define BIF_PERFMON_CNTL_IND__PERF_SEL1_MASK 0x3e000
#define BIF_PERFMON_CNTL_IND__PERF_SEL1__SHIFT 0xd
#define BIF_PERFCOUNTER0_RESULT_IND__PERFCOUNTER_RESULT_MASK 0xffffffff
#define BIF_PERFCOUNTER0_RESULT_IND__PERFCOUNTER_RESULT__SHIFT 0x0
#define BIF_PERFCOUNTER1_RESULT_IND__PERFCOUNTER_RESULT_MASK 0xffffffff
#define BIF_PERFCOUNTER1_RESULT_IND__PERFCOUNTER_RESULT__SHIFT 0x0
#define SLAVE_HANG_PROTECTION_CNTL_IND__HANG_PROTECTION_TIMER_SEL_MASK 0xe
#define SLAVE_HANG_PROTECTION_CNTL_IND__HANG_PROTECTION_TIMER_SEL__SHIFT 0x1
#define GPU_HDP_FLUSH_REQ_IND__CP0_MASK 0x1
#define GPU_HDP_FLUSH_REQ_IND__CP0__SHIFT 0x0
#define GPU_HDP_FLUSH_REQ_IND__CP1_MASK 0x2
#define GPU_HDP_FLUSH_REQ_IND__CP1__SHIFT 0x1
#define GPU_HDP_FLUSH_REQ_IND__CP2_MASK 0x4
#define GPU_HDP_FLUSH_REQ_IND__CP2__SHIFT 0x2
#define GPU_HDP_FLUSH_REQ_IND__CP3_MASK 0x8
#define GPU_HDP_FLUSH_REQ_IND__CP3__SHIFT 0x3
#define GPU_HDP_FLUSH_REQ_IND__CP4_MASK 0x10
#define GPU_HDP_FLUSH_REQ_IND__CP4__SHIFT 0x4
#define GPU_HDP_FLUSH_REQ_IND__CP5_MASK 0x20
#define GPU_HDP_FLUSH_REQ_IND__CP5__SHIFT 0x5
#define GPU_HDP_FLUSH_REQ_IND__CP6_MASK 0x40
#define GPU_HDP_FLUSH_REQ_IND__CP6__SHIFT 0x6
#define GPU_HDP_FLUSH_REQ_IND__CP7_MASK 0x80
#define GPU_HDP_FLUSH_REQ_IND__CP7__SHIFT 0x7
#define GPU_HDP_FLUSH_REQ_IND__CP8_MASK 0x100
#define GPU_HDP_FLUSH_REQ_IND__CP8__SHIFT 0x8
#define GPU_HDP_FLUSH_REQ_IND__CP9_MASK 0x200
#define GPU_HDP_FLUSH_REQ_IND__CP9__SHIFT 0x9
#define GPU_HDP_FLUSH_REQ_IND__SDMA0_MASK 0x400
#define GPU_HDP_FLUSH_REQ_IND__SDMA0__SHIFT 0xa
#define GPU_HDP_FLUSH_REQ_IND__SDMA1_MASK 0x800
#define GPU_HDP_FLUSH_REQ_IND__SDMA1__SHIFT 0xb
#define GPU_HDP_FLUSH_DONE_IND__CP0_MASK 0x1
#define GPU_HDP_FLUSH_DONE_IND__CP0__SHIFT 0x0
#define GPU_HDP_FLUSH_DONE_IND__CP1_MASK 0x2
#define GPU_HDP_FLUSH_DONE_IND__CP1__SHIFT 0x1
#define GPU_HDP_FLUSH_DONE_IND__CP2_MASK 0x4
#define GPU_HDP_FLUSH_DONE_IND__CP2__SHIFT 0x2
#define GPU_HDP_FLUSH_DONE_IND__CP3_MASK 0x8
#define GPU_HDP_FLUSH_DONE_IND__CP3__SHIFT 0x3
#define GPU_HDP_FLUSH_DONE_IND__CP4_MASK 0x10
#define GPU_HDP_FLUSH_DONE_IND__CP4__SHIFT 0x4
#define GPU_HDP_FLUSH_DONE_IND__CP5_MASK 0x20
#define GPU_HDP_FLUSH_DONE_IND__CP5__SHIFT 0x5
#define GPU_HDP_FLUSH_DONE_IND__CP6_MASK 0x40
#define GPU_HDP_FLUSH_DONE_IND__CP6__SHIFT 0x6
#define GPU_HDP_FLUSH_DONE_IND__CP7_MASK 0x80
#define GPU_HDP_FLUSH_DONE_IND__CP7__SHIFT 0x7
#define GPU_HDP_FLUSH_DONE_IND__CP8_MASK 0x100
#define GPU_HDP_FLUSH_DONE_IND__CP8__SHIFT 0x8
#define GPU_HDP_FLUSH_DONE_IND__CP9_MASK 0x200
#define GPU_HDP_FLUSH_DONE_IND__CP9__SHIFT 0x9
#define GPU_HDP_FLUSH_DONE_IND__SDMA0_MASK 0x400
#define GPU_HDP_FLUSH_DONE_IND__SDMA0__SHIFT 0xa
#define GPU_HDP_FLUSH_DONE_IND__SDMA1_MASK 0x800
#define GPU_HDP_FLUSH_DONE_IND__SDMA1__SHIFT 0xb
#define SLAVE_HANG_ERROR_IND__SRBM_HANG_ERROR_MASK 0x1
#define SLAVE_HANG_ERROR_IND__SRBM_HANG_ERROR__SHIFT 0x0
#define SLAVE_HANG_ERROR_IND__HDP_HANG_ERROR_MASK 0x2
#define SLAVE_HANG_ERROR_IND__HDP_HANG_ERROR__SHIFT 0x1
#define SLAVE_HANG_ERROR_IND__VGA_HANG_ERROR_MASK 0x4
#define SLAVE_HANG_ERROR_IND__VGA_HANG_ERROR__SHIFT 0x2
#define SLAVE_HANG_ERROR_IND__ROM_HANG_ERROR_MASK 0x8
#define SLAVE_HANG_ERROR_IND__ROM_HANG_ERROR__SHIFT 0x3
#define SLAVE_HANG_ERROR_IND__AUDIO_HANG_ERROR_MASK 0x10
#define SLAVE_HANG_ERROR_IND__AUDIO_HANG_ERROR__SHIFT 0x4
#define SLAVE_HANG_ERROR_IND__CEC_HANG_ERROR_MASK 0x20
#define SLAVE_HANG_ERROR_IND__CEC_HANG_ERROR__SHIFT 0x5
#define SLAVE_HANG_ERROR_IND__XDMA_HANG_ERROR_MASK 0x80
#define SLAVE_HANG_ERROR_IND__XDMA_HANG_ERROR__SHIFT 0x7
#define SLAVE_HANG_ERROR_IND__DOORBELL_HANG_ERROR_MASK 0x100
#define SLAVE_HANG_ERROR_IND__DOORBELL_HANG_ERROR__SHIFT 0x8
#define SLAVE_HANG_ERROR_IND__GARLIC_HANG_ERROR_MASK 0x200
#define SLAVE_HANG_ERROR_IND__GARLIC_HANG_ERROR__SHIFT 0x9
#define CAPTURE_HOST_BUSNUM_IND__CHECK_EN_MASK 0x1
#define CAPTURE_HOST_BUSNUM_IND__CHECK_EN__SHIFT 0x0
#define HOST_BUSNUM_IND__HOST_ID_MASK 0xffff
#define HOST_BUSNUM_IND__HOST_ID__SHIFT 0x0
#define PEER_REG_RANGE0_IND__START_ADDR_MASK 0xffff
#define PEER_REG_RANGE0_IND__START_ADDR__SHIFT 0x0
#define PEER_REG_RANGE0_IND__END_ADDR_MASK 0xffff0000
#define PEER_REG_RANGE0_IND__END_ADDR__SHIFT 0x10
#define PEER_REG_RANGE1_IND__START_ADDR_MASK 0xffff
#define PEER_REG_RANGE1_IND__START_ADDR__SHIFT 0x0
#define PEER_REG_RANGE1_IND__END_ADDR_MASK 0xffff0000
#define PEER_REG_RANGE1_IND__END_ADDR__SHIFT 0x10
#define PEER0_FB_OFFSET_HI_IND__PEER0_FB_OFFSET_HI_MASK 0xfffff
#define PEER0_FB_OFFSET_HI_IND__PEER0_FB_OFFSET_HI__SHIFT 0x0
#define PEER0_FB_OFFSET_LO_IND__PEER0_FB_OFFSET_LO_MASK 0xfffff
#define PEER0_FB_OFFSET_LO_IND__PEER0_FB_OFFSET_LO__SHIFT 0x0
#define PEER0_FB_OFFSET_LO_IND__PEER0_FB_EN_MASK 0x80000000
#define PEER0_FB_OFFSET_LO_IND__PEER0_FB_EN__SHIFT 0x1f
#define PEER1_FB_OFFSET_HI_IND__PEER1_FB_OFFSET_HI_MASK 0xfffff
#define PEER1_FB_OFFSET_HI_IND__PEER1_FB_OFFSET_HI__SHIFT 0x0
#define PEER1_FB_OFFSET_LO_IND__PEER1_FB_OFFSET_LO_MASK 0xfffff
#define PEER1_FB_OFFSET_LO_IND__PEER1_FB_OFFSET_LO__SHIFT 0x0
#define PEER1_FB_OFFSET_LO_IND__PEER1_FB_EN_MASK 0x80000000
#define PEER1_FB_OFFSET_LO_IND__PEER1_FB_EN__SHIFT 0x1f
#define PEER2_FB_OFFSET_HI_IND__PEER2_FB_OFFSET_HI_MASK 0xfffff
#define PEER2_FB_OFFSET_HI_IND__PEER2_FB_OFFSET_HI__SHIFT 0x0
#define PEER2_FB_OFFSET_LO_IND__PEER2_FB_OFFSET_LO_MASK 0xfffff
#define PEER2_FB_OFFSET_LO_IND__PEER2_FB_OFFSET_LO__SHIFT 0x0
#define PEER2_FB_OFFSET_LO_IND__PEER2_FB_EN_MASK 0x80000000
#define PEER2_FB_OFFSET_LO_IND__PEER2_FB_EN__SHIFT 0x1f
#define PEER3_FB_OFFSET_HI_IND__PEER3_FB_OFFSET_HI_MASK 0xfffff
#define PEER3_FB_OFFSET_HI_IND__PEER3_FB_OFFSET_HI__SHIFT 0x0
#define PEER3_FB_OFFSET_LO_IND__PEER3_FB_OFFSET_LO_MASK 0xfffff
#define PEER3_FB_OFFSET_LO_IND__PEER3_FB_OFFSET_LO__SHIFT 0x0
#define PEER3_FB_OFFSET_LO_IND__PEER3_FB_EN_MASK 0x80000000
#define PEER3_FB_OFFSET_LO_IND__PEER3_FB_EN__SHIFT 0x1f
#define DBG_BYPASS_SRBM_ACCESS_IND__DBG_BYPASS_SRBM_ACCESS_EN_MASK 0x1
#define DBG_BYPASS_SRBM_ACCESS_IND__DBG_BYPASS_SRBM_ACCESS_EN__SHIFT 0x0
#define DBG_BYPASS_SRBM_ACCESS_IND__DBG_APER_AD_MASK 0x1e
#define DBG_BYPASS_SRBM_ACCESS_IND__DBG_APER_AD__SHIFT 0x1
#define SMBUS_BACO_DUMMY_IND__SMBUS_BACO_DUMMY_DATA_MASK 0xffffffff
#define SMBUS_BACO_DUMMY_IND__SMBUS_BACO_DUMMY_DATA__SHIFT 0x0
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID0_MASK 0xff
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID0__SHIFT 0x0
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID1_MASK 0xff00
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID1__SHIFT 0x8
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID2_MASK 0xff0000
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID2__SHIFT 0x10
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID3_MASK 0xff000000
#define BIF_DEVFUNCNUM_LIST0_IND__DEVFUNC_ID3__SHIFT 0x18
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID4_MASK 0xff
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID4__SHIFT 0x0
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID5_MASK 0xff00
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID5__SHIFT 0x8
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID6_MASK 0xff0000
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID6__SHIFT 0x10
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID7_MASK 0xff000000
#define BIF_DEVFUNCNUM_LIST1_IND__DEVFUNC_ID7__SHIFT 0x18
#define BACO_CNTL_IND__BACO_EN_MASK 0x1
#define BACO_CNTL_IND__BACO_EN__SHIFT 0x0
#define BACO_CNTL_IND__BACO_BCLK_OFF_MASK 0x2
#define BACO_CNTL_IND__BACO_BCLK_OFF__SHIFT 0x1
#define BACO_CNTL_IND__BACO_ISO_DIS_MASK 0x4
#define BACO_CNTL_IND__BACO_ISO_DIS__SHIFT 0x2
#define BACO_CNTL_IND__BACO_POWER_OFF_MASK 0x8
#define BACO_CNTL_IND__BACO_POWER_OFF__SHIFT 0x3
#define BACO_CNTL_IND__BACO_RESET_EN_MASK 0x10
#define BACO_CNTL_IND__BACO_RESET_EN__SHIFT 0x4
#define BACO_CNTL_IND__BACO_HANG_PROTECTION_EN_MASK 0x20
#define BACO_CNTL_IND__BACO_HANG_PROTECTION_EN__SHIFT 0x5
#define BACO_CNTL_IND__BACO_MODE_MASK 0x40
#define BACO_CNTL_IND__BACO_MODE__SHIFT 0x6
#define BACO_CNTL_IND__BACO_ANA_ISO_DIS_MASK 0x80
#define BACO_CNTL_IND__BACO_ANA_ISO_DIS__SHIFT 0x7
#define BACO_CNTL_IND__RCU_BIF_CONFIG_DONE_MASK 0x100
#define BACO_CNTL_IND__RCU_BIF_CONFIG_DONE__SHIFT 0x8
#define BACO_CNTL_IND__PWRGOOD_BF_MASK 0x200
#define BACO_CNTL_IND__PWRGOOD_BF__SHIFT 0x9
#define BACO_CNTL_IND__PWRGOOD_GPIO_MASK 0x400
#define BACO_CNTL_IND__PWRGOOD_GPIO__SHIFT 0xa
#define BACO_CNTL_IND__PWRGOOD_MEM_MASK 0x800
#define BACO_CNTL_IND__PWRGOOD_MEM__SHIFT 0xb
#define BACO_CNTL_IND__PWRGOOD_DVO_MASK 0x1000
#define BACO_CNTL_IND__PWRGOOD_DVO__SHIFT 0xc
#define BACO_CNTL_IND__PWRGOOD_IDSC_MASK 0x2000
#define BACO_CNTL_IND__PWRGOOD_IDSC__SHIFT 0xd
#define BACO_CNTL_IND__BACO_POWER_OFF_DRAM_MASK 0x10000
#define BACO_CNTL_IND__BACO_POWER_OFF_DRAM__SHIFT 0x10
#define BACO_CNTL_IND__BACO_BF_MEM_PHY_ISO_CNTRL_MASK 0x20000
#define BACO_CNTL_IND__BACO_BF_MEM_PHY_ISO_CNTRL__SHIFT 0x11
#define BF_ANA_ISO_CNTL_IND__BF_ANA_ISO_DIS_MASK_MASK 0x1
#define BF_ANA_ISO_CNTL_IND__BF_ANA_ISO_DIS_MASK__SHIFT 0x0
#define BF_ANA_ISO_CNTL_IND__BF_VDDC_ISO_DIS_MASK_MASK 0x2
#define BF_ANA_ISO_CNTL_IND__BF_VDDC_ISO_DIS_MASK__SHIFT 0x1
#define MEM_TYPE_CNTL_IND__BF_MEM_PHY_G5_G3_MASK 0x1
#define MEM_TYPE_CNTL_IND__BF_MEM_PHY_G5_G3__SHIFT 0x0
#define BIF_BACO_DEBUG_IND__BIF_BACO_SCANDUMP_FLG_MASK 0x1
#define BIF_BACO_DEBUG_IND__BIF_BACO_SCANDUMP_FLG__SHIFT 0x0
#define BIF_BACO_DEBUG_LATCH_IND__BIF_BACO_LATCH_FLG_MASK 0x1
#define BIF_BACO_DEBUG_LATCH_IND__BIF_BACO_LATCH_FLG__SHIFT 0x0
#define BACO_CNTL_MISC_IND__BIF_ROM_REQ_DIS_MASK 0x1
#define BACO_CNTL_MISC_IND__BIF_ROM_REQ_DIS__SHIFT 0x0
#define BACO_CNTL_MISC_IND__BIF_AZ_REQ_DIS_MASK 0x2
#define BACO_CNTL_MISC_IND__BIF_AZ_REQ_DIS__SHIFT 0x1
#define BACO_CNTL_MISC_IND__BACO_LINK_RST_WIDTH_SEL_MASK 0xc
#define BACO_CNTL_MISC_IND__BACO_LINK_RST_WIDTH_SEL__SHIFT 0x2
#define SMU_BIF_VDDGFX_PWR_STATUS_IND__VDDGFX_GFX_PWR_OFF_MASK 0x1
#define SMU_BIF_VDDGFX_PWR_STATUS_IND__VDDGFX_GFX_PWR_OFF__SHIFT 0x0
#define BIF_VDDGFX_GFX0_LOWER_IND__VDDGFX_GFX0_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_GFX0_LOWER_IND__VDDGFX_GFX0_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_GFX0_LOWER_IND__VDDGFX_GFX0_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_GFX0_LOWER_IND__VDDGFX_GFX0_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_GFX0_LOWER_IND__VDDGFX_GFX0_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_GFX0_LOWER_IND__VDDGFX_GFX0_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_GFX0_UPPER_IND__VDDGFX_GFX0_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_GFX0_UPPER_IND__VDDGFX_GFX0_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_GFX1_LOWER_IND__VDDGFX_GFX1_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_GFX1_LOWER_IND__VDDGFX_GFX1_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_GFX1_LOWER_IND__VDDGFX_GFX1_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_GFX1_LOWER_IND__VDDGFX_GFX1_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_GFX1_LOWER_IND__VDDGFX_GFX1_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_GFX1_LOWER_IND__VDDGFX_GFX1_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_GFX1_UPPER_IND__VDDGFX_GFX1_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_GFX1_UPPER_IND__VDDGFX_GFX1_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_GFX2_LOWER_IND__VDDGFX_GFX2_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_GFX2_LOWER_IND__VDDGFX_GFX2_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_GFX2_LOWER_IND__VDDGFX_GFX2_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_GFX2_LOWER_IND__VDDGFX_GFX2_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_GFX2_LOWER_IND__VDDGFX_GFX2_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_GFX2_LOWER_IND__VDDGFX_GFX2_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_GFX2_UPPER_IND__VDDGFX_GFX2_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_GFX2_UPPER_IND__VDDGFX_GFX2_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_GFX3_LOWER_IND__VDDGFX_GFX3_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_GFX3_LOWER_IND__VDDGFX_GFX3_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_GFX3_LOWER_IND__VDDGFX_GFX3_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_GFX3_LOWER_IND__VDDGFX_GFX3_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_GFX3_LOWER_IND__VDDGFX_GFX3_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_GFX3_LOWER_IND__VDDGFX_GFX3_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_GFX3_UPPER_IND__VDDGFX_GFX3_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_GFX3_UPPER_IND__VDDGFX_GFX3_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_GFX4_LOWER_IND__VDDGFX_GFX4_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_GFX4_LOWER_IND__VDDGFX_GFX4_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_GFX4_LOWER_IND__VDDGFX_GFX4_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_GFX4_LOWER_IND__VDDGFX_GFX4_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_GFX4_LOWER_IND__VDDGFX_GFX4_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_GFX4_LOWER_IND__VDDGFX_GFX4_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_GFX4_UPPER_IND__VDDGFX_GFX4_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_GFX4_UPPER_IND__VDDGFX_GFX4_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_GFX5_LOWER_IND__VDDGFX_GFX5_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_GFX5_LOWER_IND__VDDGFX_GFX5_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_GFX5_LOWER_IND__VDDGFX_GFX5_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_GFX5_LOWER_IND__VDDGFX_GFX5_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_GFX5_LOWER_IND__VDDGFX_GFX5_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_GFX5_LOWER_IND__VDDGFX_GFX5_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_GFX5_UPPER_IND__VDDGFX_GFX5_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_GFX5_UPPER_IND__VDDGFX_GFX5_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_RSV1_LOWER_IND__VDDGFX_RSV1_REG_LOWER_MASK 0x3fffc
#define BIF_VDDGFX_RSV1_LOWER_IND__VDDGFX_RSV1_REG_LOWER__SHIFT 0x2
#define BIF_VDDGFX_RSV1_LOWER_IND__VDDGFX_RSV1_REG_CMP_EN_MASK 0x40000000
#define BIF_VDDGFX_RSV1_LOWER_IND__VDDGFX_RSV1_REG_CMP_EN__SHIFT 0x1e
#define BIF_VDDGFX_RSV1_LOWER_IND__VDDGFX_RSV1_REG_STALL_EN_MASK 0x80000000
#define BIF_VDDGFX_RSV1_LOWER_IND__VDDGFX_RSV1_REG_STALL_EN__SHIFT 0x1f
#define BIF_VDDGFX_RSV1_UPPER_IND__VDDGFX_RSV1_REG_UPPER_MASK 0x3fffc
#define BIF_VDDGFX_RSV1_UPPER_IND__VDDGFX_RSV1_REG_UPPER__SHIFT 0x2
#define BIF_VDDGFX_RSV2_LOWER_IND__VDDGFX_RSV2_RE