-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Nov 22 17:10:22 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity matvec is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	out_address0 : out std_logic_vector (31 downto 0);
	out_ce0 : out std_logic;
	out_we0 : out std_logic;
	out_dout0 : out std_logic_vector (31 downto 0);
	out_din0 : in std_logic_vector (31 downto 0);
	out_address1 : out std_logic_vector (31 downto 0);
	out_ce1 : out std_logic;
	out_we1 : out std_logic;
	out_dout1 : out std_logic_vector (31 downto 0);
	out_din1 : in std_logic_vector (31 downto 0);
	v_address0 : out std_logic_vector (31 downto 0);
	v_ce0 : out std_logic;
	v_we0 : out std_logic;
	v_dout0 : out std_logic_vector (31 downto 0);
	v_din0 : in std_logic_vector (31 downto 0);
	v_address1 : out std_logic_vector (31 downto 0);
	v_ce1 : out std_logic;
	v_we1 : out std_logic;
	v_dout1 : out std_logic_vector (31 downto 0);
	v_din1 : in std_logic_vector (31 downto 0);
	m_address0 : out std_logic_vector (31 downto 0);
	m_ce0 : out std_logic;
	m_we0 : out std_logic;
	m_dout0 : out std_logic_vector (31 downto 0);
	m_din0 : in std_logic_vector (31 downto 0);
	m_address1 : out std_logic_vector (31 downto 0);
	m_ce1 : out std_logic;
	m_we1 : out std_logic;
	m_dout1 : out std_logic_vector (31 downto 0);
	m_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of matvec is 

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal mem_controller0_clk : std_logic;
	signal mem_controller0_rst : std_logic;
	signal mem_controller0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mem_controller0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal mem_controller0_pValidArray_0 : std_logic;
	signal mem_controller0_pValidArray_1 : std_logic;
	signal mem_controller0_pValidArray_2 : std_logic;
	signal mem_controller0_pValidArray_3 : std_logic;
	signal mem_controller0_readyArray_0 : std_logic;
	signal mem_controller0_readyArray_1 : std_logic;
	signal mem_controller0_readyArray_2 : std_logic;
	signal mem_controller0_readyArray_3 : std_logic;
	signal mem_controller0_nReadyArray_0 : std_logic;
	signal mem_controller0_validArray_0 : std_logic;
	signal mem_controller0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal mem_controller0_nReadyArray_1 : std_logic;
	signal mem_controller0_validArray_1 : std_logic;
	signal mem_controller0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller0_we0_ce0 : std_logic;

	signal mem_controller1_clk : std_logic;
	signal mem_controller1_rst : std_logic;
	signal mem_controller1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mem_controller1_dataInArray_3 : std_logic_vector(31 downto 0);
	signal mem_controller1_pValidArray_0 : std_logic;
	signal mem_controller1_pValidArray_1 : std_logic;
	signal mem_controller1_pValidArray_2 : std_logic;
	signal mem_controller1_pValidArray_3 : std_logic;
	signal mem_controller1_readyArray_0 : std_logic;
	signal mem_controller1_readyArray_1 : std_logic;
	signal mem_controller1_readyArray_2 : std_logic;
	signal mem_controller1_readyArray_3 : std_logic;
	signal mem_controller1_nReadyArray_0 : std_logic;
	signal mem_controller1_validArray_0 : std_logic;
	signal mem_controller1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller1_nReadyArray_1 : std_logic;
	signal mem_controller1_validArray_1 : std_logic;
	signal mem_controller1_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal mem_controller1_we0_ce0 : std_logic;

	signal mem_controller2_clk : std_logic;
	signal mem_controller2_rst : std_logic;
	signal mem_controller2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mem_controller2_dataInArray_3 : std_logic_vector(31 downto 0);
	signal mem_controller2_pValidArray_0 : std_logic;
	signal mem_controller2_pValidArray_1 : std_logic;
	signal mem_controller2_pValidArray_2 : std_logic;
	signal mem_controller2_pValidArray_3 : std_logic;
	signal mem_controller2_readyArray_0 : std_logic;
	signal mem_controller2_readyArray_1 : std_logic;
	signal mem_controller2_readyArray_2 : std_logic;
	signal mem_controller2_readyArray_3 : std_logic;
	signal mem_controller2_nReadyArray_0 : std_logic;
	signal mem_controller2_validArray_0 : std_logic;
	signal mem_controller2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller2_nReadyArray_1 : std_logic;
	signal mem_controller2_validArray_1 : std_logic;
	signal mem_controller2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal mem_controller2_we0_ce0 : std_logic;

	signal fork0_clk : std_logic;
	signal fork0_rst : std_logic;
	signal fork0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork0_pValidArray_0 : std_logic;
	signal fork0_readyArray_0 : std_logic;
	signal fork0_nReadyArray_0 : std_logic;
	signal fork0_validArray_0 : std_logic;
	signal fork0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork0_nReadyArray_1 : std_logic;
	signal fork0_validArray_1 : std_logic;
	signal fork0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant0_clk : std_logic;
	signal constant0_rst : std_logic;
	signal constant0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant0_pValidArray_0 : std_logic;
	signal constant0_readyArray_0 : std_logic;
	signal constant0_nReadyArray_0 : std_logic;
	signal constant0_validArray_0 : std_logic;
	signal constant0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal extsi0_clk : std_logic;
	signal extsi0_rst : std_logic;
	signal extsi0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi0_pValidArray_0 : std_logic;
	signal extsi0_readyArray_0 : std_logic;
	signal extsi0_nReadyArray_0 : std_logic;
	signal extsi0_validArray_0 : std_logic;
	signal extsi0_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal mux0_clk : std_logic;
	signal mux0_rst : std_logic;
	signal mux0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux0_dataInArray_1 : std_logic_vector(7 downto 0);
	signal mux0_dataInArray_2 : std_logic_vector(7 downto 0);
	signal mux0_pValidArray_0 : std_logic;
	signal mux0_pValidArray_1 : std_logic;
	signal mux0_pValidArray_2 : std_logic;
	signal mux0_readyArray_0 : std_logic;
	signal mux0_readyArray_1 : std_logic;
	signal mux0_readyArray_2 : std_logic;
	signal mux0_nReadyArray_0 : std_logic;
	signal mux0_validArray_0 : std_logic;
	signal mux0_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal control_merge0_clk : std_logic;
	signal control_merge0_rst : std_logic;
	signal control_merge0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge0_pValidArray_0 : std_logic;
	signal control_merge0_pValidArray_1 : std_logic;
	signal control_merge0_readyArray_0 : std_logic;
	signal control_merge0_readyArray_1 : std_logic;
	signal control_merge0_nReadyArray_0 : std_logic;
	signal control_merge0_validArray_0 : std_logic;
	signal control_merge0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge0_nReadyArray_1 : std_logic;
	signal control_merge0_validArray_1 : std_logic;
	signal control_merge0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork1_clk : std_logic;
	signal fork1_rst : std_logic;
	signal fork1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork1_pValidArray_0 : std_logic;
	signal fork1_readyArray_0 : std_logic;
	signal fork1_nReadyArray_0 : std_logic;
	signal fork1_validArray_0 : std_logic;
	signal fork1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork1_nReadyArray_1 : std_logic;
	signal fork1_validArray_1 : std_logic;
	signal fork1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant1_clk : std_logic;
	signal constant1_rst : std_logic;
	signal constant1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant1_pValidArray_0 : std_logic;
	signal constant1_readyArray_0 : std_logic;
	signal constant1_nReadyArray_0 : std_logic;
	signal constant1_validArray_0 : std_logic;
	signal constant1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork2_clk : std_logic;
	signal fork2_rst : std_logic;
	signal fork2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork2_pValidArray_0 : std_logic;
	signal fork2_readyArray_0 : std_logic;
	signal fork2_nReadyArray_0 : std_logic;
	signal fork2_validArray_0 : std_logic;
	signal fork2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork2_nReadyArray_1 : std_logic;
	signal fork2_validArray_1 : std_logic;
	signal fork2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal extsi1_clk : std_logic;
	signal extsi1_rst : std_logic;
	signal extsi1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi1_pValidArray_0 : std_logic;
	signal extsi1_readyArray_0 : std_logic;
	signal extsi1_nReadyArray_0 : std_logic;
	signal extsi1_validArray_0 : std_logic;
	signal extsi1_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal extsi6_clk : std_logic;
	signal extsi6_rst : std_logic;
	signal extsi6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi6_pValidArray_0 : std_logic;
	signal extsi6_readyArray_0 : std_logic;
	signal extsi6_nReadyArray_0 : std_logic;
	signal extsi6_validArray_0 : std_logic;
	signal extsi6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux4_clk : std_logic;
	signal mux4_rst : std_logic;
	signal mux4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux4_dataInArray_1 : std_logic_vector(7 downto 0);
	signal mux4_dataInArray_2 : std_logic_vector(7 downto 0);
	signal mux4_pValidArray_0 : std_logic;
	signal mux4_pValidArray_1 : std_logic;
	signal mux4_pValidArray_2 : std_logic;
	signal mux4_readyArray_0 : std_logic;
	signal mux4_readyArray_1 : std_logic;
	signal mux4_readyArray_2 : std_logic;
	signal mux4_nReadyArray_0 : std_logic;
	signal mux4_validArray_0 : std_logic;
	signal mux4_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal buffer13_clk : std_logic;
	signal buffer13_rst : std_logic;
	signal buffer13_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer13_pValidArray_0 : std_logic;
	signal buffer13_readyArray_0 : std_logic;
	signal buffer13_nReadyArray_0 : std_logic;
	signal buffer13_validArray_0 : std_logic;
	signal buffer13_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal fork3_clk : std_logic;
	signal fork3_rst : std_logic;
	signal fork3_dataInArray_0 : std_logic_vector(7 downto 0);
	signal fork3_pValidArray_0 : std_logic;
	signal fork3_readyArray_0 : std_logic;
	signal fork3_nReadyArray_0 : std_logic;
	signal fork3_validArray_0 : std_logic;
	signal fork3_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal fork3_nReadyArray_1 : std_logic;
	signal fork3_validArray_1 : std_logic;
	signal fork3_dataOutArray_1 : std_logic_vector(7 downto 0);
	signal fork3_nReadyArray_2 : std_logic;
	signal fork3_validArray_2 : std_logic;
	signal fork3_dataOutArray_2 : std_logic_vector(7 downto 0);

	signal buffer8_clk : std_logic;
	signal buffer8_rst : std_logic;
	signal buffer8_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer8_pValidArray_0 : std_logic;
	signal buffer8_readyArray_0 : std_logic;
	signal buffer8_nReadyArray_0 : std_logic;
	signal buffer8_validArray_0 : std_logic;
	signal buffer8_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal extsi7_clk : std_logic;
	signal extsi7_rst : std_logic;
	signal extsi7_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi7_pValidArray_0 : std_logic;
	signal extsi7_readyArray_0 : std_logic;
	signal extsi7_nReadyArray_0 : std_logic;
	signal extsi7_validArray_0 : std_logic;
	signal extsi7_dataOutArray_0 : std_logic_vector(16 downto 0);

	signal extsi8_clk : std_logic;
	signal extsi8_rst : std_logic;
	signal extsi8_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi8_pValidArray_0 : std_logic;
	signal extsi8_readyArray_0 : std_logic;
	signal extsi8_nReadyArray_0 : std_logic;
	signal extsi8_validArray_0 : std_logic;
	signal extsi8_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal buffer10_clk : std_logic;
	signal buffer10_rst : std_logic;
	signal buffer10_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer10_pValidArray_0 : std_logic;
	signal buffer10_readyArray_0 : std_logic;
	signal buffer10_nReadyArray_0 : std_logic;
	signal buffer10_validArray_0 : std_logic;
	signal buffer10_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal extsi9_clk : std_logic;
	signal extsi9_rst : std_logic;
	signal extsi9_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi9_pValidArray_0 : std_logic;
	signal extsi9_readyArray_0 : std_logic;
	signal extsi9_nReadyArray_0 : std_logic;
	signal extsi9_validArray_0 : std_logic;
	signal extsi9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer16_clk : std_logic;
	signal buffer16_rst : std_logic;
	signal buffer16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer16_pValidArray_0 : std_logic;
	signal buffer16_readyArray_0 : std_logic;
	signal buffer16_nReadyArray_0 : std_logic;
	signal buffer16_validArray_0 : std_logic;
	signal buffer16_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal mux2_clk : std_logic;
	signal mux2_rst : std_logic;
	signal mux2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux2_pValidArray_0 : std_logic;
	signal mux2_pValidArray_1 : std_logic;
	signal mux2_pValidArray_2 : std_logic;
	signal mux2_readyArray_0 : std_logic;
	signal mux2_readyArray_1 : std_logic;
	signal mux2_readyArray_2 : std_logic;
	signal mux2_nReadyArray_0 : std_logic;
	signal mux2_validArray_0 : std_logic;
	signal mux2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer0_clk : std_logic;
	signal buffer0_rst : std_logic;
	signal buffer0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer0_pValidArray_0 : std_logic;
	signal buffer0_readyArray_0 : std_logic;
	signal buffer0_nReadyArray_0 : std_logic;
	signal buffer0_validArray_0 : std_logic;
	signal buffer0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal buffer11_clk : std_logic;
	signal buffer11_rst : std_logic;
	signal buffer11_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer11_pValidArray_0 : std_logic;
	signal buffer11_readyArray_0 : std_logic;
	signal buffer11_nReadyArray_0 : std_logic;
	signal buffer11_validArray_0 : std_logic;
	signal buffer11_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal mux1_clk : std_logic;
	signal mux1_rst : std_logic;
	signal mux1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux1_dataInArray_1 : std_logic_vector(7 downto 0);
	signal mux1_dataInArray_2 : std_logic_vector(7 downto 0);
	signal mux1_pValidArray_0 : std_logic;
	signal mux1_pValidArray_1 : std_logic;
	signal mux1_pValidArray_2 : std_logic;
	signal mux1_readyArray_0 : std_logic;
	signal mux1_readyArray_1 : std_logic;
	signal mux1_readyArray_2 : std_logic;
	signal mux1_nReadyArray_0 : std_logic;
	signal mux1_validArray_0 : std_logic;
	signal mux1_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal buffer12_clk : std_logic;
	signal buffer12_rst : std_logic;
	signal buffer12_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer12_pValidArray_0 : std_logic;
	signal buffer12_readyArray_0 : std_logic;
	signal buffer12_nReadyArray_0 : std_logic;
	signal buffer12_validArray_0 : std_logic;
	signal buffer12_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal fork4_clk : std_logic;
	signal fork4_rst : std_logic;
	signal fork4_dataInArray_0 : std_logic_vector(7 downto 0);
	signal fork4_pValidArray_0 : std_logic;
	signal fork4_readyArray_0 : std_logic;
	signal fork4_nReadyArray_0 : std_logic;
	signal fork4_validArray_0 : std_logic;
	signal fork4_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal fork4_nReadyArray_1 : std_logic;
	signal fork4_validArray_1 : std_logic;
	signal fork4_dataOutArray_1 : std_logic_vector(7 downto 0);

	signal extsi10_clk : std_logic;
	signal extsi10_rst : std_logic;
	signal extsi10_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi10_pValidArray_0 : std_logic;
	signal extsi10_readyArray_0 : std_logic;
	signal extsi10_nReadyArray_0 : std_logic;
	signal extsi10_validArray_0 : std_logic;
	signal extsi10_dataOutArray_0 : std_logic_vector(15 downto 0);

	signal control_merge1_clk : std_logic;
	signal control_merge1_rst : std_logic;
	signal control_merge1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge1_pValidArray_0 : std_logic;
	signal control_merge1_pValidArray_1 : std_logic;
	signal control_merge1_readyArray_0 : std_logic;
	signal control_merge1_readyArray_1 : std_logic;
	signal control_merge1_nReadyArray_0 : std_logic;
	signal control_merge1_validArray_0 : std_logic;
	signal control_merge1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge1_nReadyArray_1 : std_logic;
	signal control_merge1_validArray_1 : std_logic;
	signal control_merge1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork5_clk : std_logic;
	signal fork5_rst : std_logic;
	signal fork5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork5_pValidArray_0 : std_logic;
	signal fork5_readyArray_0 : std_logic;
	signal fork5_nReadyArray_0 : std_logic;
	signal fork5_validArray_0 : std_logic;
	signal fork5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork5_nReadyArray_1 : std_logic;
	signal fork5_validArray_1 : std_logic;
	signal fork5_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork5_nReadyArray_2 : std_logic;
	signal fork5_validArray_2 : std_logic;
	signal fork5_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal source0_clk : std_logic;
	signal source0_rst : std_logic;
	signal source0_nReadyArray_0 : std_logic;
	signal source0_validArray_0 : std_logic;
	signal source0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant8_clk : std_logic;
	signal constant8_rst : std_logic;
	signal constant8_dataInArray_0 : std_logic_vector(7 downto 0);
	signal constant8_pValidArray_0 : std_logic;
	signal constant8_readyArray_0 : std_logic;
	signal constant8_nReadyArray_0 : std_logic;
	signal constant8_validArray_0 : std_logic;
	signal constant8_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal fork6_clk : std_logic;
	signal fork6_rst : std_logic;
	signal fork6_dataInArray_0 : std_logic_vector(7 downto 0);
	signal fork6_pValidArray_0 : std_logic;
	signal fork6_readyArray_0 : std_logic;
	signal fork6_nReadyArray_0 : std_logic;
	signal fork6_validArray_0 : std_logic;
	signal fork6_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal fork6_nReadyArray_1 : std_logic;
	signal fork6_validArray_1 : std_logic;
	signal fork6_dataOutArray_1 : std_logic_vector(7 downto 0);

	signal extsi11_clk : std_logic;
	signal extsi11_rst : std_logic;
	signal extsi11_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi11_pValidArray_0 : std_logic;
	signal extsi11_readyArray_0 : std_logic;
	signal extsi11_nReadyArray_0 : std_logic;
	signal extsi11_validArray_0 : std_logic;
	signal extsi11_dataOutArray_0 : std_logic_vector(15 downto 0);

	signal extsi12_clk : std_logic;
	signal extsi12_rst : std_logic;
	signal extsi12_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi12_pValidArray_0 : std_logic;
	signal extsi12_readyArray_0 : std_logic;
	signal extsi12_nReadyArray_0 : std_logic;
	signal extsi12_validArray_0 : std_logic;
	signal extsi12_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal source1_clk : std_logic;
	signal source1_rst : std_logic;
	signal source1_nReadyArray_0 : std_logic;
	signal source1_validArray_0 : std_logic;
	signal source1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant9_clk : std_logic;
	signal constant9_rst : std_logic;
	signal constant9_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant9_pValidArray_0 : std_logic;
	signal constant9_readyArray_0 : std_logic;
	signal constant9_nReadyArray_0 : std_logic;
	signal constant9_validArray_0 : std_logic;
	signal constant9_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi13_clk : std_logic;
	signal extsi13_rst : std_logic;
	signal extsi13_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi13_pValidArray_0 : std_logic;
	signal extsi13_readyArray_0 : std_logic;
	signal extsi13_nReadyArray_0 : std_logic;
	signal extsi13_validArray_0 : std_logic;
	signal extsi13_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal mc_load0_clk : std_logic;
	signal mc_load0_rst : std_logic;
	signal mc_load0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mc_load0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mc_load0_pValidArray_0 : std_logic;
	signal mc_load0_pValidArray_1 : std_logic;
	signal mc_load0_readyArray_0 : std_logic;
	signal mc_load0_readyArray_1 : std_logic;
	signal mc_load0_nReadyArray_0 : std_logic;
	signal mc_load0_validArray_0 : std_logic;
	signal mc_load0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mc_load0_nReadyArray_1 : std_logic;
	signal mc_load0_validArray_1 : std_logic;
	signal mc_load0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal muli1_clk : std_logic;
	signal muli1_rst : std_logic;
	signal muli1_dataInArray_0 : std_logic_vector(15 downto 0);
	signal muli1_dataInArray_1 : std_logic_vector(15 downto 0);
	signal muli1_pValidArray_0 : std_logic;
	signal muli1_pValidArray_1 : std_logic;
	signal muli1_readyArray_0 : std_logic;
	signal muli1_readyArray_1 : std_logic;
	signal muli1_nReadyArray_0 : std_logic;
	signal muli1_validArray_0 : std_logic;
	signal muli1_dataOutArray_0 : std_logic_vector(15 downto 0);

	signal extsi14_clk : std_logic;
	signal extsi14_rst : std_logic;
	signal extsi14_dataInArray_0 : std_logic_vector(15 downto 0);
	signal extsi14_pValidArray_0 : std_logic;
	signal extsi14_readyArray_0 : std_logic;
	signal extsi14_nReadyArray_0 : std_logic;
	signal extsi14_validArray_0 : std_logic;
	signal extsi14_dataOutArray_0 : std_logic_vector(16 downto 0);

	signal addi1_clk : std_logic;
	signal addi1_rst : std_logic;
	signal addi1_dataInArray_0 : std_logic_vector(16 downto 0);
	signal addi1_dataInArray_1 : std_logic_vector(16 downto 0);
	signal addi1_pValidArray_0 : std_logic;
	signal addi1_pValidArray_1 : std_logic;
	signal addi1_readyArray_0 : std_logic;
	signal addi1_readyArray_1 : std_logic;
	signal addi1_nReadyArray_0 : std_logic;
	signal addi1_validArray_0 : std_logic;
	signal addi1_dataOutArray_0 : std_logic_vector(16 downto 0);

	signal extsi15_clk : std_logic;
	signal extsi15_rst : std_logic;
	signal extsi15_dataInArray_0 : std_logic_vector(16 downto 0);
	signal extsi15_pValidArray_0 : std_logic;
	signal extsi15_readyArray_0 : std_logic;
	signal extsi15_nReadyArray_0 : std_logic;
	signal extsi15_validArray_0 : std_logic;
	signal extsi15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mc_load1_clk : std_logic;
	signal mc_load1_rst : std_logic;
	signal mc_load1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mc_load1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mc_load1_pValidArray_0 : std_logic;
	signal mc_load1_pValidArray_1 : std_logic;
	signal mc_load1_readyArray_0 : std_logic;
	signal mc_load1_readyArray_1 : std_logic;
	signal mc_load1_nReadyArray_0 : std_logic;
	signal mc_load1_validArray_0 : std_logic;
	signal mc_load1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mc_load1_nReadyArray_1 : std_logic;
	signal mc_load1_validArray_1 : std_logic;
	signal mc_load1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal muli0_clk : std_logic;
	signal muli0_rst : std_logic;
	signal muli0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal muli0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal muli0_pValidArray_0 : std_logic;
	signal muli0_pValidArray_1 : std_logic;
	signal muli0_readyArray_0 : std_logic;
	signal muli0_readyArray_1 : std_logic;
	signal muli0_nReadyArray_0 : std_logic;
	signal muli0_validArray_0 : std_logic;
	signal muli0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer1_clk : std_logic;
	signal buffer1_rst : std_logic;
	signal buffer1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer1_pValidArray_0 : std_logic;
	signal buffer1_readyArray_0 : std_logic;
	signal buffer1_nReadyArray_0 : std_logic;
	signal buffer1_validArray_0 : std_logic;
	signal buffer1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal addi0_clk : std_logic;
	signal addi0_rst : std_logic;
	signal addi0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal addi0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal addi0_pValidArray_0 : std_logic;
	signal addi0_pValidArray_1 : std_logic;
	signal addi0_readyArray_0 : std_logic;
	signal addi0_readyArray_1 : std_logic;
	signal addi0_nReadyArray_0 : std_logic;
	signal addi0_validArray_0 : std_logic;
	signal addi0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal addi4_clk : std_logic;
	signal addi4_rst : std_logic;
	signal addi4_dataInArray_0 : std_logic_vector(8 downto 0);
	signal addi4_dataInArray_1 : std_logic_vector(8 downto 0);
	signal addi4_pValidArray_0 : std_logic;
	signal addi4_pValidArray_1 : std_logic;
	signal addi4_readyArray_0 : std_logic;
	signal addi4_readyArray_1 : std_logic;
	signal addi4_nReadyArray_0 : std_logic;
	signal addi4_validArray_0 : std_logic;
	signal addi4_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal buffer5_clk : std_logic;
	signal buffer5_rst : std_logic;
	signal buffer5_dataInArray_0 : std_logic_vector(8 downto 0);
	signal buffer5_pValidArray_0 : std_logic;
	signal buffer5_readyArray_0 : std_logic;
	signal buffer5_nReadyArray_0 : std_logic;
	signal buffer5_validArray_0 : std_logic;
	signal buffer5_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal fork7_clk : std_logic;
	signal fork7_rst : std_logic;
	signal fork7_dataInArray_0 : std_logic_vector(8 downto 0);
	signal fork7_pValidArray_0 : std_logic;
	signal fork7_readyArray_0 : std_logic;
	signal fork7_nReadyArray_0 : std_logic;
	signal fork7_validArray_0 : std_logic;
	signal fork7_dataOutArray_0 : std_logic_vector(8 downto 0);
	signal fork7_nReadyArray_1 : std_logic;
	signal fork7_validArray_1 : std_logic;
	signal fork7_dataOutArray_1 : std_logic_vector(8 downto 0);

	signal trunci0_clk : std_logic;
	signal trunci0_rst : std_logic;
	signal trunci0_dataInArray_0 : std_logic_vector(8 downto 0);
	signal trunci0_pValidArray_0 : std_logic;
	signal trunci0_readyArray_0 : std_logic;
	signal trunci0_nReadyArray_0 : std_logic;
	signal trunci0_validArray_0 : std_logic;
	signal trunci0_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal cmpi0_clk : std_logic;
	signal cmpi0_rst : std_logic;
	signal cmpi0_dataInArray_0 : std_logic_vector(8 downto 0);
	signal cmpi0_dataInArray_1 : std_logic_vector(8 downto 0);
	signal cmpi0_pValidArray_0 : std_logic;
	signal cmpi0_pValidArray_1 : std_logic;
	signal cmpi0_readyArray_0 : std_logic;
	signal cmpi0_readyArray_1 : std_logic;
	signal cmpi0_nReadyArray_0 : std_logic;
	signal cmpi0_validArray_0 : std_logic;
	signal cmpi0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork8_clk : std_logic;
	signal fork8_rst : std_logic;
	signal fork8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork8_pValidArray_0 : std_logic;
	signal fork8_readyArray_0 : std_logic;
	signal fork8_nReadyArray_0 : std_logic;
	signal fork8_validArray_0 : std_logic;
	signal fork8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_1 : std_logic;
	signal fork8_validArray_1 : std_logic;
	signal fork8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_2 : std_logic;
	signal fork8_validArray_2 : std_logic;
	signal fork8_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_3 : std_logic;
	signal fork8_validArray_3 : std_logic;
	signal fork8_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cond_br0_clk : std_logic;
	signal cond_br0_rst : std_logic;
	signal cond_br0_dataInArray_0 : std_logic_vector(7 downto 0);
	signal cond_br0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br0_pValidArray_0 : std_logic;
	signal cond_br0_pValidArray_1 : std_logic;
	signal cond_br0_readyArray_0 : std_logic;
	signal cond_br0_readyArray_1 : std_logic;
	signal cond_br0_nReadyArray_0 : std_logic;
	signal cond_br0_validArray_0 : std_logic;
	signal cond_br0_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal cond_br0_nReadyArray_1 : std_logic;
	signal cond_br0_validArray_1 : std_logic;
	signal cond_br0_dataOutArray_1 : std_logic_vector(7 downto 0);

	signal sink0_clk : std_logic;
	signal sink0_rst : std_logic;
	signal sink0_dataInArray_0 : std_logic_vector(7 downto 0);
	signal sink0_pValidArray_0 : std_logic;
	signal sink0_readyArray_0 : std_logic;

	signal buffer17_clk : std_logic;
	signal buffer17_rst : std_logic;
	signal buffer17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer17_pValidArray_0 : std_logic;
	signal buffer17_readyArray_0 : std_logic;
	signal buffer17_nReadyArray_0 : std_logic;
	signal buffer17_validArray_0 : std_logic;
	signal buffer17_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br3_clk : std_logic;
	signal cond_br3_rst : std_logic;
	signal cond_br3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br3_pValidArray_0 : std_logic;
	signal cond_br3_pValidArray_1 : std_logic;
	signal cond_br3_readyArray_0 : std_logic;
	signal cond_br3_readyArray_1 : std_logic;
	signal cond_br3_nReadyArray_0 : std_logic;
	signal cond_br3_validArray_0 : std_logic;
	signal cond_br3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br3_nReadyArray_1 : std_logic;
	signal cond_br3_validArray_1 : std_logic;
	signal cond_br3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cond_br1_clk : std_logic;
	signal cond_br1_rst : std_logic;
	signal cond_br1_dataInArray_0 : std_logic_vector(7 downto 0);
	signal cond_br1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br1_pValidArray_0 : std_logic;
	signal cond_br1_pValidArray_1 : std_logic;
	signal cond_br1_readyArray_0 : std_logic;
	signal cond_br1_readyArray_1 : std_logic;
	signal cond_br1_nReadyArray_0 : std_logic;
	signal cond_br1_validArray_0 : std_logic;
	signal cond_br1_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal cond_br1_nReadyArray_1 : std_logic;
	signal cond_br1_validArray_1 : std_logic;
	signal cond_br1_dataOutArray_1 : std_logic_vector(7 downto 0);

	signal buffer3_clk : std_logic;
	signal buffer3_rst : std_logic;
	signal buffer3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer3_pValidArray_0 : std_logic;
	signal buffer3_readyArray_0 : std_logic;
	signal buffer3_nReadyArray_0 : std_logic;
	signal buffer3_validArray_0 : std_logic;
	signal buffer3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br5_clk : std_logic;
	signal cond_br5_rst : std_logic;
	signal cond_br5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br5_pValidArray_0 : std_logic;
	signal cond_br5_pValidArray_1 : std_logic;
	signal cond_br5_readyArray_0 : std_logic;
	signal cond_br5_readyArray_1 : std_logic;
	signal cond_br5_nReadyArray_0 : std_logic;
	signal cond_br5_validArray_0 : std_logic;
	signal cond_br5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br5_nReadyArray_1 : std_logic;
	signal cond_br5_validArray_1 : std_logic;
	signal cond_br5_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer4_clk : std_logic;
	signal buffer4_rst : std_logic;
	signal buffer4_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer4_pValidArray_0 : std_logic;
	signal buffer4_readyArray_0 : std_logic;
	signal buffer4_nReadyArray_0 : std_logic;
	signal buffer4_validArray_0 : std_logic;
	signal buffer4_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal fork9_clk : std_logic;
	signal fork9_rst : std_logic;
	signal fork9_dataInArray_0 : std_logic_vector(7 downto 0);
	signal fork9_pValidArray_0 : std_logic;
	signal fork9_readyArray_0 : std_logic;
	signal fork9_nReadyArray_0 : std_logic;
	signal fork9_validArray_0 : std_logic;
	signal fork9_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal fork9_nReadyArray_1 : std_logic;
	signal fork9_validArray_1 : std_logic;
	signal fork9_dataOutArray_1 : std_logic_vector(7 downto 0);

	signal extsi2_clk : std_logic;
	signal extsi2_rst : std_logic;
	signal extsi2_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi2_pValidArray_0 : std_logic;
	signal extsi2_readyArray_0 : std_logic;
	signal extsi2_nReadyArray_0 : std_logic;
	signal extsi2_validArray_0 : std_logic;
	signal extsi2_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal buffer7_clk : std_logic;
	signal buffer7_rst : std_logic;
	signal buffer7_dataInArray_0 : std_logic_vector(7 downto 0);
	signal buffer7_pValidArray_0 : std_logic;
	signal buffer7_readyArray_0 : std_logic;
	signal buffer7_nReadyArray_0 : std_logic;
	signal buffer7_validArray_0 : std_logic;
	signal buffer7_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal extsi16_clk : std_logic;
	signal extsi16_rst : std_logic;
	signal extsi16_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi16_pValidArray_0 : std_logic;
	signal extsi16_readyArray_0 : std_logic;
	signal extsi16_nReadyArray_0 : std_logic;
	signal extsi16_validArray_0 : std_logic;
	signal extsi16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork10_clk : std_logic;
	signal fork10_rst : std_logic;
	signal fork10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork10_pValidArray_0 : std_logic;
	signal fork10_readyArray_0 : std_logic;
	signal fork10_nReadyArray_0 : std_logic;
	signal fork10_validArray_0 : std_logic;
	signal fork10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork10_nReadyArray_1 : std_logic;
	signal fork10_validArray_1 : std_logic;
	signal fork10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal buffer2_clk : std_logic;
	signal buffer2_rst : std_logic;
	signal buffer2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer2_pValidArray_0 : std_logic;
	signal buffer2_readyArray_0 : std_logic;
	signal buffer2_nReadyArray_0 : std_logic;
	signal buffer2_validArray_0 : std_logic;
	signal buffer2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork11_clk : std_logic;
	signal fork11_rst : std_logic;
	signal fork11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork11_pValidArray_0 : std_logic;
	signal fork11_readyArray_0 : std_logic;
	signal fork11_nReadyArray_0 : std_logic;
	signal fork11_validArray_0 : std_logic;
	signal fork11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_1 : std_logic;
	signal fork11_validArray_1 : std_logic;
	signal fork11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant10_clk : std_logic;
	signal constant10_rst : std_logic;
	signal constant10_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant10_pValidArray_0 : std_logic;
	signal constant10_readyArray_0 : std_logic;
	signal constant10_nReadyArray_0 : std_logic;
	signal constant10_validArray_0 : std_logic;
	signal constant10_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi3_clk : std_logic;
	signal extsi3_rst : std_logic;
	signal extsi3_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi3_pValidArray_0 : std_logic;
	signal extsi3_readyArray_0 : std_logic;
	signal extsi3_nReadyArray_0 : std_logic;
	signal extsi3_validArray_0 : std_logic;
	signal extsi3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source2_clk : std_logic;
	signal source2_rst : std_logic;
	signal source2_nReadyArray_0 : std_logic;
	signal source2_validArray_0 : std_logic;
	signal source2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant11_clk : std_logic;
	signal constant11_rst : std_logic;
	signal constant11_dataInArray_0 : std_logic_vector(7 downto 0);
	signal constant11_pValidArray_0 : std_logic;
	signal constant11_readyArray_0 : std_logic;
	signal constant11_nReadyArray_0 : std_logic;
	signal constant11_validArray_0 : std_logic;
	signal constant11_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal extsi4_clk : std_logic;
	signal extsi4_rst : std_logic;
	signal extsi4_dataInArray_0 : std_logic_vector(7 downto 0);
	signal extsi4_pValidArray_0 : std_logic;
	signal extsi4_readyArray_0 : std_logic;
	signal extsi4_nReadyArray_0 : std_logic;
	signal extsi4_validArray_0 : std_logic;
	signal extsi4_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal source3_clk : std_logic;
	signal source3_rst : std_logic;
	signal source3_nReadyArray_0 : std_logic;
	signal source3_validArray_0 : std_logic;
	signal source3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant12_clk : std_logic;
	signal constant12_rst : std_logic;
	signal constant12_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant12_pValidArray_0 : std_logic;
	signal constant12_readyArray_0 : std_logic;
	signal constant12_nReadyArray_0 : std_logic;
	signal constant12_validArray_0 : std_logic;
	signal constant12_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi17_clk : std_logic;
	signal extsi17_rst : std_logic;
	signal extsi17_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi17_pValidArray_0 : std_logic;
	signal extsi17_readyArray_0 : std_logic;
	signal extsi17_nReadyArray_0 : std_logic;
	signal extsi17_validArray_0 : std_logic;
	signal extsi17_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal mc_store0_clk : std_logic;
	signal mc_store0_rst : std_logic;
	signal mc_store0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mc_store0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mc_store0_pValidArray_0 : std_logic;
	signal mc_store0_pValidArray_1 : std_logic;
	signal mc_store0_readyArray_0 : std_logic;
	signal mc_store0_readyArray_1 : std_logic;
	signal mc_store0_nReadyArray_0 : std_logic;
	signal mc_store0_validArray_0 : std_logic;
	signal mc_store0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mc_store0_nReadyArray_1 : std_logic;
	signal mc_store0_validArray_1 : std_logic;
	signal mc_store0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal addi2_clk : std_logic;
	signal addi2_rst : std_logic;
	signal addi2_dataInArray_0 : std_logic_vector(8 downto 0);
	signal addi2_dataInArray_1 : std_logic_vector(8 downto 0);
	signal addi2_pValidArray_0 : std_logic;
	signal addi2_pValidArray_1 : std_logic;
	signal addi2_readyArray_0 : std_logic;
	signal addi2_readyArray_1 : std_logic;
	signal addi2_nReadyArray_0 : std_logic;
	signal addi2_validArray_0 : std_logic;
	signal addi2_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal buffer15_clk : std_logic;
	signal buffer15_rst : std_logic;
	signal buffer15_dataInArray_0 : std_logic_vector(8 downto 0);
	signal buffer15_pValidArray_0 : std_logic;
	signal buffer15_readyArray_0 : std_logic;
	signal buffer15_nReadyArray_0 : std_logic;
	signal buffer15_validArray_0 : std_logic;
	signal buffer15_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal fork12_clk : std_logic;
	signal fork12_rst : std_logic;
	signal fork12_dataInArray_0 : std_logic_vector(8 downto 0);
	signal fork12_pValidArray_0 : std_logic;
	signal fork12_readyArray_0 : std_logic;
	signal fork12_nReadyArray_0 : std_logic;
	signal fork12_validArray_0 : std_logic;
	signal fork12_dataOutArray_0 : std_logic_vector(8 downto 0);
	signal fork12_nReadyArray_1 : std_logic;
	signal fork12_validArray_1 : std_logic;
	signal fork12_dataOutArray_1 : std_logic_vector(8 downto 0);

	signal trunci1_clk : std_logic;
	signal trunci1_rst : std_logic;
	signal trunci1_dataInArray_0 : std_logic_vector(8 downto 0);
	signal trunci1_pValidArray_0 : std_logic;
	signal trunci1_readyArray_0 : std_logic;
	signal trunci1_nReadyArray_0 : std_logic;
	signal trunci1_validArray_0 : std_logic;
	signal trunci1_dataOutArray_0 : std_logic_vector(7 downto 0);

	signal buffer9_clk : std_logic;
	signal buffer9_rst : std_logic;
	signal buffer9_dataInArray_0 : std_logic_vector(8 downto 0);
	signal buffer9_pValidArray_0 : std_logic;
	signal buffer9_readyArray_0 : std_logic;
	signal buffer9_nReadyArray_0 : std_logic;
	signal buffer9_validArray_0 : std_logic;
	signal buffer9_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal cmpi1_clk : std_logic;
	signal cmpi1_rst : std_logic;
	signal cmpi1_dataInArray_0 : std_logic_vector(8 downto 0);
	signal cmpi1_dataInArray_1 : std_logic_vector(8 downto 0);
	signal cmpi1_pValidArray_0 : std_logic;
	signal cmpi1_pValidArray_1 : std_logic;
	signal cmpi1_readyArray_0 : std_logic;
	signal cmpi1_readyArray_1 : std_logic;
	signal cmpi1_nReadyArray_0 : std_logic;
	signal cmpi1_validArray_0 : std_logic;
	signal cmpi1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork13_clk : std_logic;
	signal fork13_rst : std_logic;
	signal fork13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork13_pValidArray_0 : std_logic;
	signal fork13_readyArray_0 : std_logic;
	signal fork13_nReadyArray_0 : std_logic;
	signal fork13_validArray_0 : std_logic;
	signal fork13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork13_nReadyArray_1 : std_logic;
	signal fork13_validArray_1 : std_logic;
	signal fork13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork13_nReadyArray_2 : std_logic;
	signal fork13_validArray_2 : std_logic;
	signal fork13_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal cond_br2_clk : std_logic;
	signal cond_br2_rst : std_logic;
	signal cond_br2_dataInArray_0 : std_logic_vector(7 downto 0);
	signal cond_br2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br2_pValidArray_0 : std_logic;
	signal cond_br2_pValidArray_1 : std_logic;
	signal cond_br2_readyArray_0 : std_logic;
	signal cond_br2_readyArray_1 : std_logic;
	signal cond_br2_nReadyArray_0 : std_logic;
	signal cond_br2_validArray_0 : std_logic;
	signal cond_br2_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal cond_br2_nReadyArray_1 : std_logic;
	signal cond_br2_validArray_1 : std_logic;
	signal cond_br2_dataOutArray_1 : std_logic_vector(7 downto 0);

	signal sink1_clk : std_logic;
	signal sink1_rst : std_logic;
	signal sink1_dataInArray_0 : std_logic_vector(7 downto 0);
	signal sink1_pValidArray_0 : std_logic;
	signal sink1_readyArray_0 : std_logic;

	signal cond_br10_clk : std_logic;
	signal cond_br10_rst : std_logic;
	signal cond_br10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br10_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br10_pValidArray_0 : std_logic;
	signal cond_br10_pValidArray_1 : std_logic;
	signal cond_br10_readyArray_0 : std_logic;
	signal cond_br10_readyArray_1 : std_logic;
	signal cond_br10_nReadyArray_0 : std_logic;
	signal cond_br10_validArray_0 : std_logic;
	signal cond_br10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br10_nReadyArray_1 : std_logic;
	signal cond_br10_validArray_1 : std_logic;
	signal cond_br10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal sink2_clk : std_logic;
	signal sink2_rst : std_logic;
	signal sink2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink2_pValidArray_0 : std_logic;
	signal sink2_readyArray_0 : std_logic;

	signal buffer6_clk : std_logic;
	signal buffer6_rst : std_logic;
	signal buffer6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer6_pValidArray_0 : std_logic;
	signal buffer6_readyArray_0 : std_logic;
	signal buffer6_nReadyArray_0 : std_logic;
	signal buffer6_validArray_0 : std_logic;
	signal buffer6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br11_clk : std_logic;
	signal cond_br11_rst : std_logic;
	signal cond_br11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br11_pValidArray_0 : std_logic;
	signal cond_br11_pValidArray_1 : std_logic;
	signal cond_br11_readyArray_0 : std_logic;
	signal cond_br11_readyArray_1 : std_logic;
	signal cond_br11_nReadyArray_0 : std_logic;
	signal cond_br11_validArray_0 : std_logic;
	signal cond_br11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br11_nReadyArray_1 : std_logic;
	signal cond_br11_validArray_1 : std_logic;
	signal cond_br11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink3_clk : std_logic;
	signal sink3_rst : std_logic;
	signal sink3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink3_pValidArray_0 : std_logic;
	signal sink3_readyArray_0 : std_logic;

	signal buffer14_clk : std_logic;
	signal buffer14_rst : std_logic;
	signal buffer14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer14_pValidArray_0 : std_logic;
	signal buffer14_readyArray_0 : std_logic;
	signal buffer14_nReadyArray_0 : std_logic;
	signal buffer14_validArray_0 : std_logic;
	signal buffer14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal d_return0_clk : std_logic;
	signal d_return0_rst : std_logic;
	signal d_return0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal d_return0_pValidArray_0 : std_logic;
	signal d_return0_readyArray_0 : std_logic;
	signal d_return0_nReadyArray_0 : std_logic;
	signal d_return0_validArray_0 : std_logic;
	signal d_return0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal end0_clk : std_logic;
	signal end0_rst : std_logic;
	signal end0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal end0_pValidArray_0 : std_logic;
	signal end0_pValidArray_1 : std_logic;
	signal end0_pValidArray_2 : std_logic;
	signal end0_pValidArray_3 : std_logic;
	signal end0_readyArray_0 : std_logic;
	signal end0_readyArray_1 : std_logic;
	signal end0_readyArray_2 : std_logic;
	signal end0_readyArray_3 : std_logic;
	signal end0_nReadyArray_0 : std_logic;
	signal end0_validArray_0 : std_logic;
	signal end0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end0_validArray_1 :  std_logic;
	signal end0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end0_nReadyArray_1 :  std_logic;

begin


	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	fork0_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= fork0_readyArray_0;
	fork0_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),fork0_dataInArray_0'length));

	mem_controller0_clk <= clk;
	mem_controller0_rst <= rst;
	out_ce0 <= mem_controller0_we0_ce0;
	out_we0 <= mem_controller0_we0_ce0;
	end0_pValidArray_0 <= mem_controller0_validArray_0;
	mem_controller0_nReadyArray_0 <= end0_readyArray_0;
	end0_dataInArray_0 <= std_logic_vector (resize(unsigned(mem_controller0_dataOutArray_0),end0_dataInArray_0'length));

	mem_controller1_clk <= clk;
	mem_controller1_rst <= rst;
	v_ce0 <= mem_controller1_we0_ce0;
	v_we0 <= mem_controller1_we0_ce0;
	mc_load0_pValidArray_0 <= mem_controller1_validArray_0;
	mem_controller1_nReadyArray_0 <= mc_load0_readyArray_0;
	mc_load0_dataInArray_0 <= std_logic_vector (resize(unsigned(mem_controller1_dataOutArray_0),mc_load0_dataInArray_0'length));
	end0_pValidArray_1 <= mem_controller1_validArray_1;
	mem_controller1_nReadyArray_1 <= end0_readyArray_1;
	end0_dataInArray_1 <= std_logic_vector (resize(unsigned(mem_controller1_dataOutArray_1),end0_dataInArray_1'length));

	mem_controller2_clk <= clk;
	mem_controller2_rst <= rst;
	m_ce0 <= mem_controller2_we0_ce0;
	m_we0 <= mem_controller2_we0_ce0;
	mc_load1_pValidArray_0 <= mem_controller2_validArray_0;
	mem_controller2_nReadyArray_0 <= mc_load1_readyArray_0;
	mc_load1_dataInArray_0 <= std_logic_vector (resize(unsigned(mem_controller2_dataOutArray_0),mc_load1_dataInArray_0'length));
	end0_pValidArray_2 <= mem_controller2_validArray_1;
	mem_controller2_nReadyArray_1 <= end0_readyArray_2;
	end0_dataInArray_2 <= std_logic_vector (resize(unsigned(mem_controller2_dataOutArray_1),end0_dataInArray_2'length));

	fork0_clk <= clk;
	fork0_rst <= rst;
	control_merge0_pValidArray_1 <= fork0_validArray_0;
	fork0_nReadyArray_0 <= control_merge0_readyArray_1;
	control_merge0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork0_dataOutArray_0),control_merge0_dataInArray_1'length));
	constant0_pValidArray_0 <= fork0_validArray_1;
	fork0_nReadyArray_1 <= constant0_readyArray_0;
	constant0_dataInArray_0 <= "0";

	constant0_clk <= clk;
	constant0_rst <= rst;
	extsi0_pValidArray_0 <= constant0_validArray_0;
	constant0_nReadyArray_0 <= extsi0_readyArray_0;
	extsi0_dataInArray_0 <= std_logic_vector (resize(unsigned(constant0_dataOutArray_0),extsi0_dataInArray_0'length));

	extsi0_clk <= clk;
	extsi0_rst <= rst;
	mux0_pValidArray_2 <= extsi0_validArray_0;
	extsi0_nReadyArray_0 <= mux0_readyArray_2;
	mux0_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi0_dataOutArray_0),mux0_dataInArray_2'length));

	mux0_clk <= clk;
	mux0_rst <= rst;
	buffer11_pValidArray_0 <= mux0_validArray_0;
	mux0_nReadyArray_0 <= buffer11_readyArray_0;
	buffer11_dataInArray_0 <= std_logic_vector (resize(unsigned(mux0_dataOutArray_0),buffer11_dataInArray_0'length));

	control_merge0_clk <= clk;
	control_merge0_rst <= rst;
	fork1_pValidArray_0 <= control_merge0_validArray_0;
	control_merge0_nReadyArray_0 <= fork1_readyArray_0;
	fork1_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge0_dataOutArray_0),fork1_dataInArray_0'length));
	mux0_pValidArray_0 <= control_merge0_validArray_1;
	control_merge0_nReadyArray_1 <= mux0_readyArray_0;
	mux0_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge0_dataOutArray_1),mux0_dataInArray_0'length));

	fork1_clk <= clk;
	fork1_rst <= rst;
	constant1_pValidArray_0 <= fork1_validArray_0;
	fork1_nReadyArray_0 <= constant1_readyArray_0;
	constant1_dataInArray_0 <= "0";
	control_merge1_pValidArray_1 <= fork1_validArray_1;
	fork1_nReadyArray_1 <= control_merge1_readyArray_1;
	control_merge1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork1_dataOutArray_1),control_merge1_dataInArray_1'length));

	constant1_clk <= clk;
	constant1_rst <= rst;
	fork2_pValidArray_0 <= constant1_validArray_0;
	constant1_nReadyArray_0 <= fork2_readyArray_0;
	fork2_dataInArray_0 <= std_logic_vector (resize(unsigned(constant1_dataOutArray_0),fork2_dataInArray_0'length));

	fork2_clk <= clk;
	fork2_rst <= rst;
	extsi1_pValidArray_0 <= fork2_validArray_0;
	fork2_nReadyArray_0 <= extsi1_readyArray_0;
	extsi1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_0),extsi1_dataInArray_0'length));
	extsi6_pValidArray_0 <= fork2_validArray_1;
	fork2_nReadyArray_1 <= extsi6_readyArray_0;
	extsi6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_1),extsi6_dataInArray_0'length));

	extsi1_clk <= clk;
	extsi1_rst <= rst;
	mux4_pValidArray_2 <= extsi1_validArray_0;
	extsi1_nReadyArray_0 <= mux4_readyArray_2;
	mux4_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi1_dataOutArray_0),mux4_dataInArray_2'length));

	extsi6_clk <= clk;
	extsi6_rst <= rst;
	mux2_pValidArray_2 <= extsi6_validArray_0;
	extsi6_nReadyArray_0 <= mux2_readyArray_2;
	mux2_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi6_dataOutArray_0),mux2_dataInArray_2'length));

	mux4_clk <= clk;
	mux4_rst <= rst;
	buffer13_pValidArray_0 <= mux4_validArray_0;
	mux4_nReadyArray_0 <= buffer13_readyArray_0;
	buffer13_dataInArray_0 <= std_logic_vector (resize(unsigned(mux4_dataOutArray_0),buffer13_dataInArray_0'length));

	buffer13_clk <= clk;
	buffer13_rst <= rst;
	fork3_pValidArray_0 <= buffer13_validArray_0;
	buffer13_nReadyArray_0 <= fork3_readyArray_0;
	fork3_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer13_dataOutArray_0),fork3_dataInArray_0'length));

	fork3_clk <= clk;
	fork3_rst <= rst;
	buffer8_pValidArray_0 <= fork3_validArray_0;
	fork3_nReadyArray_0 <= buffer8_readyArray_0;
	buffer8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_0),buffer8_dataInArray_0'length));
	extsi8_pValidArray_0 <= fork3_validArray_1;
	fork3_nReadyArray_1 <= extsi8_readyArray_0;
	extsi8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_1),extsi8_dataInArray_0'length));
	buffer10_pValidArray_0 <= fork3_validArray_2;
	fork3_nReadyArray_2 <= buffer10_readyArray_0;
	buffer10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_2),buffer10_dataInArray_0'length));

	buffer8_clk <= clk;
	buffer8_rst <= rst;
	extsi7_pValidArray_0 <= buffer8_validArray_0;
	buffer8_nReadyArray_0 <= extsi7_readyArray_0;
	extsi7_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer8_dataOutArray_0),extsi7_dataInArray_0'length));

	extsi7_clk <= clk;
	extsi7_rst <= rst;
	addi1_pValidArray_0 <= extsi7_validArray_0;
	extsi7_nReadyArray_0 <= addi1_readyArray_0;
	addi1_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi7_dataOutArray_0),addi1_dataInArray_0'length));

	extsi8_clk <= clk;
	extsi8_rst <= rst;
	addi4_pValidArray_0 <= extsi8_validArray_0;
	extsi8_nReadyArray_0 <= addi4_readyArray_0;
	addi4_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi8_dataOutArray_0),addi4_dataInArray_0'length));

	buffer10_clk <= clk;
	buffer10_rst <= rst;
	extsi9_pValidArray_0 <= buffer10_validArray_0;
	buffer10_nReadyArray_0 <= extsi9_readyArray_0;
	extsi9_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer10_dataOutArray_0),extsi9_dataInArray_0'length));

	extsi9_clk <= clk;
	extsi9_rst <= rst;
	mc_load0_pValidArray_1 <= extsi9_validArray_0;
	extsi9_nReadyArray_0 <= mc_load0_readyArray_1;
	mc_load0_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi9_dataOutArray_0),mc_load0_dataInArray_1'length));

	buffer16_clk <= clk;
	buffer16_rst <= rst;
	mux2_pValidArray_0 <= buffer16_validArray_0;
	buffer16_nReadyArray_0 <= mux2_readyArray_0;
	mux2_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer16_dataOutArray_0),mux2_dataInArray_0'length));

	mux2_clk <= clk;
	mux2_rst <= rst;
	buffer1_pValidArray_0 <= mux2_validArray_0;
	mux2_nReadyArray_0 <= buffer1_readyArray_0;
	buffer1_dataInArray_0 <= std_logic_vector (resize(unsigned(mux2_dataOutArray_0),buffer1_dataInArray_0'length));

	buffer0_clk <= clk;
	buffer0_rst <= rst;
	mux1_pValidArray_0 <= buffer0_validArray_0;
	buffer0_nReadyArray_0 <= mux1_readyArray_0;
	mux1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer0_dataOutArray_0),mux1_dataInArray_0'length));

	buffer11_clk <= clk;
	buffer11_rst <= rst;
	mux1_pValidArray_2 <= buffer11_validArray_0;
	buffer11_nReadyArray_0 <= mux1_readyArray_2;
	mux1_dataInArray_2 <= std_logic_vector (resize(unsigned(buffer11_dataOutArray_0),mux1_dataInArray_2'length));

	mux1_clk <= clk;
	mux1_rst <= rst;
	buffer12_pValidArray_0 <= mux1_validArray_0;
	mux1_nReadyArray_0 <= buffer12_readyArray_0;
	buffer12_dataInArray_0 <= std_logic_vector (resize(unsigned(mux1_dataOutArray_0),buffer12_dataInArray_0'length));

	buffer12_clk <= clk;
	buffer12_rst <= rst;
	fork4_pValidArray_0 <= buffer12_validArray_0;
	buffer12_nReadyArray_0 <= fork4_readyArray_0;
	fork4_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer12_dataOutArray_0),fork4_dataInArray_0'length));

	fork4_clk <= clk;
	fork4_rst <= rst;
	cond_br1_pValidArray_0 <= fork4_validArray_0;
	fork4_nReadyArray_0 <= cond_br1_readyArray_0;
	cond_br1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_0),cond_br1_dataInArray_0'length));
	extsi10_pValidArray_0 <= fork4_validArray_1;
	fork4_nReadyArray_1 <= extsi10_readyArray_0;
	extsi10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_1),extsi10_dataInArray_0'length));

	extsi10_clk <= clk;
	extsi10_rst <= rst;
	muli1_pValidArray_0 <= extsi10_validArray_0;
	extsi10_nReadyArray_0 <= muli1_readyArray_0;
	muli1_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi10_dataOutArray_0),muli1_dataInArray_0'length));

	control_merge1_clk <= clk;
	control_merge1_rst <= rst;
	buffer3_pValidArray_0 <= control_merge1_validArray_0;
	control_merge1_nReadyArray_0 <= buffer3_readyArray_0;
	buffer3_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge1_dataOutArray_0),buffer3_dataInArray_0'length));
	fork5_pValidArray_0 <= control_merge1_validArray_1;
	control_merge1_nReadyArray_1 <= fork5_readyArray_0;
	fork5_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge1_dataOutArray_1),fork5_dataInArray_0'length));

	fork5_clk <= clk;
	fork5_rst <= rst;
	buffer0_pValidArray_0 <= fork5_validArray_0;
	fork5_nReadyArray_0 <= buffer0_readyArray_0;
	buffer0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_0),buffer0_dataInArray_0'length));
	mux4_pValidArray_0 <= fork5_validArray_1;
	fork5_nReadyArray_1 <= mux4_readyArray_0;
	mux4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_1),mux4_dataInArray_0'length));
	buffer16_pValidArray_0 <= fork5_validArray_2;
	fork5_nReadyArray_2 <= buffer16_readyArray_0;
	buffer16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_2),buffer16_dataInArray_0'length));

	source0_clk <= clk;
	source0_rst <= rst;
	constant8_pValidArray_0 <= source0_validArray_0;
	source0_nReadyArray_0 <= constant8_readyArray_0;
	constant8_dataInArray_0 <= "01100100";

	constant8_clk <= clk;
	constant8_rst <= rst;
	fork6_pValidArray_0 <= constant8_validArray_0;
	constant8_nReadyArray_0 <= fork6_readyArray_0;
	fork6_dataInArray_0 <= std_logic_vector (resize(unsigned(constant8_dataOutArray_0),fork6_dataInArray_0'length));

	fork6_clk <= clk;
	fork6_rst <= rst;
	extsi11_pValidArray_0 <= fork6_validArray_0;
	fork6_nReadyArray_0 <= extsi11_readyArray_0;
	extsi11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_0),extsi11_dataInArray_0'length));
	extsi12_pValidArray_0 <= fork6_validArray_1;
	fork6_nReadyArray_1 <= extsi12_readyArray_0;
	extsi12_dataInArray_0 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_1),extsi12_dataInArray_0'length));

	extsi11_clk <= clk;
	extsi11_rst <= rst;
	muli1_pValidArray_1 <= extsi11_validArray_0;
	extsi11_nReadyArray_0 <= muli1_readyArray_1;
	muli1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi11_dataOutArray_0),muli1_dataInArray_1'length));

	extsi12_clk <= clk;
	extsi12_rst <= rst;
	cmpi0_pValidArray_1 <= extsi12_validArray_0;
	extsi12_nReadyArray_0 <= cmpi0_readyArray_1;
	cmpi0_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi12_dataOutArray_0),cmpi0_dataInArray_1'length));

	source1_clk <= clk;
	source1_rst <= rst;
	constant9_pValidArray_0 <= source1_validArray_0;
	source1_nReadyArray_0 <= constant9_readyArray_0;
	constant9_dataInArray_0 <= "01";

	constant9_clk <= clk;
	constant9_rst <= rst;
	extsi13_pValidArray_0 <= constant9_validArray_0;
	constant9_nReadyArray_0 <= extsi13_readyArray_0;
	extsi13_dataInArray_0 <= std_logic_vector (resize(unsigned(constant9_dataOutArray_0),extsi13_dataInArray_0'length));

	extsi13_clk <= clk;
	extsi13_rst <= rst;
	addi4_pValidArray_1 <= extsi13_validArray_0;
	extsi13_nReadyArray_0 <= addi4_readyArray_1;
	addi4_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi13_dataOutArray_0),addi4_dataInArray_1'length));

	mc_load0_clk <= clk;
	mc_load0_rst <= rst;
	muli0_pValidArray_0 <= mc_load0_validArray_0;
	mc_load0_nReadyArray_0 <= muli0_readyArray_0;
	muli0_dataInArray_0 <= std_logic_vector (resize(unsigned(mc_load0_dataOutArray_0),muli0_dataInArray_0'length));
	mem_controller1_pValidArray_0 <= mc_load0_validArray_1;
	mc_load0_nReadyArray_1 <= mem_controller1_readyArray_0;
	mem_controller1_dataInArray_0 <= std_logic_vector (resize(unsigned(mc_load0_dataOutArray_1),mem_controller1_dataInArray_0'length));

	muli1_clk <= clk;
	muli1_rst <= rst;
	extsi14_pValidArray_0 <= muli1_validArray_0;
	muli1_nReadyArray_0 <= extsi14_readyArray_0;
	extsi14_dataInArray_0 <= std_logic_vector (resize(unsigned(muli1_dataOutArray_0),extsi14_dataInArray_0'length));

	extsi14_clk <= clk;
	extsi14_rst <= rst;
	addi1_pValidArray_1 <= extsi14_validArray_0;
	extsi14_nReadyArray_0 <= addi1_readyArray_1;
	addi1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi14_dataOutArray_0),addi1_dataInArray_1'length));

	addi1_clk <= clk;
	addi1_rst <= rst;
	extsi15_pValidArray_0 <= addi1_validArray_0;
	addi1_nReadyArray_0 <= extsi15_readyArray_0;
	extsi15_dataInArray_0 <= std_logic_vector (resize(unsigned(addi1_dataOutArray_0),extsi15_dataInArray_0'length));

	extsi15_clk <= clk;
	extsi15_rst <= rst;
	mc_load1_pValidArray_1 <= extsi15_validArray_0;
	extsi15_nReadyArray_0 <= mc_load1_readyArray_1;
	mc_load1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi15_dataOutArray_0),mc_load1_dataInArray_1'length));

	mc_load1_clk <= clk;
	mc_load1_rst <= rst;
	muli0_pValidArray_1 <= mc_load1_validArray_0;
	mc_load1_nReadyArray_0 <= muli0_readyArray_1;
	muli0_dataInArray_1 <= std_logic_vector (resize(unsigned(mc_load1_dataOutArray_0),muli0_dataInArray_1'length));
	mem_controller2_pValidArray_0 <= mc_load1_validArray_1;
	mc_load1_nReadyArray_1 <= mem_controller2_readyArray_0;
	mem_controller2_dataInArray_0 <= std_logic_vector (resize(unsigned(mc_load1_dataOutArray_1),mem_controller2_dataInArray_0'length));

	muli0_clk <= clk;
	muli0_rst <= rst;
	addi0_pValidArray_1 <= muli0_validArray_0;
	muli0_nReadyArray_0 <= addi0_readyArray_1;
	addi0_dataInArray_1 <= std_logic_vector (resize(unsigned(muli0_dataOutArray_0),addi0_dataInArray_1'length));

	buffer1_clk <= clk;
	buffer1_rst <= rst;
	addi0_pValidArray_0 <= buffer1_validArray_0;
	buffer1_nReadyArray_0 <= addi0_readyArray_0;
	addi0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer1_dataOutArray_0),addi0_dataInArray_0'length));

	addi0_clk <= clk;
	addi0_rst <= rst;
	cond_br3_pValidArray_0 <= addi0_validArray_0;
	addi0_nReadyArray_0 <= cond_br3_readyArray_0;
	cond_br3_dataInArray_0 <= std_logic_vector (resize(unsigned(addi0_dataOutArray_0),cond_br3_dataInArray_0'length));

	addi4_clk <= clk;
	addi4_rst <= rst;
	buffer5_pValidArray_0 <= addi4_validArray_0;
	addi4_nReadyArray_0 <= buffer5_readyArray_0;
	buffer5_dataInArray_0 <= std_logic_vector (resize(unsigned(addi4_dataOutArray_0),buffer5_dataInArray_0'length));

	buffer5_clk <= clk;
	buffer5_rst <= rst;
	fork7_pValidArray_0 <= buffer5_validArray_0;
	buffer5_nReadyArray_0 <= fork7_readyArray_0;
	fork7_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer5_dataOutArray_0),fork7_dataInArray_0'length));

	fork7_clk <= clk;
	fork7_rst <= rst;
	trunci0_pValidArray_0 <= fork7_validArray_0;
	fork7_nReadyArray_0 <= trunci0_readyArray_0;
	trunci0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_0),trunci0_dataInArray_0'length));
	cmpi0_pValidArray_0 <= fork7_validArray_1;
	fork7_nReadyArray_1 <= cmpi0_readyArray_0;
	cmpi0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_1),cmpi0_dataInArray_0'length));

	trunci0_clk <= clk;
	trunci0_rst <= rst;
	cond_br0_pValidArray_0 <= trunci0_validArray_0;
	trunci0_nReadyArray_0 <= cond_br0_readyArray_0;
	cond_br0_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci0_dataOutArray_0),cond_br0_dataInArray_0'length));

	cmpi0_clk <= clk;
	cmpi0_rst <= rst;
	fork8_pValidArray_0 <= cmpi0_validArray_0;
	cmpi0_nReadyArray_0 <= fork8_readyArray_0;
	fork8_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi0_dataOutArray_0),fork8_dataInArray_0'length));

	fork8_clk <= clk;
	fork8_rst <= rst;
	cond_br0_pValidArray_1 <= fork8_validArray_0;
	fork8_nReadyArray_0 <= cond_br0_readyArray_1;
	cond_br0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_0),cond_br0_dataInArray_1'length));
	cond_br1_pValidArray_1 <= fork8_validArray_1;
	fork8_nReadyArray_1 <= cond_br1_readyArray_1;
	cond_br1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_1),cond_br1_dataInArray_1'length));
	buffer17_pValidArray_0 <= fork8_validArray_2;
	fork8_nReadyArray_2 <= buffer17_readyArray_0;
	buffer17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_2),buffer17_dataInArray_0'length));
	cond_br5_pValidArray_1 <= fork8_validArray_3;
	fork8_nReadyArray_3 <= cond_br5_readyArray_1;
	cond_br5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_3),cond_br5_dataInArray_1'length));

	cond_br0_clk <= clk;
	cond_br0_rst <= rst;
	mux4_pValidArray_1 <= cond_br0_validArray_0;
	cond_br0_nReadyArray_0 <= mux4_readyArray_1;
	mux4_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br0_dataOutArray_0),mux4_dataInArray_1'length));
	sink0_pValidArray_0 <= cond_br0_validArray_1;
	cond_br0_nReadyArray_1 <= sink0_readyArray_0;
	sink0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br0_dataOutArray_1),sink0_dataInArray_0'length));

	sink0_clk <= clk;
	sink0_rst <= rst;

	buffer17_clk <= clk;
	buffer17_rst <= rst;
	cond_br3_pValidArray_1 <= buffer17_validArray_0;
	buffer17_nReadyArray_0 <= cond_br3_readyArray_1;
	cond_br3_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer17_dataOutArray_0),cond_br3_dataInArray_1'length));

	cond_br3_clk <= clk;
	cond_br3_rst <= rst;
	mux2_pValidArray_1 <= cond_br3_validArray_0;
	cond_br3_nReadyArray_0 <= mux2_readyArray_1;
	mux2_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br3_dataOutArray_0),mux2_dataInArray_1'length));
	fork10_pValidArray_0 <= cond_br3_validArray_1;
	cond_br3_nReadyArray_1 <= fork10_readyArray_0;
	fork10_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br3_dataOutArray_1),fork10_dataInArray_0'length));

	cond_br1_clk <= clk;
	cond_br1_rst <= rst;
	mux1_pValidArray_1 <= cond_br1_validArray_0;
	cond_br1_nReadyArray_0 <= mux1_readyArray_1;
	mux1_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br1_dataOutArray_0),mux1_dataInArray_1'length));
	buffer4_pValidArray_0 <= cond_br1_validArray_1;
	cond_br1_nReadyArray_1 <= buffer4_readyArray_0;
	buffer4_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br1_dataOutArray_1),buffer4_dataInArray_0'length));

	buffer3_clk <= clk;
	buffer3_rst <= rst;
	cond_br5_pValidArray_0 <= buffer3_validArray_0;
	buffer3_nReadyArray_0 <= cond_br5_readyArray_0;
	cond_br5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer3_dataOutArray_0),cond_br5_dataInArray_0'length));

	cond_br5_clk <= clk;
	cond_br5_rst <= rst;
	control_merge1_pValidArray_0 <= cond_br5_validArray_0;
	cond_br5_nReadyArray_0 <= control_merge1_readyArray_0;
	control_merge1_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br5_dataOutArray_0),control_merge1_dataInArray_0'length));
	buffer2_pValidArray_0 <= cond_br5_validArray_1;
	cond_br5_nReadyArray_1 <= buffer2_readyArray_0;
	buffer2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br5_dataOutArray_1),buffer2_dataInArray_0'length));

	buffer4_clk <= clk;
	buffer4_rst <= rst;
	fork9_pValidArray_0 <= buffer4_validArray_0;
	buffer4_nReadyArray_0 <= fork9_readyArray_0;
	fork9_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer4_dataOutArray_0),fork9_dataInArray_0'length));

	fork9_clk <= clk;
	fork9_rst <= rst;
	extsi2_pValidArray_0 <= fork9_validArray_0;
	fork9_nReadyArray_0 <= extsi2_readyArray_0;
	extsi2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork9_dataOutArray_0),extsi2_dataInArray_0'length));
	buffer7_pValidArray_0 <= fork9_validArray_1;
	fork9_nReadyArray_1 <= buffer7_readyArray_0;
	buffer7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork9_dataOutArray_1),buffer7_dataInArray_0'length));

	extsi2_clk <= clk;
	extsi2_rst <= rst;
	addi2_pValidArray_0 <= extsi2_validArray_0;
	extsi2_nReadyArray_0 <= addi2_readyArray_0;
	addi2_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi2_dataOutArray_0),addi2_dataInArray_0'length));

	buffer7_clk <= clk;
	buffer7_rst <= rst;
	extsi16_pValidArray_0 <= buffer7_validArray_0;
	buffer7_nReadyArray_0 <= extsi16_readyArray_0;
	extsi16_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer7_dataOutArray_0),extsi16_dataInArray_0'length));

	extsi16_clk <= clk;
	extsi16_rst <= rst;
	mc_store0_pValidArray_1 <= extsi16_validArray_0;
	extsi16_nReadyArray_0 <= mc_store0_readyArray_1;
	mc_store0_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi16_dataOutArray_0),mc_store0_dataInArray_1'length));

	fork10_clk <= clk;
	fork10_rst <= rst;
	cond_br11_pValidArray_0 <= fork10_validArray_0;
	fork10_nReadyArray_0 <= cond_br11_readyArray_0;
	cond_br11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork10_dataOutArray_0),cond_br11_dataInArray_0'length));
	mc_store0_pValidArray_0 <= fork10_validArray_1;
	fork10_nReadyArray_1 <= mc_store0_readyArray_0;
	mc_store0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork10_dataOutArray_1),mc_store0_dataInArray_0'length));

	buffer2_clk <= clk;
	buffer2_rst <= rst;
	fork11_pValidArray_0 <= buffer2_validArray_0;
	buffer2_nReadyArray_0 <= fork11_readyArray_0;
	fork11_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer2_dataOutArray_0),fork11_dataInArray_0'length));

	fork11_clk <= clk;
	fork11_rst <= rst;
	cond_br10_pValidArray_0 <= fork11_validArray_0;
	fork11_nReadyArray_0 <= cond_br10_readyArray_0;
	cond_br10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_0),cond_br10_dataInArray_0'length));
	constant10_pValidArray_0 <= fork11_validArray_1;
	fork11_nReadyArray_1 <= constant10_readyArray_0;
	constant10_dataInArray_0 <= "01";

	constant10_clk <= clk;
	constant10_rst <= rst;
	extsi3_pValidArray_0 <= constant10_validArray_0;
	constant10_nReadyArray_0 <= extsi3_readyArray_0;
	extsi3_dataInArray_0 <= std_logic_vector (resize(unsigned(constant10_dataOutArray_0),extsi3_dataInArray_0'length));

	extsi3_clk <= clk;
	extsi3_rst <= rst;
	mem_controller0_pValidArray_0 <= extsi3_validArray_0;
	extsi3_nReadyArray_0 <= mem_controller0_readyArray_0;
	mem_controller0_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi3_dataOutArray_0),mem_controller0_dataInArray_0'length));

	source2_clk <= clk;
	source2_rst <= rst;
	constant11_pValidArray_0 <= source2_validArray_0;
	source2_nReadyArray_0 <= constant11_readyArray_0;
	constant11_dataInArray_0 <= "01100100";

	constant11_clk <= clk;
	constant11_rst <= rst;
	extsi4_pValidArray_0 <= constant11_validArray_0;
	constant11_nReadyArray_0 <= extsi4_readyArray_0;
	extsi4_dataInArray_0 <= std_logic_vector (resize(unsigned(constant11_dataOutArray_0),extsi4_dataInArray_0'length));

	extsi4_clk <= clk;
	extsi4_rst <= rst;
	buffer9_pValidArray_0 <= extsi4_validArray_0;
	extsi4_nReadyArray_0 <= buffer9_readyArray_0;
	buffer9_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi4_dataOutArray_0),buffer9_dataInArray_0'length));

	source3_clk <= clk;
	source3_rst <= rst;
	constant12_pValidArray_0 <= source3_validArray_0;
	source3_nReadyArray_0 <= constant12_readyArray_0;
	constant12_dataInArray_0 <= "01";

	constant12_clk <= clk;
	constant12_rst <= rst;
	extsi17_pValidArray_0 <= constant12_validArray_0;
	constant12_nReadyArray_0 <= extsi17_readyArray_0;
	extsi17_dataInArray_0 <= std_logic_vector (resize(unsigned(constant12_dataOutArray_0),extsi17_dataInArray_0'length));

	extsi17_clk <= clk;
	extsi17_rst <= rst;
	addi2_pValidArray_1 <= extsi17_validArray_0;
	extsi17_nReadyArray_0 <= addi2_readyArray_1;
	addi2_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi17_dataOutArray_0),addi2_dataInArray_1'length));

	mc_store0_clk <= clk;
	mc_store0_rst <= rst;
	mem_controller0_pValidArray_2 <= mc_store0_validArray_0;
	mc_store0_nReadyArray_0 <= mem_controller0_readyArray_2;
	mem_controller0_dataInArray_2 <= std_logic_vector (resize(unsigned(mc_store0_dataOutArray_0),mem_controller0_dataInArray_2'length));
	mem_controller0_pValidArray_1 <= mc_store0_validArray_1;
	mc_store0_nReadyArray_1 <= mem_controller0_readyArray_1;
	mem_controller0_dataInArray_1 <= std_logic_vector (resize(unsigned(mc_store0_dataOutArray_1),mem_controller0_dataInArray_1'length));

	addi2_clk <= clk;
	addi2_rst <= rst;
	buffer15_pValidArray_0 <= addi2_validArray_0;
	addi2_nReadyArray_0 <= buffer15_readyArray_0;
	buffer15_dataInArray_0 <= std_logic_vector (resize(unsigned(addi2_dataOutArray_0),buffer15_dataInArray_0'length));

	buffer15_clk <= clk;
	buffer15_rst <= rst;
	fork12_pValidArray_0 <= buffer15_validArray_0;
	buffer15_nReadyArray_0 <= fork12_readyArray_0;
	fork12_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer15_dataOutArray_0),fork12_dataInArray_0'length));

	fork12_clk <= clk;
	fork12_rst <= rst;
	trunci1_pValidArray_0 <= fork12_validArray_0;
	fork12_nReadyArray_0 <= trunci1_readyArray_0;
	trunci1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork12_dataOutArray_0),trunci1_dataInArray_0'length));
	cmpi1_pValidArray_0 <= fork12_validArray_1;
	fork12_nReadyArray_1 <= cmpi1_readyArray_0;
	cmpi1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork12_dataOutArray_1),cmpi1_dataInArray_0'length));

	trunci1_clk <= clk;
	trunci1_rst <= rst;
	cond_br2_pValidArray_0 <= trunci1_validArray_0;
	trunci1_nReadyArray_0 <= cond_br2_readyArray_0;
	cond_br2_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci1_dataOutArray_0),cond_br2_dataInArray_0'length));

	buffer9_clk <= clk;
	buffer9_rst <= rst;
	cmpi1_pValidArray_1 <= buffer9_validArray_0;
	buffer9_nReadyArray_0 <= cmpi1_readyArray_1;
	cmpi1_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer9_dataOutArray_0),cmpi1_dataInArray_1'length));

	cmpi1_clk <= clk;
	cmpi1_rst <= rst;
	fork13_pValidArray_0 <= cmpi1_validArray_0;
	cmpi1_nReadyArray_0 <= fork13_readyArray_0;
	fork13_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi1_dataOutArray_0),fork13_dataInArray_0'length));

	fork13_clk <= clk;
	fork13_rst <= rst;
	cond_br2_pValidArray_1 <= fork13_validArray_0;
	fork13_nReadyArray_0 <= cond_br2_readyArray_1;
	cond_br2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_0),cond_br2_dataInArray_1'length));
	cond_br10_pValidArray_1 <= fork13_validArray_1;
	fork13_nReadyArray_1 <= cond_br10_readyArray_1;
	cond_br10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_1),cond_br10_dataInArray_1'length));
	buffer6_pValidArray_0 <= fork13_validArray_2;
	fork13_nReadyArray_2 <= buffer6_readyArray_0;
	buffer6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_2),buffer6_dataInArray_0'length));

	cond_br2_clk <= clk;
	cond_br2_rst <= rst;
	mux0_pValidArray_1 <= cond_br2_validArray_0;
	cond_br2_nReadyArray_0 <= mux0_readyArray_1;
	mux0_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br2_dataOutArray_0),mux0_dataInArray_1'length));
	sink1_pValidArray_0 <= cond_br2_validArray_1;
	cond_br2_nReadyArray_1 <= sink1_readyArray_0;
	sink1_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br2_dataOutArray_1),sink1_dataInArray_0'length));

	sink1_clk <= clk;
	sink1_rst <= rst;

	cond_br10_clk <= clk;
	cond_br10_rst <= rst;
	control_merge0_pValidArray_0 <= cond_br10_validArray_0;
	cond_br10_nReadyArray_0 <= control_merge0_readyArray_0;
	control_merge0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br10_dataOutArray_0),control_merge0_dataInArray_0'length));
	sink2_pValidArray_0 <= cond_br10_validArray_1;
	cond_br10_nReadyArray_1 <= sink2_readyArray_0;
	sink2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br10_dataOutArray_1),sink2_dataInArray_0'length));

	sink2_clk <= clk;
	sink2_rst <= rst;

	buffer6_clk <= clk;
	buffer6_rst <= rst;
	cond_br11_pValidArray_1 <= buffer6_validArray_0;
	buffer6_nReadyArray_0 <= cond_br11_readyArray_1;
	cond_br11_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer6_dataOutArray_0),cond_br11_dataInArray_1'length));

	cond_br11_clk <= clk;
	cond_br11_rst <= rst;
	sink3_pValidArray_0 <= cond_br11_validArray_0;
	cond_br11_nReadyArray_0 <= sink3_readyArray_0;
	sink3_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br11_dataOutArray_0),sink3_dataInArray_0'length));
	buffer14_pValidArray_0 <= cond_br11_validArray_1;
	cond_br11_nReadyArray_1 <= buffer14_readyArray_0;
	buffer14_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br11_dataOutArray_1),buffer14_dataInArray_0'length));

	sink3_clk <= clk;
	sink3_rst <= rst;

	buffer14_clk <= clk;
	buffer14_rst <= rst;
	d_return0_pValidArray_0 <= buffer14_validArray_0;
	buffer14_nReadyArray_0 <= d_return0_readyArray_0;
	d_return0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer14_dataOutArray_0),d_return0_dataInArray_0'length));

	d_return0_clk <= clk;
	d_return0_rst <= rst;
	end0_pValidArray_3 <= d_return0_validArray_0;
	d_return0_nReadyArray_0 <= end0_readyArray_3;
	end0_dataInArray_3 <= std_logic_vector (resize(unsigned(d_return0_dataOutArray_0),end0_dataInArray_3'length));

	end0_clk <= clk;
	end0_rst <= rst;
	end_valid <= end0_validArray_0;
	end_out <= end0_dataOutArray_0;
	end0_nReadyArray_0 <= end_ready;

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

mem_controller0: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => mem_controller0_clk,
	rst => mem_controller0_rst,
	io_storeDataOut => out_dout0,
	io_storeAddrOut => out_address0,
	io_storeEnable => mem_controller0_we0_ce0,
	io_loadDataIn => out_din1,
	io_loadAddrOut => out_address1,
	io_loadEnable => out_ce1,
	io_bbReadyToPrevs(0) => mem_controller0_readyArray_0,
	io_bbpValids(0) => mem_controller0_pValidArray_0,
	io_bb_stCountArray(0) => mem_controller0_dataInArray_0,
	io_rdPortsPrev_ready(0) => mem_controller0_readyArray_3,
	io_rdPortsPrev_valid(0) => mem_controller0_pValidArray_3,
	io_rdPortsPrev_bits(0) => mem_controller0_dataInArray_3,
	io_wrAddrPorts_ready(0) => mem_controller0_readyArray_1,
	io_wrAddrPorts_valid(0) => mem_controller0_pValidArray_1,
	io_wrAddrPorts_bits(0) => mem_controller0_dataInArray_1,
	io_wrDataPorts_ready(0) => mem_controller0_readyArray_2,
	io_wrDataPorts_valid(0) => mem_controller0_pValidArray_2,
	io_wrDataPorts_bits(0) => mem_controller0_dataInArray_2,
	io_rdPortsNext_ready(0) => mem_controller0_nReadyArray_1,
	io_rdPortsNext_valid(0) => mem_controller0_validArray_1,
	io_rdPortsNext_bits(0) => mem_controller0_dataOutArray_1,
	io_Empty_Valid => mem_controller0_validArray_0,
	io_Empty_Ready => mem_controller0_nReadyArray_0

);

mem_controller1: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => mem_controller1_clk,
	rst => mem_controller1_rst,
	io_storeDataOut => v_dout0,
	io_storeAddrOut => v_address0,
	io_storeEnable => mem_controller1_we0_ce0,
	io_loadDataIn => v_din1,
	io_loadAddrOut => v_address1,
	io_loadEnable => v_ce1,
	io_bbReadyToPrevs(0) => mem_controller1_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => mem_controller1_readyArray_0,
	io_rdPortsPrev_valid(0) => mem_controller1_pValidArray_0,
	io_rdPortsPrev_bits(0) => mem_controller1_dataInArray_0,
	io_wrAddrPorts_ready(0) => mem_controller1_readyArray_2,
	io_wrAddrPorts_valid(0) => mem_controller1_pValidArray_2,
	io_wrAddrPorts_bits(0) => mem_controller1_dataInArray_2,
	io_wrDataPorts_ready(0) => mem_controller1_readyArray_3,
	io_wrDataPorts_valid(0) => mem_controller1_pValidArray_3,
	io_wrDataPorts_bits(0) => mem_controller1_dataInArray_3,
	io_rdPortsNext_ready(0) => mem_controller1_nReadyArray_0,
	io_rdPortsNext_valid(0) => mem_controller1_validArray_0,
	io_rdPortsNext_bits(0) => mem_controller1_dataOutArray_0,
	io_Empty_Valid => mem_controller1_validArray_1,
	io_Empty_Ready => mem_controller1_nReadyArray_1

);

mem_controller2: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => mem_controller2_clk,
	rst => mem_controller2_rst,
	io_storeDataOut => m_dout0,
	io_storeAddrOut => m_address0,
	io_storeEnable => mem_controller2_we0_ce0,
	io_loadDataIn => m_din1,
	io_loadAddrOut => m_address1,
	io_loadEnable => m_ce1,
	io_bbReadyToPrevs(0) => mem_controller2_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => mem_controller2_readyArray_0,
	io_rdPortsPrev_valid(0) => mem_controller2_pValidArray_0,
	io_rdPortsPrev_bits(0) => mem_controller2_dataInArray_0,
	io_wrAddrPorts_ready(0) => mem_controller2_readyArray_2,
	io_wrAddrPorts_valid(0) => mem_controller2_pValidArray_2,
	io_wrAddrPorts_bits(0) => mem_controller2_dataInArray_2,
	io_wrDataPorts_ready(0) => mem_controller2_readyArray_3,
	io_wrDataPorts_valid(0) => mem_controller2_pValidArray_3,
	io_wrDataPorts_bits(0) => mem_controller2_dataInArray_3,
	io_rdPortsNext_ready(0) => mem_controller2_nReadyArray_0,
	io_rdPortsNext_valid(0) => mem_controller2_validArray_0,
	io_rdPortsNext_bits(0) => mem_controller2_dataOutArray_0,
	io_Empty_Valid => mem_controller2_validArray_1,
	io_Empty_Ready => mem_controller2_nReadyArray_1

);

fork0: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork0_clk,
	rst => fork0_rst,
	dataInArray(0) => fork0_dataInArray_0,
	pValidArray(0) => fork0_pValidArray_0,
	readyArray(0) => fork0_readyArray_0,
	nReadyArray(0) => fork0_nReadyArray_0,
	nReadyArray(1) => fork0_nReadyArray_1,
	validArray(0) => fork0_validArray_0,
	validArray(1) => fork0_validArray_1,
	dataOutArray(0) => fork0_dataOutArray_0,
	dataOutArray(1) => fork0_dataOutArray_1
);

constant0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant0_clk,
	rst => constant0_rst,
	dataInArray(0) => constant0_dataInArray_0,
	pValidArray(0) => constant0_pValidArray_0,
	readyArray(0) => constant0_readyArray_0,
	nReadyArray(0) => constant0_nReadyArray_0,
	validArray(0) => constant0_validArray_0,
	dataOutArray(0) => constant0_dataOutArray_0
);

extsi0: entity work.sext_op(arch) generic map (1,1,1,8)
port map (
	clk => extsi0_clk,
	rst => extsi0_rst,
	dataInArray(0) => extsi0_dataInArray_0,
	pValidArray(0) => extsi0_pValidArray_0,
	readyArray(0) => extsi0_readyArray_0,
	nReadyArray(0) => extsi0_nReadyArray_0,
	validArray(0) => extsi0_validArray_0,
	dataOutArray(0) => extsi0_dataOutArray_0
);

mux0: entity work.Mux(arch) generic map (3,1,8,8,1)
port map (
	clk => mux0_clk,
	rst => mux0_rst,
	Condition(0) => mux0_dataInArray_0,
	dataInArray(0) => mux0_dataInArray_1,
	dataInArray(1) => mux0_dataInArray_2,
	pValidArray(0) => mux0_pValidArray_0,
	pValidArray(1) => mux0_pValidArray_1,
	pValidArray(2) => mux0_pValidArray_2,
	readyArray(0) => mux0_readyArray_0,
	readyArray(1) => mux0_readyArray_1,
	readyArray(2) => mux0_readyArray_2,
	nReadyArray(0) => mux0_nReadyArray_0,
	validArray(0) => mux0_validArray_0,
	dataOutArray(0) => mux0_dataOutArray_0
);

control_merge0: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge0_clk,
	rst => control_merge0_rst,
	dataInArray(0) => control_merge0_dataInArray_0,
	dataInArray(1) => control_merge0_dataInArray_1,
	pValidArray(0) => control_merge0_pValidArray_0,
	pValidArray(1) => control_merge0_pValidArray_1,
	readyArray(0) => control_merge0_readyArray_0,
	readyArray(1) => control_merge0_readyArray_1,
	nReadyArray(0) => control_merge0_nReadyArray_0,
	nReadyArray(1) => control_merge0_nReadyArray_1,
	validArray(0) => control_merge0_validArray_0,
	validArray(1) => control_merge0_validArray_1,
	dataOutArray(0) => control_merge0_dataOutArray_0,
	Condition(0) => control_merge0_dataOutArray_1
);

fork1: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork1_clk,
	rst => fork1_rst,
	dataInArray(0) => fork1_dataInArray_0,
	pValidArray(0) => fork1_pValidArray_0,
	readyArray(0) => fork1_readyArray_0,
	nReadyArray(0) => fork1_nReadyArray_0,
	nReadyArray(1) => fork1_nReadyArray_1,
	validArray(0) => fork1_validArray_0,
	validArray(1) => fork1_validArray_1,
	dataOutArray(0) => fork1_dataOutArray_0,
	dataOutArray(1) => fork1_dataOutArray_1
);

constant1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant1_clk,
	rst => constant1_rst,
	dataInArray(0) => constant1_dataInArray_0,
	pValidArray(0) => constant1_pValidArray_0,
	readyArray(0) => constant1_readyArray_0,
	nReadyArray(0) => constant1_nReadyArray_0,
	validArray(0) => constant1_validArray_0,
	dataOutArray(0) => constant1_dataOutArray_0
);

fork2: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork2_clk,
	rst => fork2_rst,
	dataInArray(0) => fork2_dataInArray_0,
	pValidArray(0) => fork2_pValidArray_0,
	readyArray(0) => fork2_readyArray_0,
	nReadyArray(0) => fork2_nReadyArray_0,
	nReadyArray(1) => fork2_nReadyArray_1,
	validArray(0) => fork2_validArray_0,
	validArray(1) => fork2_validArray_1,
	dataOutArray(0) => fork2_dataOutArray_0,
	dataOutArray(1) => fork2_dataOutArray_1
);

extsi1: entity work.sext_op(arch) generic map (1,1,1,8)
port map (
	clk => extsi1_clk,
	rst => extsi1_rst,
	dataInArray(0) => extsi1_dataInArray_0,
	pValidArray(0) => extsi1_pValidArray_0,
	readyArray(0) => extsi1_readyArray_0,
	nReadyArray(0) => extsi1_nReadyArray_0,
	validArray(0) => extsi1_validArray_0,
	dataOutArray(0) => extsi1_dataOutArray_0
);

extsi6: entity work.sext_op(arch) generic map (1,1,1,32)
port map (
	clk => extsi6_clk,
	rst => extsi6_rst,
	dataInArray(0) => extsi6_dataInArray_0,
	pValidArray(0) => extsi6_pValidArray_0,
	readyArray(0) => extsi6_readyArray_0,
	nReadyArray(0) => extsi6_nReadyArray_0,
	validArray(0) => extsi6_validArray_0,
	dataOutArray(0) => extsi6_dataOutArray_0
);

mux4: entity work.Mux(arch) generic map (3,1,8,8,1)
port map (
	clk => mux4_clk,
	rst => mux4_rst,
	Condition(0) => mux4_dataInArray_0,
	dataInArray(0) => mux4_dataInArray_1,
	dataInArray(1) => mux4_dataInArray_2,
	pValidArray(0) => mux4_pValidArray_0,
	pValidArray(1) => mux4_pValidArray_1,
	pValidArray(2) => mux4_pValidArray_2,
	readyArray(0) => mux4_readyArray_0,
	readyArray(1) => mux4_readyArray_1,
	readyArray(2) => mux4_readyArray_2,
	nReadyArray(0) => mux4_nReadyArray_0,
	validArray(0) => mux4_validArray_0,
	dataOutArray(0) => mux4_dataOutArray_0
);

buffer13: entity work.elasticBuffer(arch) generic map (1,1,8,8)
port map (
	clk => buffer13_clk,
	rst => buffer13_rst,
	dataInArray(0) => buffer13_dataInArray_0,
	pValidArray(0) => buffer13_pValidArray_0,
	readyArray(0) => buffer13_readyArray_0,
	nReadyArray(0) => buffer13_nReadyArray_0,
	validArray(0) => buffer13_validArray_0,
	dataOutArray(0) => buffer13_dataOutArray_0
);

fork3: entity work.fork(arch) generic map (1,3,8,8)
port map (
	clk => fork3_clk,
	rst => fork3_rst,
	dataInArray(0) => fork3_dataInArray_0,
	pValidArray(0) => fork3_pValidArray_0,
	readyArray(0) => fork3_readyArray_0,
	nReadyArray(0) => fork3_nReadyArray_0,
	nReadyArray(1) => fork3_nReadyArray_1,
	nReadyArray(2) => fork3_nReadyArray_2,
	validArray(0) => fork3_validArray_0,
	validArray(1) => fork3_validArray_1,
	validArray(2) => fork3_validArray_2,
	dataOutArray(0) => fork3_dataOutArray_0,
	dataOutArray(1) => fork3_dataOutArray_1,
	dataOutArray(2) => fork3_dataOutArray_2
);

buffer8: entity work.transpFifo(arch) generic map (1,1,8,8,3)
port map (
	clk => buffer8_clk,
	rst => buffer8_rst,
	dataInArray(0) => buffer8_dataInArray_0,
	pValidArray(0) => buffer8_pValidArray_0,
	readyArray(0) => buffer8_readyArray_0,
	nReadyArray(0) => buffer8_nReadyArray_0,
	validArray(0) => buffer8_validArray_0,
	dataOutArray(0) => buffer8_dataOutArray_0
);

extsi7: entity work.sext_op(arch) generic map (1,1,8,17)
port map (
	clk => extsi7_clk,
	rst => extsi7_rst,
	dataInArray(0) => extsi7_dataInArray_0,
	pValidArray(0) => extsi7_pValidArray_0,
	readyArray(0) => extsi7_readyArray_0,
	nReadyArray(0) => extsi7_nReadyArray_0,
	validArray(0) => extsi7_validArray_0,
	dataOutArray(0) => extsi7_dataOutArray_0
);

extsi8: entity work.sext_op(arch) generic map (1,1,8,9)
port map (
	clk => extsi8_clk,
	rst => extsi8_rst,
	dataInArray(0) => extsi8_dataInArray_0,
	pValidArray(0) => extsi8_pValidArray_0,
	readyArray(0) => extsi8_readyArray_0,
	nReadyArray(0) => extsi8_nReadyArray_0,
	validArray(0) => extsi8_validArray_0,
	dataOutArray(0) => extsi8_dataOutArray_0
);

buffer10: entity work.transpFifo(arch) generic map (1,1,8,8,3)
port map (
	clk => buffer10_clk,
	rst => buffer10_rst,
	dataInArray(0) => buffer10_dataInArray_0,
	pValidArray(0) => buffer10_pValidArray_0,
	readyArray(0) => buffer10_readyArray_0,
	nReadyArray(0) => buffer10_nReadyArray_0,
	validArray(0) => buffer10_validArray_0,
	dataOutArray(0) => buffer10_dataOutArray_0
);

extsi9: entity work.sext_op(arch) generic map (1,1,8,32)
port map (
	clk => extsi9_clk,
	rst => extsi9_rst,
	dataInArray(0) => extsi9_dataInArray_0,
	pValidArray(0) => extsi9_pValidArray_0,
	readyArray(0) => extsi9_readyArray_0,
	nReadyArray(0) => extsi9_nReadyArray_0,
	validArray(0) => extsi9_validArray_0,
	dataOutArray(0) => extsi9_dataOutArray_0
);

buffer16: entity work.transpFifo(arch) generic map (1,1,1,1,5)
port map (
	clk => buffer16_clk,
	rst => buffer16_rst,
	dataInArray(0) => buffer16_dataInArray_0,
	pValidArray(0) => buffer16_pValidArray_0,
	readyArray(0) => buffer16_readyArray_0,
	nReadyArray(0) => buffer16_nReadyArray_0,
	validArray(0) => buffer16_validArray_0,
	dataOutArray(0) => buffer16_dataOutArray_0
);

mux2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux2_clk,
	rst => mux2_rst,
	Condition(0) => mux2_dataInArray_0,
	dataInArray(0) => mux2_dataInArray_1,
	dataInArray(1) => mux2_dataInArray_2,
	pValidArray(0) => mux2_pValidArray_0,
	pValidArray(1) => mux2_pValidArray_1,
	pValidArray(2) => mux2_pValidArray_2,
	readyArray(0) => mux2_readyArray_0,
	readyArray(1) => mux2_readyArray_1,
	readyArray(2) => mux2_readyArray_2,
	nReadyArray(0) => mux2_nReadyArray_0,
	validArray(0) => mux2_validArray_0,
	dataOutArray(0) => mux2_dataOutArray_0
);

buffer0: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => buffer0_clk,
	rst => buffer0_rst,
	dataInArray(0) => buffer0_dataInArray_0,
	pValidArray(0) => buffer0_pValidArray_0,
	readyArray(0) => buffer0_readyArray_0,
	nReadyArray(0) => buffer0_nReadyArray_0,
	validArray(0) => buffer0_validArray_0,
	dataOutArray(0) => buffer0_dataOutArray_0
);

buffer11: entity work.elasticBuffer(arch) generic map (1,1,8,8)
port map (
	clk => buffer11_clk,
	rst => buffer11_rst,
	dataInArray(0) => buffer11_dataInArray_0,
	pValidArray(0) => buffer11_pValidArray_0,
	readyArray(0) => buffer11_readyArray_0,
	nReadyArray(0) => buffer11_nReadyArray_0,
	validArray(0) => buffer11_validArray_0,
	dataOutArray(0) => buffer11_dataOutArray_0
);

mux1: entity work.Mux(arch) generic map (3,1,8,8,1)
port map (
	clk => mux1_clk,
	rst => mux1_rst,
	Condition(0) => mux1_dataInArray_0,
	dataInArray(0) => mux1_dataInArray_1,
	dataInArray(1) => mux1_dataInArray_2,
	pValidArray(0) => mux1_pValidArray_0,
	pValidArray(1) => mux1_pValidArray_1,
	pValidArray(2) => mux1_pValidArray_2,
	readyArray(0) => mux1_readyArray_0,
	readyArray(1) => mux1_readyArray_1,
	readyArray(2) => mux1_readyArray_2,
	nReadyArray(0) => mux1_nReadyArray_0,
	validArray(0) => mux1_validArray_0,
	dataOutArray(0) => mux1_dataOutArray_0
);

buffer12: entity work.elasticBuffer(arch) generic map (1,1,8,8)
port map (
	clk => buffer12_clk,
	rst => buffer12_rst,
	dataInArray(0) => buffer12_dataInArray_0,
	pValidArray(0) => buffer12_pValidArray_0,
	readyArray(0) => buffer12_readyArray_0,
	nReadyArray(0) => buffer12_nReadyArray_0,
	validArray(0) => buffer12_validArray_0,
	dataOutArray(0) => buffer12_dataOutArray_0
);

fork4: entity work.fork(arch) generic map (1,2,8,8)
port map (
	clk => fork4_clk,
	rst => fork4_rst,
	dataInArray(0) => fork4_dataInArray_0,
	pValidArray(0) => fork4_pValidArray_0,
	readyArray(0) => fork4_readyArray_0,
	nReadyArray(0) => fork4_nReadyArray_0,
	nReadyArray(1) => fork4_nReadyArray_1,
	validArray(0) => fork4_validArray_0,
	validArray(1) => fork4_validArray_1,
	dataOutArray(0) => fork4_dataOutArray_0,
	dataOutArray(1) => fork4_dataOutArray_1
);

extsi10: entity work.sext_op(arch) generic map (1,1,8,16)
port map (
	clk => extsi10_clk,
	rst => extsi10_rst,
	dataInArray(0) => extsi10_dataInArray_0,
	pValidArray(0) => extsi10_pValidArray_0,
	readyArray(0) => extsi10_readyArray_0,
	nReadyArray(0) => extsi10_nReadyArray_0,
	validArray(0) => extsi10_validArray_0,
	dataOutArray(0) => extsi10_dataOutArray_0
);

control_merge1: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge1_clk,
	rst => control_merge1_rst,
	dataInArray(0) => control_merge1_dataInArray_0,
	dataInArray(1) => control_merge1_dataInArray_1,
	pValidArray(0) => control_merge1_pValidArray_0,
	pValidArray(1) => control_merge1_pValidArray_1,
	readyArray(0) => control_merge1_readyArray_0,
	readyArray(1) => control_merge1_readyArray_1,
	nReadyArray(0) => control_merge1_nReadyArray_0,
	nReadyArray(1) => control_merge1_nReadyArray_1,
	validArray(0) => control_merge1_validArray_0,
	validArray(1) => control_merge1_validArray_1,
	dataOutArray(0) => control_merge1_dataOutArray_0,
	Condition(0) => control_merge1_dataOutArray_1
);

fork5: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork5_clk,
	rst => fork5_rst,
	dataInArray(0) => fork5_dataInArray_0,
	pValidArray(0) => fork5_pValidArray_0,
	readyArray(0) => fork5_readyArray_0,
	nReadyArray(0) => fork5_nReadyArray_0,
	nReadyArray(1) => fork5_nReadyArray_1,
	nReadyArray(2) => fork5_nReadyArray_2,
	validArray(0) => fork5_validArray_0,
	validArray(1) => fork5_validArray_1,
	validArray(2) => fork5_validArray_2,
	dataOutArray(0) => fork5_dataOutArray_0,
	dataOutArray(1) => fork5_dataOutArray_1,
	dataOutArray(2) => fork5_dataOutArray_2
);

source0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source0_clk,
	rst => source0_rst,
	nReadyArray(0) => source0_nReadyArray_0,
	validArray(0) => source0_validArray_0,
	dataOutArray(0) => source0_dataOutArray_0
);

constant8: entity work.Const(arch) generic map (1,1,8,8)
port map (
	clk => constant8_clk,
	rst => constant8_rst,
	dataInArray(0) => constant8_dataInArray_0,
	pValidArray(0) => constant8_pValidArray_0,
	readyArray(0) => constant8_readyArray_0,
	nReadyArray(0) => constant8_nReadyArray_0,
	validArray(0) => constant8_validArray_0,
	dataOutArray(0) => constant8_dataOutArray_0
);

fork6: entity work.fork(arch) generic map (1,2,8,8)
port map (
	clk => fork6_clk,
	rst => fork6_rst,
	dataInArray(0) => fork6_dataInArray_0,
	pValidArray(0) => fork6_pValidArray_0,
	readyArray(0) => fork6_readyArray_0,
	nReadyArray(0) => fork6_nReadyArray_0,
	nReadyArray(1) => fork6_nReadyArray_1,
	validArray(0) => fork6_validArray_0,
	validArray(1) => fork6_validArray_1,
	dataOutArray(0) => fork6_dataOutArray_0,
	dataOutArray(1) => fork6_dataOutArray_1
);

extsi11: entity work.sext_op(arch) generic map (1,1,8,16)
port map (
	clk => extsi11_clk,
	rst => extsi11_rst,
	dataInArray(0) => extsi11_dataInArray_0,
	pValidArray(0) => extsi11_pValidArray_0,
	readyArray(0) => extsi11_readyArray_0,
	nReadyArray(0) => extsi11_nReadyArray_0,
	validArray(0) => extsi11_validArray_0,
	dataOutArray(0) => extsi11_dataOutArray_0
);

extsi12: entity work.sext_op(arch) generic map (1,1,8,9)
port map (
	clk => extsi12_clk,
	rst => extsi12_rst,
	dataInArray(0) => extsi12_dataInArray_0,
	pValidArray(0) => extsi12_pValidArray_0,
	readyArray(0) => extsi12_readyArray_0,
	nReadyArray(0) => extsi12_nReadyArray_0,
	validArray(0) => extsi12_validArray_0,
	dataOutArray(0) => extsi12_dataOutArray_0
);

source1: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source1_clk,
	rst => source1_rst,
	nReadyArray(0) => source1_nReadyArray_0,
	validArray(0) => source1_validArray_0,
	dataOutArray(0) => source1_dataOutArray_0
);

constant9: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant9_clk,
	rst => constant9_rst,
	dataInArray(0) => constant9_dataInArray_0,
	pValidArray(0) => constant9_pValidArray_0,
	readyArray(0) => constant9_readyArray_0,
	nReadyArray(0) => constant9_nReadyArray_0,
	validArray(0) => constant9_validArray_0,
	dataOutArray(0) => constant9_dataOutArray_0
);

extsi13: entity work.sext_op(arch) generic map (1,1,2,9)
port map (
	clk => extsi13_clk,
	rst => extsi13_rst,
	dataInArray(0) => extsi13_dataInArray_0,
	pValidArray(0) => extsi13_pValidArray_0,
	readyArray(0) => extsi13_readyArray_0,
	nReadyArray(0) => extsi13_nReadyArray_0,
	validArray(0) => extsi13_validArray_0,
	dataOutArray(0) => extsi13_dataOutArray_0
);

mc_load0: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => mc_load0_clk,
	rst => mc_load0_rst,
	dataInArray(0) => mc_load0_dataInArray_0,
	input_addr => mc_load0_dataInArray_1,
	pValidArray(0) => mc_load0_pValidArray_0,
	pValidArray(1) => mc_load0_pValidArray_1,
	readyArray(0) => mc_load0_readyArray_0,
	readyArray(1) => mc_load0_readyArray_1,
	nReadyArray(0) => mc_load0_nReadyArray_0,
	nReadyArray(1) => mc_load0_nReadyArray_1,
	validArray(0) => mc_load0_validArray_0,
	validArray(1) => mc_load0_validArray_1,
	dataOutArray(0) => mc_load0_dataOutArray_0,
	output_addr => mc_load0_dataOutArray_1
);

muli1: entity work.mul_op(arch) generic map (2,1,16,16)
port map (
	clk => muli1_clk,
	rst => muli1_rst,
	dataInArray(0) => muli1_dataInArray_0,
	dataInArray(1) => muli1_dataInArray_1,
	pValidArray(0) => muli1_pValidArray_0,
	pValidArray(1) => muli1_pValidArray_1,
	readyArray(0) => muli1_readyArray_0,
	readyArray(1) => muli1_readyArray_1,
	nReadyArray(0) => muli1_nReadyArray_0,
	validArray(0) => muli1_validArray_0,
	dataOutArray(0) => muli1_dataOutArray_0
);

extsi14: entity work.sext_op(arch) generic map (1,1,16,17)
port map (
	clk => extsi14_clk,
	rst => extsi14_rst,
	dataInArray(0) => extsi14_dataInArray_0,
	pValidArray(0) => extsi14_pValidArray_0,
	readyArray(0) => extsi14_readyArray_0,
	nReadyArray(0) => extsi14_nReadyArray_0,
	validArray(0) => extsi14_validArray_0,
	dataOutArray(0) => extsi14_dataOutArray_0
);

addi1: entity work.add_op(arch) generic map (2,1,17,17)
port map (
	clk => addi1_clk,
	rst => addi1_rst,
	dataInArray(0) => addi1_dataInArray_0,
	dataInArray(1) => addi1_dataInArray_1,
	pValidArray(0) => addi1_pValidArray_0,
	pValidArray(1) => addi1_pValidArray_1,
	readyArray(0) => addi1_readyArray_0,
	readyArray(1) => addi1_readyArray_1,
	nReadyArray(0) => addi1_nReadyArray_0,
	validArray(0) => addi1_validArray_0,
	dataOutArray(0) => addi1_dataOutArray_0
);

extsi15: entity work.sext_op(arch) generic map (1,1,17,32)
port map (
	clk => extsi15_clk,
	rst => extsi15_rst,
	dataInArray(0) => extsi15_dataInArray_0,
	pValidArray(0) => extsi15_pValidArray_0,
	readyArray(0) => extsi15_readyArray_0,
	nReadyArray(0) => extsi15_nReadyArray_0,
	validArray(0) => extsi15_validArray_0,
	dataOutArray(0) => extsi15_dataOutArray_0
);

mc_load1: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => mc_load1_clk,
	rst => mc_load1_rst,
	dataInArray(0) => mc_load1_dataInArray_0,
	input_addr => mc_load1_dataInArray_1,
	pValidArray(0) => mc_load1_pValidArray_0,
	pValidArray(1) => mc_load1_pValidArray_1,
	readyArray(0) => mc_load1_readyArray_0,
	readyArray(1) => mc_load1_readyArray_1,
	nReadyArray(0) => mc_load1_nReadyArray_0,
	nReadyArray(1) => mc_load1_nReadyArray_1,
	validArray(0) => mc_load1_validArray_0,
	validArray(1) => mc_load1_validArray_1,
	dataOutArray(0) => mc_load1_dataOutArray_0,
	output_addr => mc_load1_dataOutArray_1
);

muli0: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => muli0_clk,
	rst => muli0_rst,
	dataInArray(0) => muli0_dataInArray_0,
	dataInArray(1) => muli0_dataInArray_1,
	pValidArray(0) => muli0_pValidArray_0,
	pValidArray(1) => muli0_pValidArray_1,
	readyArray(0) => muli0_readyArray_0,
	readyArray(1) => muli0_readyArray_1,
	nReadyArray(0) => muli0_nReadyArray_0,
	validArray(0) => muli0_validArray_0,
	dataOutArray(0) => muli0_dataOutArray_0
);

buffer1: entity work.nontranspFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => buffer1_clk,
	rst => buffer1_rst,
	dataInArray(0) => buffer1_dataInArray_0,
	pValidArray(0) => buffer1_pValidArray_0,
	readyArray(0) => buffer1_readyArray_0,
	nReadyArray(0) => buffer1_nReadyArray_0,
	validArray(0) => buffer1_validArray_0,
	dataOutArray(0) => buffer1_dataOutArray_0
);

addi0: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => addi0_clk,
	rst => addi0_rst,
	dataInArray(0) => addi0_dataInArray_0,
	dataInArray(1) => addi0_dataInArray_1,
	pValidArray(0) => addi0_pValidArray_0,
	pValidArray(1) => addi0_pValidArray_1,
	readyArray(0) => addi0_readyArray_0,
	readyArray(1) => addi0_readyArray_1,
	nReadyArray(0) => addi0_nReadyArray_0,
	validArray(0) => addi0_validArray_0,
	dataOutArray(0) => addi0_dataOutArray_0
);

addi4: entity work.add_op(arch) generic map (2,1,9,9)
port map (
	clk => addi4_clk,
	rst => addi4_rst,
	dataInArray(0) => addi4_dataInArray_0,
	dataInArray(1) => addi4_dataInArray_1,
	pValidArray(0) => addi4_pValidArray_0,
	pValidArray(1) => addi4_pValidArray_1,
	readyArray(0) => addi4_readyArray_0,
	readyArray(1) => addi4_readyArray_1,
	nReadyArray(0) => addi4_nReadyArray_0,
	validArray(0) => addi4_validArray_0,
	dataOutArray(0) => addi4_dataOutArray_0
);

buffer5: entity work.elasticBuffer(arch) generic map (1,1,9,9)
port map (
	clk => buffer5_clk,
	rst => buffer5_rst,
	dataInArray(0) => buffer5_dataInArray_0,
	pValidArray(0) => buffer5_pValidArray_0,
	readyArray(0) => buffer5_readyArray_0,
	nReadyArray(0) => buffer5_nReadyArray_0,
	validArray(0) => buffer5_validArray_0,
	dataOutArray(0) => buffer5_dataOutArray_0
);

fork7: entity work.fork(arch) generic map (1,2,9,9)
port map (
	clk => fork7_clk,
	rst => fork7_rst,
	dataInArray(0) => fork7_dataInArray_0,
	pValidArray(0) => fork7_pValidArray_0,
	readyArray(0) => fork7_readyArray_0,
	nReadyArray(0) => fork7_nReadyArray_0,
	nReadyArray(1) => fork7_nReadyArray_1,
	validArray(0) => fork7_validArray_0,
	validArray(1) => fork7_validArray_1,
	dataOutArray(0) => fork7_dataOutArray_0,
	dataOutArray(1) => fork7_dataOutArray_1
);

trunci0: entity work.trunc_op(arch) generic map (1,1,9,8)
port map (
	clk => trunci0_clk,
	rst => trunci0_rst,
	dataInArray(0) => trunci0_dataInArray_0,
	pValidArray(0) => trunci0_pValidArray_0,
	readyArray(0) => trunci0_readyArray_0,
	nReadyArray(0) => trunci0_nReadyArray_0,
	validArray(0) => trunci0_validArray_0,
	dataOutArray(0) => trunci0_dataOutArray_0
);

cmpi0: entity work.icmp_ult_op(arch) generic map (2,1,9,1)
port map (
	clk => cmpi0_clk,
	rst => cmpi0_rst,
	dataInArray(0) => cmpi0_dataInArray_0,
	dataInArray(1) => cmpi0_dataInArray_1,
	pValidArray(0) => cmpi0_pValidArray_0,
	pValidArray(1) => cmpi0_pValidArray_1,
	readyArray(0) => cmpi0_readyArray_0,
	readyArray(1) => cmpi0_readyArray_1,
	nReadyArray(0) => cmpi0_nReadyArray_0,
	validArray(0) => cmpi0_validArray_0,
	dataOutArray(0) => cmpi0_dataOutArray_0
);

fork8: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork8_clk,
	rst => fork8_rst,
	dataInArray(0) => fork8_dataInArray_0,
	pValidArray(0) => fork8_pValidArray_0,
	readyArray(0) => fork8_readyArray_0,
	nReadyArray(0) => fork8_nReadyArray_0,
	nReadyArray(1) => fork8_nReadyArray_1,
	nReadyArray(2) => fork8_nReadyArray_2,
	nReadyArray(3) => fork8_nReadyArray_3,
	validArray(0) => fork8_validArray_0,
	validArray(1) => fork8_validArray_1,
	validArray(2) => fork8_validArray_2,
	validArray(3) => fork8_validArray_3,
	dataOutArray(0) => fork8_dataOutArray_0,
	dataOutArray(1) => fork8_dataOutArray_1,
	dataOutArray(2) => fork8_dataOutArray_2,
	dataOutArray(3) => fork8_dataOutArray_3
);

cond_br0: entity work.Branch(arch) generic map (2,2,8,8)
port map (
	clk => cond_br0_clk,
	rst => cond_br0_rst,
	dataInArray(0) => cond_br0_dataInArray_0,
	Condition(0) => cond_br0_dataInArray_1,
	pValidArray(0) => cond_br0_pValidArray_0,
	pValidArray(1) => cond_br0_pValidArray_1,
	readyArray(0) => cond_br0_readyArray_0,
	readyArray(1) => cond_br0_readyArray_1,
	nReadyArray(0) => cond_br0_nReadyArray_0,
	nReadyArray(1) => cond_br0_nReadyArray_1,
	validArray(0) => cond_br0_validArray_0,
	validArray(1) => cond_br0_validArray_1,
	dataOutArray(0) => cond_br0_dataOutArray_0,
	dataOutArray(1) => cond_br0_dataOutArray_1
);

sink0: entity work.sink(arch) generic map (1,0,8,32)
port map (
	clk => sink0_clk,
	rst => sink0_rst,
	dataInArray(0) => sink0_dataInArray_0,
	pValidArray(0) => sink0_pValidArray_0,
	readyArray(0) => sink0_readyArray_0
);

buffer17: entity work.transpFifo(arch) generic map (1,1,1,1,5)
port map (
	clk => buffer17_clk,
	rst => buffer17_rst,
	dataInArray(0) => buffer17_dataInArray_0,
	pValidArray(0) => buffer17_pValidArray_0,
	readyArray(0) => buffer17_readyArray_0,
	nReadyArray(0) => buffer17_nReadyArray_0,
	validArray(0) => buffer17_validArray_0,
	dataOutArray(0) => buffer17_dataOutArray_0
);

cond_br3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br3_clk,
	rst => cond_br3_rst,
	dataInArray(0) => cond_br3_dataInArray_0,
	Condition(0) => cond_br3_dataInArray_1,
	pValidArray(0) => cond_br3_pValidArray_0,
	pValidArray(1) => cond_br3_pValidArray_1,
	readyArray(0) => cond_br3_readyArray_0,
	readyArray(1) => cond_br3_readyArray_1,
	nReadyArray(0) => cond_br3_nReadyArray_0,
	nReadyArray(1) => cond_br3_nReadyArray_1,
	validArray(0) => cond_br3_validArray_0,
	validArray(1) => cond_br3_validArray_1,
	dataOutArray(0) => cond_br3_dataOutArray_0,
	dataOutArray(1) => cond_br3_dataOutArray_1
);

cond_br1: entity work.Branch(arch) generic map (2,2,8,8)
port map (
	clk => cond_br1_clk,
	rst => cond_br1_rst,
	dataInArray(0) => cond_br1_dataInArray_0,
	Condition(0) => cond_br1_dataInArray_1,
	pValidArray(0) => cond_br1_pValidArray_0,
	pValidArray(1) => cond_br1_pValidArray_1,
	readyArray(0) => cond_br1_readyArray_0,
	readyArray(1) => cond_br1_readyArray_1,
	nReadyArray(0) => cond_br1_nReadyArray_0,
	nReadyArray(1) => cond_br1_nReadyArray_1,
	validArray(0) => cond_br1_validArray_0,
	validArray(1) => cond_br1_validArray_1,
	dataOutArray(0) => cond_br1_dataOutArray_0,
	dataOutArray(1) => cond_br1_dataOutArray_1
);

buffer3: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer3_clk,
	rst => buffer3_rst,
	dataInArray(0) => buffer3_dataInArray_0,
	pValidArray(0) => buffer3_pValidArray_0,
	readyArray(0) => buffer3_readyArray_0,
	nReadyArray(0) => buffer3_nReadyArray_0,
	validArray(0) => buffer3_validArray_0,
	dataOutArray(0) => buffer3_dataOutArray_0
);

cond_br5: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br5_clk,
	rst => cond_br5_rst,
	dataInArray(0) => cond_br5_dataInArray_0,
	Condition(0) => cond_br5_dataInArray_1,
	pValidArray(0) => cond_br5_pValidArray_0,
	pValidArray(1) => cond_br5_pValidArray_1,
	readyArray(0) => cond_br5_readyArray_0,
	readyArray(1) => cond_br5_readyArray_1,
	nReadyArray(0) => cond_br5_nReadyArray_0,
	nReadyArray(1) => cond_br5_nReadyArray_1,
	validArray(0) => cond_br5_validArray_0,
	validArray(1) => cond_br5_validArray_1,
	dataOutArray(0) => cond_br5_dataOutArray_0,
	dataOutArray(1) => cond_br5_dataOutArray_1
);

buffer4: entity work.elasticBuffer(arch) generic map (1,1,8,8)
port map (
	clk => buffer4_clk,
	rst => buffer4_rst,
	dataInArray(0) => buffer4_dataInArray_0,
	pValidArray(0) => buffer4_pValidArray_0,
	readyArray(0) => buffer4_readyArray_0,
	nReadyArray(0) => buffer4_nReadyArray_0,
	validArray(0) => buffer4_validArray_0,
	dataOutArray(0) => buffer4_dataOutArray_0
);

fork9: entity work.fork(arch) generic map (1,2,8,8)
port map (
	clk => fork9_clk,
	rst => fork9_rst,
	dataInArray(0) => fork9_dataInArray_0,
	pValidArray(0) => fork9_pValidArray_0,
	readyArray(0) => fork9_readyArray_0,
	nReadyArray(0) => fork9_nReadyArray_0,
	nReadyArray(1) => fork9_nReadyArray_1,
	validArray(0) => fork9_validArray_0,
	validArray(1) => fork9_validArray_1,
	dataOutArray(0) => fork9_dataOutArray_0,
	dataOutArray(1) => fork9_dataOutArray_1
);

extsi2: entity work.sext_op(arch) generic map (1,1,8,9)
port map (
	clk => extsi2_clk,
	rst => extsi2_rst,
	dataInArray(0) => extsi2_dataInArray_0,
	pValidArray(0) => extsi2_pValidArray_0,
	readyArray(0) => extsi2_readyArray_0,
	nReadyArray(0) => extsi2_nReadyArray_0,
	validArray(0) => extsi2_validArray_0,
	dataOutArray(0) => extsi2_dataOutArray_0
);

buffer7: entity work.transpFifo(arch) generic map (1,1,8,8,3)
port map (
	clk => buffer7_clk,
	rst => buffer7_rst,
	dataInArray(0) => buffer7_dataInArray_0,
	pValidArray(0) => buffer7_pValidArray_0,
	readyArray(0) => buffer7_readyArray_0,
	nReadyArray(0) => buffer7_nReadyArray_0,
	validArray(0) => buffer7_validArray_0,
	dataOutArray(0) => buffer7_dataOutArray_0
);

extsi16: entity work.sext_op(arch) generic map (1,1,8,32)
port map (
	clk => extsi16_clk,
	rst => extsi16_rst,
	dataInArray(0) => extsi16_dataInArray_0,
	pValidArray(0) => extsi16_pValidArray_0,
	readyArray(0) => extsi16_readyArray_0,
	nReadyArray(0) => extsi16_nReadyArray_0,
	validArray(0) => extsi16_validArray_0,
	dataOutArray(0) => extsi16_dataOutArray_0
);

fork10: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork10_clk,
	rst => fork10_rst,
	dataInArray(0) => fork10_dataInArray_0,
	pValidArray(0) => fork10_pValidArray_0,
	readyArray(0) => fork10_readyArray_0,
	nReadyArray(0) => fork10_nReadyArray_0,
	nReadyArray(1) => fork10_nReadyArray_1,
	validArray(0) => fork10_validArray_0,
	validArray(1) => fork10_validArray_1,
	dataOutArray(0) => fork10_dataOutArray_0,
	dataOutArray(1) => fork10_dataOutArray_1
);

buffer2: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer2_clk,
	rst => buffer2_rst,
	dataInArray(0) => buffer2_dataInArray_0,
	pValidArray(0) => buffer2_pValidArray_0,
	readyArray(0) => buffer2_readyArray_0,
	nReadyArray(0) => buffer2_nReadyArray_0,
	validArray(0) => buffer2_validArray_0,
	dataOutArray(0) => buffer2_dataOutArray_0
);

fork11: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork11_clk,
	rst => fork11_rst,
	dataInArray(0) => fork11_dataInArray_0,
	pValidArray(0) => fork11_pValidArray_0,
	readyArray(0) => fork11_readyArray_0,
	nReadyArray(0) => fork11_nReadyArray_0,
	nReadyArray(1) => fork11_nReadyArray_1,
	validArray(0) => fork11_validArray_0,
	validArray(1) => fork11_validArray_1,
	dataOutArray(0) => fork11_dataOutArray_0,
	dataOutArray(1) => fork11_dataOutArray_1
);

constant10: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant10_clk,
	rst => constant10_rst,
	dataInArray(0) => constant10_dataInArray_0,
	pValidArray(0) => constant10_pValidArray_0,
	readyArray(0) => constant10_readyArray_0,
	nReadyArray(0) => constant10_nReadyArray_0,
	validArray(0) => constant10_validArray_0,
	dataOutArray(0) => constant10_dataOutArray_0
);

extsi3: entity work.sext_op(arch) generic map (1,1,2,32)
port map (
	clk => extsi3_clk,
	rst => extsi3_rst,
	dataInArray(0) => extsi3_dataInArray_0,
	pValidArray(0) => extsi3_pValidArray_0,
	readyArray(0) => extsi3_readyArray_0,
	nReadyArray(0) => extsi3_nReadyArray_0,
	validArray(0) => extsi3_validArray_0,
	dataOutArray(0) => extsi3_dataOutArray_0
);

source2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source2_clk,
	rst => source2_rst,
	nReadyArray(0) => source2_nReadyArray_0,
	validArray(0) => source2_validArray_0,
	dataOutArray(0) => source2_dataOutArray_0
);

constant11: entity work.Const(arch) generic map (1,1,8,8)
port map (
	clk => constant11_clk,
	rst => constant11_rst,
	dataInArray(0) => constant11_dataInArray_0,
	pValidArray(0) => constant11_pValidArray_0,
	readyArray(0) => constant11_readyArray_0,
	nReadyArray(0) => constant11_nReadyArray_0,
	validArray(0) => constant11_validArray_0,
	dataOutArray(0) => constant11_dataOutArray_0
);

extsi4: entity work.sext_op(arch) generic map (1,1,8,9)
port map (
	clk => extsi4_clk,
	rst => extsi4_rst,
	dataInArray(0) => extsi4_dataInArray_0,
	pValidArray(0) => extsi4_pValidArray_0,
	readyArray(0) => extsi4_readyArray_0,
	nReadyArray(0) => extsi4_nReadyArray_0,
	validArray(0) => extsi4_validArray_0,
	dataOutArray(0) => extsi4_dataOutArray_0
);

source3: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source3_clk,
	rst => source3_rst,
	nReadyArray(0) => source3_nReadyArray_0,
	validArray(0) => source3_validArray_0,
	dataOutArray(0) => source3_dataOutArray_0
);

constant12: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant12_clk,
	rst => constant12_rst,
	dataInArray(0) => constant12_dataInArray_0,
	pValidArray(0) => constant12_pValidArray_0,
	readyArray(0) => constant12_readyArray_0,
	nReadyArray(0) => constant12_nReadyArray_0,
	validArray(0) => constant12_validArray_0,
	dataOutArray(0) => constant12_dataOutArray_0
);

extsi17: entity work.sext_op(arch) generic map (1,1,2,9)
port map (
	clk => extsi17_clk,
	rst => extsi17_rst,
	dataInArray(0) => extsi17_dataInArray_0,
	pValidArray(0) => extsi17_pValidArray_0,
	readyArray(0) => extsi17_readyArray_0,
	nReadyArray(0) => extsi17_nReadyArray_0,
	validArray(0) => extsi17_validArray_0,
	dataOutArray(0) => extsi17_dataOutArray_0
);

mc_store0: entity work.mc_store_op(arch) generic map (2,2,32,32)
port map (
	clk => mc_store0_clk,
	rst => mc_store0_rst,
	dataInArray(0) => mc_store0_dataInArray_0,
	input_addr => mc_store0_dataInArray_1,
	pValidArray(0) => mc_store0_pValidArray_0,
	pValidArray(1) => mc_store0_pValidArray_1,
	readyArray(0) => mc_store0_readyArray_0,
	readyArray(1) => mc_store0_readyArray_1,
	nReadyArray(0) => mc_store0_nReadyArray_0,
	nReadyArray(1) => mc_store0_nReadyArray_1,
	validArray(0) => mc_store0_validArray_0,
	validArray(1) => mc_store0_validArray_1,
	dataOutArray(0) => mc_store0_dataOutArray_0,
	output_addr => mc_store0_dataOutArray_1
);

addi2: entity work.add_op(arch) generic map (2,1,9,9)
port map (
	clk => addi2_clk,
	rst => addi2_rst,
	dataInArray(0) => addi2_dataInArray_0,
	dataInArray(1) => addi2_dataInArray_1,
	pValidArray(0) => addi2_pValidArray_0,
	pValidArray(1) => addi2_pValidArray_1,
	readyArray(0) => addi2_readyArray_0,
	readyArray(1) => addi2_readyArray_1,
	nReadyArray(0) => addi2_nReadyArray_0,
	validArray(0) => addi2_validArray_0,
	dataOutArray(0) => addi2_dataOutArray_0
);

buffer15: entity work.elasticBuffer(arch) generic map (1,1,9,9)
port map (
	clk => buffer15_clk,
	rst => buffer15_rst,
	dataInArray(0) => buffer15_dataInArray_0,
	pValidArray(0) => buffer15_pValidArray_0,
	readyArray(0) => buffer15_readyArray_0,
	nReadyArray(0) => buffer15_nReadyArray_0,
	validArray(0) => buffer15_validArray_0,
	dataOutArray(0) => buffer15_dataOutArray_0
);

fork12: entity work.fork(arch) generic map (1,2,9,9)
port map (
	clk => fork12_clk,
	rst => fork12_rst,
	dataInArray(0) => fork12_dataInArray_0,
	pValidArray(0) => fork12_pValidArray_0,
	readyArray(0) => fork12_readyArray_0,
	nReadyArray(0) => fork12_nReadyArray_0,
	nReadyArray(1) => fork12_nReadyArray_1,
	validArray(0) => fork12_validArray_0,
	validArray(1) => fork12_validArray_1,
	dataOutArray(0) => fork12_dataOutArray_0,
	dataOutArray(1) => fork12_dataOutArray_1
);

trunci1: entity work.trunc_op(arch) generic map (1,1,9,8)
port map (
	clk => trunci1_clk,
	rst => trunci1_rst,
	dataInArray(0) => trunci1_dataInArray_0,
	pValidArray(0) => trunci1_pValidArray_0,
	readyArray(0) => trunci1_readyArray_0,
	nReadyArray(0) => trunci1_nReadyArray_0,
	validArray(0) => trunci1_validArray_0,
	dataOutArray(0) => trunci1_dataOutArray_0
);

buffer9: entity work.elasticBuffer(arch) generic map (1,1,9,9)
port map (
	clk => buffer9_clk,
	rst => buffer9_rst,
	dataInArray(0) => buffer9_dataInArray_0,
	pValidArray(0) => buffer9_pValidArray_0,
	readyArray(0) => buffer9_readyArray_0,
	nReadyArray(0) => buffer9_nReadyArray_0,
	validArray(0) => buffer9_validArray_0,
	dataOutArray(0) => buffer9_dataOutArray_0
);

cmpi1: entity work.icmp_ult_op(arch) generic map (2,1,9,1)
port map (
	clk => cmpi1_clk,
	rst => cmpi1_rst,
	dataInArray(0) => cmpi1_dataInArray_0,
	dataInArray(1) => cmpi1_dataInArray_1,
	pValidArray(0) => cmpi1_pValidArray_0,
	pValidArray(1) => cmpi1_pValidArray_1,
	readyArray(0) => cmpi1_readyArray_0,
	readyArray(1) => cmpi1_readyArray_1,
	nReadyArray(0) => cmpi1_nReadyArray_0,
	validArray(0) => cmpi1_validArray_0,
	dataOutArray(0) => cmpi1_dataOutArray_0
);

fork13: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork13_clk,
	rst => fork13_rst,
	dataInArray(0) => fork13_dataInArray_0,
	pValidArray(0) => fork13_pValidArray_0,
	readyArray(0) => fork13_readyArray_0,
	nReadyArray(0) => fork13_nReadyArray_0,
	nReadyArray(1) => fork13_nReadyArray_1,
	nReadyArray(2) => fork13_nReadyArray_2,
	validArray(0) => fork13_validArray_0,
	validArray(1) => fork13_validArray_1,
	validArray(2) => fork13_validArray_2,
	dataOutArray(0) => fork13_dataOutArray_0,
	dataOutArray(1) => fork13_dataOutArray_1,
	dataOutArray(2) => fork13_dataOutArray_2
);

cond_br2: entity work.Branch(arch) generic map (2,2,8,8)
port map (
	clk => cond_br2_clk,
	rst => cond_br2_rst,
	dataInArray(0) => cond_br2_dataInArray_0,
	Condition(0) => cond_br2_dataInArray_1,
	pValidArray(0) => cond_br2_pValidArray_0,
	pValidArray(1) => cond_br2_pValidArray_1,
	readyArray(0) => cond_br2_readyArray_0,
	readyArray(1) => cond_br2_readyArray_1,
	nReadyArray(0) => cond_br2_nReadyArray_0,
	nReadyArray(1) => cond_br2_nReadyArray_1,
	validArray(0) => cond_br2_validArray_0,
	validArray(1) => cond_br2_validArray_1,
	dataOutArray(0) => cond_br2_dataOutArray_0,
	dataOutArray(1) => cond_br2_dataOutArray_1
);

sink1: entity work.sink(arch) generic map (1,0,8,32)
port map (
	clk => sink1_clk,
	rst => sink1_rst,
	dataInArray(0) => sink1_dataInArray_0,
	pValidArray(0) => sink1_pValidArray_0,
	readyArray(0) => sink1_readyArray_0
);

cond_br10: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br10_clk,
	rst => cond_br10_rst,
	dataInArray(0) => cond_br10_dataInArray_0,
	Condition(0) => cond_br10_dataInArray_1,
	pValidArray(0) => cond_br10_pValidArray_0,
	pValidArray(1) => cond_br10_pValidArray_1,
	readyArray(0) => cond_br10_readyArray_0,
	readyArray(1) => cond_br10_readyArray_1,
	nReadyArray(0) => cond_br10_nReadyArray_0,
	nReadyArray(1) => cond_br10_nReadyArray_1,
	validArray(0) => cond_br10_validArray_0,
	validArray(1) => cond_br10_validArray_1,
	dataOutArray(0) => cond_br10_dataOutArray_0,
	dataOutArray(1) => cond_br10_dataOutArray_1
);

sink2: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink2_clk,
	rst => sink2_rst,
	dataInArray(0) => sink2_dataInArray_0,
	pValidArray(0) => sink2_pValidArray_0,
	readyArray(0) => sink2_readyArray_0
);

buffer6: entity work.transpFifo(arch) generic map (1,1,1,1,2)
port map (
	clk => buffer6_clk,
	rst => buffer6_rst,
	dataInArray(0) => buffer6_dataInArray_0,
	pValidArray(0) => buffer6_pValidArray_0,
	readyArray(0) => buffer6_readyArray_0,
	nReadyArray(0) => buffer6_nReadyArray_0,
	validArray(0) => buffer6_validArray_0,
	dataOutArray(0) => buffer6_dataOutArray_0
);

cond_br11: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br11_clk,
	rst => cond_br11_rst,
	dataInArray(0) => cond_br11_dataInArray_0,
	Condition(0) => cond_br11_dataInArray_1,
	pValidArray(0) => cond_br11_pValidArray_0,
	pValidArray(1) => cond_br11_pValidArray_1,
	readyArray(0) => cond_br11_readyArray_0,
	readyArray(1) => cond_br11_readyArray_1,
	nReadyArray(0) => cond_br11_nReadyArray_0,
	nReadyArray(1) => cond_br11_nReadyArray_1,
	validArray(0) => cond_br11_validArray_0,
	validArray(1) => cond_br11_validArray_1,
	dataOutArray(0) => cond_br11_dataOutArray_0,
	dataOutArray(1) => cond_br11_dataOutArray_1
);

sink3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink3_clk,
	rst => sink3_rst,
	dataInArray(0) => sink3_dataInArray_0,
	pValidArray(0) => sink3_pValidArray_0,
	readyArray(0) => sink3_readyArray_0
);

buffer14: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer14_clk,
	rst => buffer14_rst,
	dataInArray(0) => buffer14_dataInArray_0,
	pValidArray(0) => buffer14_pValidArray_0,
	readyArray(0) => buffer14_readyArray_0,
	nReadyArray(0) => buffer14_nReadyArray_0,
	validArray(0) => buffer14_validArray_0,
	dataOutArray(0) => buffer14_dataOutArray_0
);

d_return0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => d_return0_clk,
	rst => d_return0_rst,
	dataInArray(0) => d_return0_dataInArray_0,
	pValidArray(0) => d_return0_pValidArray_0,
	readyArray(0) => d_return0_readyArray_0,
	nReadyArray(0) => d_return0_nReadyArray_0,
	validArray(0) => d_return0_validArray_0,
	dataOutArray(0) => d_return0_dataOutArray_0
);

end0: entity work.end_node(arch) generic map (1,3,1,32,32)
port map (
	clk => end0_clk,
	rst => end0_rst,
	dataInArray(0) => end0_dataInArray_3,
	eValidArray(0) => end0_pValidArray_0,
	eValidArray(1) => end0_pValidArray_1,
	eValidArray(2) => end0_pValidArray_2,
	pValidArray(0) => end0_pValidArray_3,
	eReadyArray(0) => end0_readyArray_0,
	eReadyArray(1) => end0_readyArray_1,
	eReadyArray(2) => end0_readyArray_2,
	readyArray(0) => end0_readyArray_3,
	dataOutArray(0) => end0_dataOutArray_0,
	validArray(0) => end0_validArray_0,
	nReadyArray(0) => end0_nReadyArray_0
);

end behavioral; 
