 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Fri Nov  6 10:29:15 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32ic.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the c.addi instruction of the RISC-V C extension for the caddi covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32IC")

RVTEST_CODE_BEGIN
RVMODEL_BOOT

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*C.*);def TEST_CASE_1=True;",caddi)

RVTEST_SIGBASE( x5,signature_x5_1)

inst_0:
// rd==x20, rs1_val == (-2**(xlen-1)), rs1_val != imm_val, rs1_val < 0 and imm_val > 0, rs1_val == -2147483648
// opcode:c.addi; op1:x20; dest:x20 op1val:-2147483648; immval:6
TEST_CI_OP( c.addi, x20, 0x00000000, -2147483648, 6, x5, 0, x12)

inst_1:
// rd==x13, rs1_val == 0, 
// opcode:c.addi; op1:x13; dest:x13 op1val:0; immval:-7
TEST_CI_OP( c.addi, x13, 0x00000000, 0, -7, x5, 4, x12)

inst_2:
// rd==x22, rs1_val == (2**(xlen-1)-1), rs1_val > 0 and imm_val < 0, rs1_val == 2147483647
// opcode:c.addi; op1:x22; dest:x22 op1val:2147483647; immval:-16
TEST_CI_OP( c.addi, x22, 0x00000000, 2147483647, -16, x5, 8, x12)

inst_3:
// rd==x21, rs1_val == 1, 
// opcode:c.addi; op1:x21; dest:x21 op1val:1; immval:-8
TEST_CI_OP( c.addi, x21, 0x00000000, 1, -8, x5, 12, x12)

inst_4:
// rd==x27, imm_val == (-2**(6-1)), imm_val == -32, rs1_val < 0 and imm_val < 0
// opcode:c.addi; op1:x27; dest:x27 op1val:-1; immval:-32
TEST_CI_OP( c.addi, x27, 0x00000000, -1, -32, x5, 16, x12)

inst_5:
// rd==x31, imm_val == 0, rs1_val == -2097153
// opcode:c.addi; op1:x31; dest:x31 op1val:-2097153; immval:0
TEST_CI_OP( c.addi, x31, 0x00000000, -2097153, 0, x5, 20, x12)

inst_6:
// rd==x3, imm_val == (2**(6-1)-1), rs1_val == 2048, imm_val == 31, rs1_val > 0 and imm_val > 0
// opcode:c.addi; op1:x3; dest:x3 op1val:2048; immval:31
TEST_CI_OP( c.addi, x3, 0x00000000, 2048, 31, x5, 24, x12)

inst_7:
// rd==x1, imm_val == 1, rs1_val == -1048577
// opcode:c.addi; op1:x1; dest:x1 op1val:-1048577; immval:1
TEST_CI_OP( c.addi, x1, 0x00000000, -1048577, 1, x5, 28, x12)

inst_8:
// rd==x9, rs1_val == imm_val, imm_val == -5, rs1_val == -5
// opcode:c.addi; op1:x9; dest:x9 op1val:-5; immval:-5
TEST_CI_OP( c.addi, x9, 0x00000000, -5, -5, x5, 32, x12)

inst_9:
// rd==x23, rs1_val == 2, imm_val == -9
// opcode:c.addi; op1:x23; dest:x23 op1val:2; immval:-9
TEST_CI_OP( c.addi, x23, 0x00000000, 2, -9, x5, 36, x12)

inst_10:
// rd==x10, rs1_val == 4, imm_val == 2
// opcode:c.addi; op1:x10; dest:x10 op1val:4; immval:2
TEST_CI_OP( c.addi, x10, 0x00000000, 4, 2, x5, 40, x12)

inst_11:
// rd==x29, rs1_val == 8, imm_val == -2
// opcode:c.addi; op1:x29; dest:x29 op1val:8; immval:-2
TEST_CI_OP( c.addi, x29, 0x00000000, 8, -2, x5, 44, x12)

inst_12:
// rd==x11, rs1_val == 16, 
// opcode:c.addi; op1:x11; dest:x11 op1val:16; immval:-32
TEST_CI_OP( c.addi, x11, 0x00000000, 16, -32, x5, 48, x12)

inst_13:
// rd==x14, rs1_val == 32, imm_val == 16
// opcode:c.addi; op1:x14; dest:x14 op1val:32; immval:16
TEST_CI_OP( c.addi, x14, 0x00000000, 32, 16, x5, 52, x12)

inst_14:
// rd==x2, rs1_val == 64, 
// opcode:c.addi; op1:x2; dest:x2 op1val:64; immval:-2
TEST_CI_OP( c.addi, x2, 0x00000000, 64, -2, x5, 56, x12)

inst_15:
// rd==x28, rs1_val == 128, 
// opcode:c.addi; op1:x28; dest:x28 op1val:128; immval:-4
TEST_CI_OP( c.addi, x28, 0x00000000, 128, -4, x5, 60, x12)

inst_16:
// rd==x24, rs1_val == 256, 
// opcode:c.addi; op1:x24; dest:x24 op1val:256; immval:5
TEST_CI_OP( c.addi, x24, 0x00000000, 256, 5, x5, 64, x12)

inst_17:
// rd==x26, rs1_val == 512, 
// opcode:c.addi; op1:x26; dest:x26 op1val:512; immval:7
TEST_CI_OP( c.addi, x26, 0x00000000, 512, 7, x5, 68, x12)

inst_18:
// rd==x16, rs1_val == 1024, imm_val == -3
// opcode:c.addi; op1:x16; dest:x16 op1val:1024; immval:-3
TEST_CI_OP( c.addi, x16, 0x00000000, 1024, -3, x5, 72, x12)

inst_19:
// rd==x4, rs1_val == 4096, 
// opcode:c.addi; op1:x4; dest:x4 op1val:4096; immval:-16
TEST_CI_OP( c.addi, x4, 0x00000000, 4096, -16, x5, 76, x12)

inst_20:
// rd==x25, rs1_val == 8192, 
// opcode:c.addi; op1:x25; dest:x25 op1val:8192; immval:16
TEST_CI_OP( c.addi, x25, 0x00000000, 8192, 16, x5, 80, x12)

inst_21:
// rd==x18, rs1_val == 16384, 
// opcode:c.addi; op1:x18; dest:x18 op1val:16384; immval:-16
TEST_CI_OP( c.addi, x18, 0x00000000, 16384, -16, x5, 84, x12)

inst_22:
// rd==x17, rs1_val == 32768, 
// opcode:c.addi; op1:x17; dest:x17 op1val:32768; immval:6
TEST_CI_OP( c.addi, x17, 0x00000000, 32768, 6, x5, 88, x12)

inst_23:
// rd==x7, rs1_val == 65536, 
// opcode:c.addi; op1:x7; dest:x7 op1val:65536; immval:7
TEST_CI_OP( c.addi, x7, 0x00000000, 65536, 7, x5, 92, x12)

inst_24:
// rd==x8, rs1_val == 131072, 
// opcode:c.addi; op1:x8; dest:x8 op1val:131072; immval:9
TEST_CI_OP( c.addi, x8, 0x00000000, 131072, 9, x5, 96, x12)

inst_25:
// rd==x6, rs1_val == 262144, imm_val == 21
// opcode:c.addi; op1:x6; dest:x6 op1val:262144; immval:21
TEST_CI_OP( c.addi, x6, 0x00000000, 262144, 21, x5, 100, x12)

inst_26:
// rd==x19, rs1_val == 524288, 
// opcode:c.addi; op1:x19; dest:x19 op1val:524288; immval:5
TEST_CI_OP( c.addi, x19, 0x00000000, 524288, 5, x5, 104, x12)

inst_27:
// rd==x15, rs1_val == 1048576, imm_val == 8
// opcode:c.addi; op1:x15; dest:x15 op1val:1048576; immval:8
TEST_CI_OP( c.addi, x15, 0x00000000, 1048576, 8, x5, 108, x2)
RVTEST_SIGBASE( x1,signature_x1_0)

inst_28:
// rd==x30, rs1_val == 2097152, 
// opcode:c.addi; op1:x30; dest:x30 op1val:2097152; immval:0
TEST_CI_OP( c.addi, x30, 0x00000000, 2097152, 0, x1, 0, x2)

inst_29:
// rd==x5, rs1_val == 4194304, 
// opcode:c.addi; op1:x5; dest:x5 op1val:4194304; immval:3
TEST_CI_OP( c.addi, x5, 0x00000000, 4194304, 3, x1, 4, x2)

inst_30:
// rd==x12, rs1_val == 8388608, 
// opcode:c.addi; op1:x12; dest:x12 op1val:8388608; immval:-9
TEST_CI_OP( c.addi, x12, 0x00000000, 8388608, -9, x1, 8, x2)

inst_31:
// rs1_val == 16777216, imm_val == 4
// opcode:c.addi; op1:x10; dest:x10 op1val:16777216; immval:4
TEST_CI_OP( c.addi, x10, 0x00000000, 16777216, 4, x1, 12, x2)

inst_32:
// rs1_val == 33554432, 
// opcode:c.addi; op1:x10; dest:x10 op1val:33554432; immval:-3
TEST_CI_OP( c.addi, x10, 0x00000000, 33554432, -3, x1, 16, x2)

inst_33:
// rs1_val == 67108864, 
// opcode:c.addi; op1:x10; dest:x10 op1val:67108864; immval:2
TEST_CI_OP( c.addi, x10, 0x00000000, 67108864, 2, x1, 20, x2)

inst_34:
// rs1_val == 134217728, 
// opcode:c.addi; op1:x10; dest:x10 op1val:134217728; immval:31
TEST_CI_OP( c.addi, x10, 0x00000000, 134217728, 31, x1, 24, x2)

inst_35:
// rs1_val == 268435456, 
// opcode:c.addi; op1:x10; dest:x10 op1val:268435456; immval:8
TEST_CI_OP( c.addi, x10, 0x00000000, 268435456, 8, x1, 28, x2)

inst_36:
// rs1_val == 536870912, 
// opcode:c.addi; op1:x10; dest:x10 op1val:536870912; immval:-2
TEST_CI_OP( c.addi, x10, 0x00000000, 536870912, -2, x1, 32, x2)

inst_37:
// rs1_val == 1073741824, 
// opcode:c.addi; op1:x10; dest:x10 op1val:1073741824; immval:-32
TEST_CI_OP( c.addi, x10, 0x00000000, 1073741824, -32, x1, 36, x2)

inst_38:
// rs1_val == -2, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-2; immval:-9
TEST_CI_OP( c.addi, x10, 0x00000000, -2, -9, x1, 40, x2)

inst_39:
// rs1_val == -524289, imm_val == -22
// opcode:c.addi; op1:x10; dest:x10 op1val:-524289; immval:-22
TEST_CI_OP( c.addi, x10, 0x00000000, -524289, -22, x1, 44, x2)

inst_40:
// rs1_val == -4194305, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-4194305; immval:-7
TEST_CI_OP( c.addi, x10, 0x00000000, -4194305, -7, x1, 48, x2)

inst_41:
// rs1_val == -8388609, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-8388609; immval:2
TEST_CI_OP( c.addi, x10, 0x00000000, -8388609, 2, x1, 52, x2)

inst_42:
// rs1_val == -16777217, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-16777217; immval:0
TEST_CI_OP( c.addi, x10, 0x00000000, -16777217, 0, x1, 56, x2)

inst_43:
// rs1_val == -33554433, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-33554433; immval:-5
TEST_CI_OP( c.addi, x10, 0x00000000, -33554433, -5, x1, 60, x2)

inst_44:
// rs1_val == -67108865, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-67108865; immval:2
TEST_CI_OP( c.addi, x10, 0x00000000, -67108865, 2, x1, 64, x2)

inst_45:
// rs1_val == -134217729, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-134217729; immval:-6
TEST_CI_OP( c.addi, x10, 0x00000000, -134217729, -6, x1, 68, x2)

inst_46:
// rs1_val == -268435457, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-268435457; immval:-22
TEST_CI_OP( c.addi, x10, 0x00000000, -268435457, -22, x1, 72, x2)

inst_47:
// rs1_val == -536870913, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-536870913; immval:-4
TEST_CI_OP( c.addi, x10, 0x00000000, -536870913, -4, x1, 76, x2)

inst_48:
// rs1_val == -1073741825, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-1073741825; immval:-8
TEST_CI_OP( c.addi, x10, 0x00000000, -1073741825, -8, x1, 80, x2)

inst_49:
// rs1_val == 1431655765, 
// opcode:c.addi; op1:x10; dest:x10 op1val:1431655765; immval:7
TEST_CI_OP( c.addi, x10, 0x00000000, 1431655765, 7, x1, 84, x2)

inst_50:
// rs1_val == -1431655766, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-1431655766; immval:-10
TEST_CI_OP( c.addi, x10, 0x00000000, -1431655766, -10, x1, 88, x2)

inst_51:
// imm_val == -17, 
// opcode:c.addi; op1:x10; dest:x10 op1val:33554432; immval:-17
TEST_CI_OP( c.addi, x10, 0x00000000, 33554432, -17, x1, 92, x2)

inst_52:
// rs1_val == -3, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-3; immval:7
TEST_CI_OP( c.addi, x10, 0x00000000, -3, 7, x1, 96, x2)

inst_53:
// rs1_val == -9, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-9; immval:-22
TEST_CI_OP( c.addi, x10, 0x00000000, -9, -22, x1, 100, x2)

inst_54:
// rs1_val == -17, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-17; immval:6
TEST_CI_OP( c.addi, x10, 0x00000000, -17, 6, x1, 104, x2)

inst_55:
// rs1_val == -33, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-33; immval:-1
TEST_CI_OP( c.addi, x10, 0x00000000, -33, -1, x1, 108, x2)

inst_56:
// rs1_val == -65, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-65; immval:1
TEST_CI_OP( c.addi, x10, 0x00000000, -65, 1, x1, 112, x2)

inst_57:
// rs1_val == -129, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-129; immval:-3
TEST_CI_OP( c.addi, x10, 0x00000000, -129, -3, x1, 116, x2)

inst_58:
// rs1_val == -257, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-257; immval:-1
TEST_CI_OP( c.addi, x10, 0x00000000, -257, -1, x1, 120, x2)

inst_59:
// rs1_val == -513, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-513; immval:7
TEST_CI_OP( c.addi, x10, 0x00000000, -513, 7, x1, 124, x2)

inst_60:
// rs1_val == -1025, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-1025; immval:-5
TEST_CI_OP( c.addi, x10, 0x00000000, -1025, -5, x1, 128, x2)

inst_61:
// rs1_val == -2049, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-2049; immval:-16
TEST_CI_OP( c.addi, x10, 0x00000000, -2049, -16, x1, 132, x2)

inst_62:
// rs1_val == -4097, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-4097; immval:-4
TEST_CI_OP( c.addi, x10, 0x00000000, -4097, -4, x1, 136, x2)

inst_63:
// rs1_val == -8193, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-8193; immval:-9
TEST_CI_OP( c.addi, x10, 0x00000000, -8193, -9, x1, 140, x2)

inst_64:
// rs1_val == -16385, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-16385; immval:2
TEST_CI_OP( c.addi, x10, 0x00000000, -16385, 2, x1, 144, x2)

inst_65:
// rs1_val == -32769, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-32769; immval:5
TEST_CI_OP( c.addi, x10, 0x00000000, -32769, 5, x1, 148, x2)

inst_66:
// rs1_val == -65537, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-65537; immval:3
TEST_CI_OP( c.addi, x10, 0x00000000, -65537, 3, x1, 152, x2)

inst_67:
// rs1_val == -131073, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-131073; immval:-16
TEST_CI_OP( c.addi, x10, 0x00000000, -131073, -16, x1, 156, x2)

inst_68:
// rs1_val == -262145, 
// opcode:c.addi; op1:x10; dest:x10 op1val:-262145; immval:-17
TEST_CI_OP( c.addi, x10, 0x00000000, -262145, -17, x1, 160, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x5_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x5_1:
    .fill 28*(XLEN/32),4,0xdeadbeef


signature_x1_0:
    .fill 41*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
