INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_MUX_512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
