# (c) Copyright 2019 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
############################################################
proc init { cell_name undefined_params } {
  bd::mark_propagate_only [get_bd_cells $cell_name] {s_axi_id_width}
}

proc propagate { cell_name  other_params } { 

  set ip [get_bd_cells $cell_name]
  set functional_mode [get_property CONFIG.functional_mode $ip]
  set mult_pf_des [get_property CONFIG.mult_pf_des $ip]
  if { [get_property CONFIG.en_axi_slave_if $ip] == "true" && ($functional_mode == "AXI_Bridge" || $functional_mode == "DMA_and_Bridge" || $mult_pf_des == "true") } { 
    set si [get_bd_intf_pins $cell_name/S_AXI_B]
  } else {
    set si [get_bd_intf_pins $cell_name/S_AXI]
  }

  if { [::bd::utils::not_empty $si] } {
    set p {ID_WIDTH} 
    set si_v [get_property CONFIG.ID_WIDTH $si]
    set ip_v [get_property CONFIG.s_axi_id_width $ip]

    if {$si_v > 0} {
      set_property CONFIG.s_axi_id_width $si_v $ip
    } else {
      bd::send_msg -of $ip -type INFO -msg_id 3 -text " Preserving $p <$ip_v> "
    }

    set value [get_property CONFIG.SUPPORTS_NARROW_BURST $si]
    if { $value == 0 } {
      set_property CONFIG.c_s_axi_supports_narrow_burst false $ip
    } else {
      set_property CONFIG.c_s_axi_supports_narrow_burst true $ip
    }

  } else {
  }
}

proc set_base_high {cell_name} {
  set ::env(IPI_SET_BASE_HIGH) FALSE
  set cfg_type [get_property CONFIG.device_port_type [get_bd_cells $cell_name]]
  # base/high parameter
  set dDefValues [dict create \
  BAR0 [list 0x20000000 0x2FFFFFFF] \
  BAR1 [list 0x30000000 0x3FFFFFFF] \
  BAR2 [list 0x40000000 0x4FFFFFFF] \
  BAR3 [list 0x50000000 0x5FFFFFFF] \
  BAR4 [list 0x60000000 0x6FFFFFFF] \
  BAR5 [list 0x70000000 0x7FFFFFFF]]
  if {$cfg_type == "PCI_Express_Endpoint_device"} {
    dict append $dDefValues CTL0 [list 0x00001000 0x00001FFF]
  } else {
    dict append $dDefValues CTL0 [list 0x00000000 0x001FFFFF]
  }
  # Get slave interfaces and slave segments
  set vSB [get_bd_intf_pins -of_objects [get_bd_cells $cell_name] -quiet -filter {Mode == "Slave" && Name =~ "S_AXI*" && Name != "S_AXI"}]
  set nSB [llength $vSB]
  #Get the slave segments related to the bifs
  set vSS [get_bd_addr_segs -of_objects $vSB]
  set vMS [get_bd_addr_segs -of_objects $vSS]
  set nSS [llength $vSS]
  set dSS_vMS [dict create]
  
  #puts "!!! vSS $vSS"

  foreach SS $vSS {
     set vMS [get_bd_addr_segs -of_objects $SS]
     #puts "!!! $SS : $vMS"
     dict set dSS_vMS $SS $vMS  
  }

  foreach SS $vSS {
        #Get the name of the slave seg.
        set sSS    [get_property name $SS]
        set vDefValues [expr [dict exists $dDefValues $sSS] ?   \
		             {[dict get $dDefValues   $sSS]}  : \
			     {[list 0xFFFFFFF 0x00000000]}]
	#puts "!!! vDefValues $vDefValues"
        #cfx_base_high_of_slv $ip $SS $dSS_vMS [lindex $vDefValues 0] [lindex $vDefValues 1] 
        cfx_base_high_of_slv [get_bd_cells $cell_name] $SS $dSS_vMS [lindex $vDefValues 0] [lindex $vDefValues 1] False 
  }
  ##foreach slvSeg $vSlvSegs {
  ##      #Get the name of the slave seg.
  ##      set sSlvSeg [get_property name $slvSeg]

  ##      set vDefValues [expr [dict exists $dDefValues $sSlvSeg] ? {[dict get $dDefValues $sSlvSeg]} : {[list 0xFFFFFFF 0x00000000]}]
  ##      ::bd::addr::cfg_base_high_of_slv [get_bd_cells $cell_name] $slvSeg [lindex $vDefValues 0] [lindex $vDefValues 1] False
  ## }
}

proc post_propagate { cell_name undefined_params } {
  set ip [get_bd_cells $cell_name]
  set functional_mode [get_property CONFIG.functional_mode $ip]
  set mult_pf_des [get_property CONFIG.mult_pf_des $ip]
  if { [get_property CONFIG.en_axi_slave_if $ip] == "true" && ($functional_mode == "AXI_Bridge" || $functional_mode == "DMA_and_Bridge" || $mult_pf_des == "true") } { 
    set_base_high $cell_name
  }
}

proc post_config_ip {cell_name otherInfo} {
  set ip [get_bd_cells $cell_name]
  set F true	  
  set lane [get_property CONFIG.pl_link_cap_max_link_width $ip]
  set speed [get_property CONFIG.pl_link_cap_max_link_speed $ip]
  set width [get_property CONFIG.axi_data_width $ip]
  set functional_mode [get_property CONFIG.functional_mode $ip]
  set split_dma [get_property CONFIG.split_dma $ip]
  set ccix_en [get_property CONFIG.enable_ccix $ip]
  set num_of_sc [get_property CONFIG.C_NUM_OF_SC $ip]
  set ats_switch_en [get_property CONFIG.enable_ats_switch $ip]
  set pcie_blk [get_property CONFIG.pcie_blk_locn $ip]

  set axisten_freq [get_property CONFIG.axisten_freq $ip]
  set ref_clk_freq [get_property CONFIG.ref_clk_freq $ip]

  if {$ref_clk_freq == "100_MHz"} { 
     set refclk_freq 100
  } elseif {$ref_clk_freq == "125_MHz"} {
     set refclk_freq 125
  } elseif {$ref_clk_freq == "250_MHz"} {
     set refclk_freq 250
  }
  set New_Freq_Axi [expr int([expr $axisten_freq * 1000000 ])]
  set New_Freq_Refclk [expr int([expr $refclk_freq * 1000000 ])]
  if {$functional_mode == "AXI_Bridge"} {
      set clks [get_property CONFIG.axi_aclk_loopback $ip]	    
      if {$clks == $F} {
        set_property CONFIG.FREQ_HZ $New_Freq_Axi [get_bd_pins $cell_name/axi_ctl_aclk]
	set_property CONFIG.ASSOCIATED_BUSIF M_AXI_B:S_AXI_B [get_bd_pins $cell_name/axi_aclk]
        set_property CONFIG.ASSOCIATED_RESET axi_aresetn [get_bd_pins $cell_name/axi_aclk]
      } else {
        set_property CONFIG.ASSOCIATED_BUSIF M_AXI_B:S_AXI_B:S_AXI_LITE [get_bd_pins $cell_name/axi_aclk]
        set_property CONFIG.ASSOCIATED_RESET axi_aresetn:axi_ctl_aresetn [get_bd_pins $cell_name/axi_aclk]
      }
    if {$ccix_en == "TRUE"} {
          set current_associated_bus [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $cell_name/axi_aclk]]
          set_property CONFIG.ASSOCIATED_BUSIF $current_associated_bus:cxs_rx:cxs_tx:s_axil_ats [get_bd_pins $cell_name/axi_aclk]
          if {$ats_switch_en == "TRUE"} {
            set current_associated_bus [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $cell_name/axi_aclk]]
            set_property CONFIG.ASSOCIATED_BUSIF $current_associated_bus:sc0_ats_m_axis_cq:sc0_ats_m_axis_rc:sc0_ats_s_axis_cc:sc0_ats_s_axis_rq [get_bd_pins $cell_name/axi_aclk]
            if {$num_of_sc == 2} {
              set current_associated_bus [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $cell_name/axi_aclk]]
              set_property CONFIG.ASSOCIATED_BUSIF $current_associated_bus:sc1_ats_m_axis_cq:sc1_ats_m_axis_rc:sc1_ats_s_axis_cc:sc1_ats_s_axis_rq [get_bd_pins $cell_name/axi_aclk]
            }
          }
    }
  }
  set_property CONFIG.FREQ_HZ $New_Freq_Axi [get_bd_pins $cell_name/axi_aclk]
  if {!$split_dma} {
    set_property CONFIG.FREQ_HZ $New_Freq_Refclk [get_bd_pins $cell_name/sys_clk]
  }
  
  if { [get_property CONFIG.sys_reset_polarity $ip] == "ACTIVE_LOW"} {
    set_property CONFIG.POLARITY "ACTIVE_LOW" [get_bd_pins $ip/sys_rst_n]
  } else {
    set_property CONFIG.POLARITY "ACTIVE_HIGH" [get_bd_pins $ip/sys_rst_n]
  }
  if { [get_property CONFIG.xdma_axi_intf_mm $ip] == "AXI_Memory_Mapped" && $functional_mode == "DMA"} {
    #Set Number of Threads equal to the AXI ID
    set mi [get_bd_intf_pins $cell_name/M_AXI]

    # C2H
    set_property CONFIG.NUM_READ_THREADS [get_property CONFIG.xdma_wnum_chnl $ip] $mi
    # H2C
    set_property CONFIG.NUM_WRITE_THREADS [get_property CONFIG.xdma_rnum_chnl $ip] $mi

    set_property CONFIG.NUM_READ_OUTSTANDING [get_property CONFIG.xdma_rnum_rids $ip] $mi
    set_property CONFIG.NUM_WRITE_OUTSTANDING [get_property CONFIG.xdma_wnum_rids $ip] $mi
  } 

  if {[get_property CONFIG.en_axi_master_if $ip] == "true" && $functional_mode == "AXI_Bridge"} { 
    set mib [get_bd_intf_pins $cell_name/M_AXI_B]


    if {$width == "64_bit"} { 
      set_property CONFIG.NUM_WRITE_OUTSTANDING 4 $mib
    } elseif {$width == "128_bit"} { 
      set_property CONFIG.NUM_WRITE_OUTSTANDING 8 $mib
    } elseif {$width == "256_bit"} { 
      set_property CONFIG.NUM_WRITE_OUTSTANDING 16 $mib
    } elseif {$width == "512_bit"} { 
      set_property CONFIG.NUM_WRITE_OUTSTANDING 32 $mib
    } else {
      set_property CONFIG.NUM_WRITE_OUTSTANDING 4 $mib
    }
    set_property CONFIG.NUM_READ_OUTSTANDING [get_property CONFIG.c_m_axi_num_write $ip] $mib
    set_property CONFIG.NUM_READ_THREADS 1 $mib
    set_property CONFIG.NUM_WRITE_THREADS 1 $mib

  }
 
  set mult_pf_des [get_property CONFIG.mult_pf_des $ip]
  if {[get_property CONFIG.en_axi_slave_if $ip] == "true" && ($functional_mode == "AXI_Bridge" || $functional_mode == "DMA_and_Bridge" || $mult_pf_des == "true" ) } {
    set sib [get_bd_intf_pins $cell_name/S_AXI_B]
    set_property CONFIG.NUM_WRITE_OUTSTANDING [get_property CONFIG.c_m_axi_num_write $ip] $sib
    set_property CONFIG.NUM_READ_OUTSTANDING  [get_property CONFIG.c_m_axi_num_write $ip] $sib
  }
  
}

########################################################################
######### procedure to set the base/high parameters      ###############
######### related to a particular slave segment on an ip ###############
########################################################################
## Added this logic on IPI recommendation to fix axiBar 1-5 param propogation issue 

proc cfx_base_high_of_slv {ip slvSeg dSS_vMS nDefBase nDefHigh {bNormalizeGT32 True}} {

    #puts "!!!"
    #puts "!!!---------------------------------------------------" 
    #puts "!!!       cfg_base_high_of_slv $slvSeg"
    #puts "!!!---------------------------------------------------" 
	
    #::bd::util_cmd print_address_relationships  

    set vBaseHighNms [::bd::addr::get_base_high_names_of $slvSeg]

    if {2 != [llength $vBaseHighNms]} {
    	#puts "!!! $slvSeg could not find BaseHigh Names"
	::bd::send_msg -of $ip \
	    -type error \
	    -msg_id 1 \
	    -text "Could not find base high parameter names for $ip.$slvSeg"      
    	return
    }	
	
    #------------------------------------
    set CR877788 True
    #------------------------------------
    #With these old style  ip, the decoding is being done upstream at the interconnect 
    #or the smartconnect. There is no need for the ip to be decoding the full address. 
    #just needs to decode the mapped range. So set base to 0 and high to the range
    #------------------------------------
    
    set vMstSegs {}
    if {[dict exists $dSS_vMS $slvSeg]} {
      set vMstSegs [dict get $dSS_vMS $slvSeg]
    }

    #set vMstSegs [get_bd_addr_segs -of_objects $slvSeg]
    set nMstSegs [llength $vMstSegs]
    #puts "!!! vMstSegs $vMstSegs"
	    
    set vOfsRngs [::bd::addr::consolidate_mapped_segs $vMstSegs] 
    set nOfsRngs [llength $vOfsRngs]
    #puts "!!! vOfsRngs $vOfsRngs"
	
    set sBaseName [lindex $vBaseHighNms 0] 	
    set sHighName [lindex $vBaseHighNms 1] 	
	
    set vParams {}	
	
    if {0 == $nOfsRngs} {
	#Unmapped. Reset to default values
	#puts "!!! $slvSeg is unmapped"
        #puts "!!! default $sBaseName == $nDefBase"
        #puts "!!! default $sHighName == $nDefHigh"
	    
        lappend vParams CONFIG.$sBaseName $nDefBase
      	lappend vParams CONFIG.$sHighName $nDefHigh
        #puts "!!! 1 SETTING $vParams"
        set_property -quiet -dict $vParams $ip
	    
    } elseif {2 < $nOfsRngs} {
	#slave mapped to more than one address that cannot be combined
	#use index 0 and throw critical warning	
	    
	set nOfs [lindex $vOfsRngs 0]
	set nRng [lindex $vOfsRngs 1]
		
	::bd::send_msg -of $ip \
		  -type critical_warning \
	          -msg_id 1 \
		  -text "$slvSeg is mapped to multiple disjoint addresses $vOfsRngs. Using $nOfs $nRng"

        set dec_valu [::tcl::mathfunc::double $nOfs]
        set num_bits  [expr {$dec_valu ? [::tcl::mathfunc::int [::tcl::mathfunc::ceil [expr [::tcl::mathfunc::log $dec_valu] / [::tcl::mathfunc::log 2]]]] : 32}]
       set sFormat [expr {($num_bits > 32) ? {0x%016llX} : {0x%08X}}]

        #puts "!!! dec_valu $dec_valu"
        #puts "!!! num_bits $num_bits"
        #puts "!!! sFormat  $sFormat"

        if {$CR877788 &&  ($num_bits > 32)} {
	   if {$bNormalizeGT32} {
   	      set nBase [format {0x%08X} 0]
	      set nHigh [format {0x%08X} [expr {$nRng - 1}]]
   	   } else {
   	      set nBase [format $sFormat $nOfs]
	      set nHigh [format $sFormat [expr {$nOfs + $nRng - 1}]]
           }
        } else {
   	   set nBase [format {0x%08X} $nOfs]
	   set nHigh [format {0x%08X} [expr {$nOfs + $nRng - 1}]]
	}

	#puts "!!! $sBaseName == $nBase"
	#puts "!!! $sHighName == $nHigh"
		
	lappend vParams CONFIG.$sBaseName $nBase
	lappend vParams CONFIG.$sHighName $nHigh
        #puts "!!! 2 SETTING $vParams"
	set_property -quiet -dict $vParams $ip
    } else {
	#Normal slave mapped to a single address or all addresses are
	#subsets of each other		
	#
	set nOfs [lindex $vOfsRngs 0]
	set nRng [lindex $vOfsRngs 1]

        #puts "!!! OfsRng [format {0x%016llX} $nOfs] [format {0x%016llX} $nRng]"

        set  dec_valu [::tcl::mathfunc::double $nOfs]
        #puts "!!! dec_valu $dec_valu"
        set num_bits  [expr {$dec_valu ? [::tcl::mathfunc::int [::tcl::mathfunc::ceil [expr [::tcl::mathfunc::log $dec_valu] / [::tcl::mathfunc::log 2]]]] : 32}]
        #puts "!!! num_bits $num_bits"
        #
       set sFormat [expr {($num_bits > 32) ? {0x%016llX} : {0x%08X}}]

        if {$CR877788 && ($num_bits > 32)} {
	   if {$bNormalizeGT32} {
   	      set nBase [format {0x%08X} 0]
	      set nHigh [format {0x%08X} [expr {$nRng - 1}]]
   	   } else {
   	      set nBase [format $sFormat $nOfs]
	      set nHigh [format $sFormat [expr {$nOfs + $nRng - 1}]]
           }

        } else {
   	   set nBase [format {0x%08X} $nOfs]
	   set nHigh [format {0x%08X} [expr {$nOfs + $nRng - 1}]]
	}

	#puts "!!! CONFIG.$sBaseName == $nBase"
	#puts "!!! CONFIG.$sHighName == $nHigh"
		
	lappend vParams CONFIG.$sBaseName $nBase
	lappend vParams CONFIG.$sHighName $nHigh
        #puts "!!! 3 SETTING $vParams"
	set_property -quiet -dict $vParams $ip
     }
     #puts "!!!"
}


