digraph egress {
0 [label="$root" shape=box color="black"];
8 [label="get_and_set_reader_t_0" shape=box color="black"];
6 [label="get_and_set_sum_qdepth_t_0" shape=box color="black"];
14 [label="get_aver_qdepth_t_1" shape=box color="black"];
10 [label="get_ewma_t_0" shape=box color="black"];
11 [label="get_qdepth_t_0" shape=box color="black"];
15 [label="get_weighted_qdepth_t_0" shape=box color="black"];
7 [label="get_writer_t_0" shape=box color="black"];
12 [label="map_qdepth_to_prob_t_0$st0" shape=box color="black"];
13 [label="map_qdepth_to_prob_t_0$st1" shape=box color="black"];
3 [label="mod_dst_mac_t_0" shape=box color="black"];
1 [label="mod_header_t_0" shape=box color="black"];
4 [label="process_t_0" shape=box color="black"];
16 [label="set_qdepth_t_0" shape=box color="black"];
5 [label="set_writer_t_0" shape=box color="black"];
9 [label="tbl_asicred917" shape=box color="black"];
2 [label="update_seq_eg_t_0" shape=box color="black"];
0-> 1 [label="$start" color="black"];
8-> 9 [label="get_and_set_reader" color="black"];
6-> 14 [label="get_and_set_sum_qdepth" color="black"];
14-> 15 [label="get_aver_qdepth" color="black"];
10-> 11 [label="get_ewma" color="black"];
11-> 12 [label="get_qdepth" color="black"];
15-> 16 [label="get_weighted_qdepth" color="black"];
7-> 8 [label="get_writer" color="black"];
12-> 13 [label="$miss" color="black"];
3-> 4 [label="mod_dst_mac" color="black"];
1-> 2 [label="mod_header" color="black"];
4-> 5 [label="process" color="black"];
5-> 6 [label="set_writer" color="black"];
5-> 7 [label="$false" color="black"];
9-> 10 [label="$false" color="black"];
2-> 3 [label="update_seq_eg" color="black"];
}
