

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>NetworkSim.system_verilog.receiver &mdash; NetworkSim  documentation</title>
  

  
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/css/custom.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/doctools.js"></script>
        <script async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../../index.html" class="icon icon-home"> NetworkSim
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">User</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../api_reference.html">API Reference</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">NetworkSim</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../../index.html">Module code</a> &raquo;</li>
        
      <li>NetworkSim.system_verilog.receiver</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <h1>Source code for NetworkSim.system_verilog.receiver</h1><div class="highlight"><pre>
<span></span><span class="n">__author__</span> <span class="o">=</span> <span class="p">[</span><span class="s1">&#39;Hongyi Yang&#39;</span><span class="p">]</span>
<span class="n">__all__</span> <span class="o">=</span> <span class="p">[</span>
    <span class="s1">&#39;generate_testvector&#39;</span>
<span class="p">]</span>

<span class="kn">import</span> <span class="nn">os</span>


<div class="viewcode-block" id="generate_testvector"><a class="viewcode-back" href="../../../modules/auto_generated/NetworkSim.system_verilog.receiver.generate_testvector.html#NetworkSim.system_verilog.receiver.generate_testvector">[docs]</a><span class="k">def</span> <span class="nf">generate_testvector</span><span class="p">(</span>
    <span class="n">simulator</span><span class="p">,</span>
    <span class="n">receiver_id</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span>
    <span class="n">id_width</span><span class="o">=</span><span class="mi">7</span><span class="p">,</span>
    <span class="n">address_width</span><span class="o">=</span><span class="mi">8</span><span class="p">,</span>
    <span class="n">data_width</span><span class="o">=</span><span class="mi">128</span><span class="p">,</span>
    <span class="n">output_dir</span><span class="o">=</span><span class="kc">None</span>
<span class="p">):</span>
    <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Generate testvector files for receiver module.</span>

<span class="sd">    The underlying clock cycle is 1 ns and testvectors are generated for every clock cycle. \</span>
<span class="sd">        The end time is the `until` value of the simulator.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    simulator : BaseSimulator</span>
<span class="sd">        The simulator used for the simulation.</span>
<span class="sd">    receiver_id : int, optional</span>
<span class="sd">        The ID of the receiver of interest, by default 1.</span>
<span class="sd">    address_width : int, optional</span>
<span class="sd">        The bit width of the receiver RAM address, by default 8.</span>
<span class="sd">    data_width : int, optional</span>
<span class="sd">        The bit width of data signal, by default 128.</span>
<span class="sd">    output_dir : str, optional</span>
<span class="sd">        Output directory for the testvectors, by default None \</span>
<span class="sd">            (the `testvectors` directory under Digital-Design).</span>

<span class="sd">    Returns</span>
<span class="sd">    -------</span>
<span class="sd">    data_in, ram_assert : list</span>
<span class="sd">        Two lists containing input data signal and RAM content to be checked against.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="c1"># Mapping SystemVerilog ID to NetworkSim ID</span>
    <span class="n">mapped_receiver_id</span> <span class="o">=</span> <span class="n">receiver_id</span> <span class="o">-</span> <span class="mi">1</span>
    <span class="n">file_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">dirname</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">realpath</span><span class="p">(</span><span class="vm">__file__</span><span class="p">))</span>
    <span class="n">output_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">file_dir</span><span class="p">,</span> <span class="s1">&#39;../../../Digital-Design/SystemVerilog-Project/testvectors&#39;</span><span class="p">)</span>
    <span class="n">data_in_filename</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">output_dir</span><span class="p">,</span> <span class="s1">&#39;receiver_data_in.tv&#39;</span><span class="p">)</span>
    <span class="n">ram_assert_filename</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">output_dir</span><span class="p">,</span> <span class="s1">&#39;receiver_ram_assert.tv&#39;</span><span class="p">)</span>
    <span class="n">time_counter</span> <span class="o">=</span> <span class="mi">0</span>
    <span class="n">ram_address</span> <span class="o">=</span> <span class="mi">0</span>
    <span class="n">first_packet</span> <span class="o">=</span> <span class="kc">True</span>
    <span class="n">data_in</span> <span class="o">=</span> <span class="p">[]</span>
    <span class="n">ram_assert</span> <span class="o">=</span> <span class="p">[]</span>
    <span class="n">data</span> <span class="o">=</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">2</span><span class="p">:]</span><span class="o">.</span><span class="n">zfill</span><span class="p">(</span><span class="n">data_width</span><span class="p">))</span>
    <span class="n">last_packet_time</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">receiver</span><span class="p">[</span><span class="n">mapped_receiver_id</span><span class="p">]</span><span class="o">.</span><span class="n">received_data_packet</span><span class="p">[</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span>
    <span class="c1"># Generate test vector content</span>
    <span class="k">for</span> <span class="n">data_packet</span> <span class="ow">in</span> <span class="n">simulator</span><span class="o">.</span><span class="n">receiver</span><span class="p">[</span><span class="n">mapped_receiver_id</span><span class="p">]</span><span class="o">.</span><span class="n">received_data_packet</span><span class="p">:</span>
        <span class="c1"># Time period with no data</span>
        <span class="k">while</span> <span class="n">time_counter</span> <span class="o">&lt;</span> <span class="n">data_packet</span><span class="p">[</span><span class="mi">0</span><span class="p">]:</span>
            <span class="n">data_in</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">time_counter</span><span class="p">,</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">2</span><span class="p">:]</span><span class="o">.</span><span class="n">zfill</span><span class="p">(</span><span class="n">data_width</span><span class="p">))])</span>
            <span class="n">ram_assert</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">ram_address</span><span class="p">,</span> <span class="n">data</span><span class="p">])</span>
            <span class="n">time_counter</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="c1"># Clock cycle with receiver ID</span>
        <span class="k">if</span> <span class="n">time_counter</span> <span class="o">==</span> <span class="n">data_packet</span><span class="p">[</span><span class="mi">0</span><span class="p">]:</span>
            <span class="n">mapped_source_id</span> <span class="o">=</span> <span class="n">data_packet</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span>
            <span class="n">packet_content</span> <span class="o">=</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="n">receiver_id</span><span class="p">)[</span><span class="mi">2</span><span class="p">:]</span><span class="o">.</span><span class="n">zfill</span><span class="p">(</span><span class="n">data_width</span><span class="p">))</span>
            <span class="n">packet_content</span> <span class="o">=</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="n">mapped_source_id</span><span class="p">)[</span><span class="mi">2</span><span class="p">:]</span><span class="o">.</span><span class="n">zfill</span><span class="p">(</span><span class="n">id_width</span><span class="p">))</span> <span class="o">+</span> <span class="n">packet_content</span><span class="p">[</span><span class="n">id_width</span><span class="p">:]</span>
            <span class="n">data_in</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">time_counter</span><span class="p">,</span> <span class="n">packet_content</span><span class="p">])</span>
            <span class="n">ram_assert</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">ram_address</span><span class="p">,</span> <span class="n">data</span><span class="p">])</span>
            <span class="n">time_counter</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="c1"># Time period with data</span>
        <span class="k">if</span> <span class="n">first_packet</span><span class="p">:</span>
            <span class="n">first_packet</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">ram_address</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="n">packet_length</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">data_packet</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
        <span class="n">num_clock_cycle</span> <span class="o">=</span> <span class="o">-</span><span class="p">(</span><span class="o">-</span><span class="n">packet_length</span> <span class="o">//</span> <span class="n">data_width</span><span class="p">)</span>
        <span class="n">bit_counter</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">num_clock_cycle</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">i</span> <span class="o">==</span> <span class="n">num_clock_cycle</span> <span class="o">-</span> <span class="mi">1</span><span class="p">:</span>
                <span class="n">data</span> <span class="o">=</span> <span class="n">data_packet</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">bit_counter</span><span class="p">:]</span><span class="o">.</span><span class="n">ljust</span><span class="p">(</span><span class="n">data_width</span><span class="p">,</span> <span class="s1">&#39;0&#39;</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">data</span> <span class="o">=</span> <span class="n">data_packet</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">bit_counter</span><span class="p">:</span><span class="n">bit_counter</span> <span class="o">+</span> <span class="n">data_width</span><span class="p">]</span>
            <span class="n">data_in</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">time_counter</span><span class="p">,</span> <span class="n">data</span><span class="p">])</span>
            <span class="n">ram_assert</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">ram_address</span><span class="p">,</span> <span class="n">data</span><span class="p">])</span>
            <span class="n">bit_counter</span> <span class="o">+=</span> <span class="n">data_width</span>
            <span class="n">time_counter</span> <span class="o">+=</span> <span class="mi">1</span>
            <span class="k">if</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_clock_cycle</span> <span class="o">-</span> <span class="mi">1</span><span class="p">:</span>
                <span class="n">ram_address</span> <span class="o">+=</span> <span class="mi">1</span>
                <span class="k">if</span> <span class="n">ram_address</span> <span class="o">==</span> <span class="mi">2</span><span class="o">**</span><span class="n">address_width</span><span class="p">:</span>
                    <span class="n">ram_address</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="c1"># Time period with no data after all packets</span>
        <span class="k">if</span> <span class="n">time_counter</span> <span class="o">&gt;</span> <span class="n">last_packet_time</span><span class="p">:</span>
            <span class="k">while</span> <span class="n">time_counter</span> <span class="o">&lt;</span> <span class="n">simulator</span><span class="o">.</span><span class="n">until</span><span class="p">:</span>
                <span class="n">data_in</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">time_counter</span><span class="p">,</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">2</span><span class="p">:]</span><span class="o">.</span><span class="n">zfill</span><span class="p">(</span><span class="n">data_width</span><span class="p">))])</span>
                <span class="n">ram_assert</span><span class="o">.</span><span class="n">append</span><span class="p">([</span><span class="n">ram_address</span><span class="p">,</span> <span class="n">data</span><span class="p">])</span>
                <span class="n">time_counter</span> <span class="o">+=</span> <span class="mi">1</span>
    <span class="c1"># Write to test vector files</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">data_in_filename</span><span class="p">,</span> <span class="s1">&#39;w&#39;</span><span class="p">)</span> <span class="k">as</span> <span class="n">f_data_in</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">data_in</span><span class="p">)):</span>
            <span class="nb">print</span><span class="p">(</span><span class="n">data_in</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span> <span class="n">file</span><span class="o">=</span><span class="n">f_data_in</span><span class="p">)</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">ram_assert_filename</span><span class="p">,</span> <span class="s1">&#39;w&#39;</span><span class="p">)</span> <span class="k">as</span> <span class="n">f_ram_assert</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">ram_assert</span><span class="p">)):</span>
            <span class="nb">print</span><span class="p">(</span>
                <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="n">ram_assert</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">])[</span><span class="mi">2</span><span class="p">:]</span><span class="o">.</span><span class="n">zfill</span><span class="p">(</span><span class="n">address_width</span><span class="p">))</span> <span class="o">+</span> <span class="s1">&#39;_&#39;</span> <span class="o">+</span> <span class="n">ram_assert</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">],</span>
                <span class="n">file</span><span class="o">=</span><span class="n">f_ram_assert</span>
            <span class="p">)</span>
    <span class="k">return</span> <span class="n">data_in</span><span class="p">,</span> <span class="n">ram_assert</span></div>
</pre></div>

           </div>
           
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2020, Nico Chung, Hongyi Yang.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
    

<style>
    @import url(https://cdn.jsdelivr.net/gh/tonsky/FiraCode@4/distr/fira_code.css);
</style>


</body>
</html>