
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034964                       # Number of seconds simulated
sim_ticks                                 34964099754                       # Number of ticks simulated
final_tick                               563012560425                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30997                       # Simulator instruction rate (inst/s)
host_op_rate                                    39153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 985258                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876864                       # Number of bytes of host memory used
host_seconds                                 35487.26                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1389424583                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       659968                       # Number of bytes read from this memory
system.physmem.bytes_read::total               661760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       438144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            438144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         5156                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5170                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3423                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3423                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        51253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     18875590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18926842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        51253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12531254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12531254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12531254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        51253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     18875590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31458096                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 83846763                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31131609                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25380056                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2081296                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13059133                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12163802                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3354574                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        91926                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     31143618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              171031270                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31131609                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15518376                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              37997313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11066994                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        5099340                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          15372933                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1008493                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83200415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.548253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.295927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45203102     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2513111      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4706689      5.66%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4667550      5.61%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2907413      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2302467      2.77%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1447569      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1360963      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18091551     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83200415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.371292                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.039808                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         32475401                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5041193                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          36499567                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        224392                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8959854                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5266108                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           260                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      205253978                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1391                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8959854                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         34833895                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          973192                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       844579                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34320249                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3268638                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      197926098                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            16                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1354469                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1004585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    277856006                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     923407094                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    923407094                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     171704564                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        106151437                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        35224                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           9114213                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18337849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9352335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       116621                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2985747                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          186554668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         148532651                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       290232                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     63190652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    193292994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     83200415                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.785239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.898878                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28400831     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18168689     21.84%     55.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11861227     14.26%     70.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7858309      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8294995      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3998965      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3165258      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       716900      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       735241      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83200415                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          926084     72.27%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         179255     13.99%     86.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        176152     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     124243073     83.65%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1994906      1.34%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14355090      9.66%     94.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7922676      5.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      148532651                       # Type of FU issued
system.switch_cpus.iq.rate                   1.771477                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1281491                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008628                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    381837440                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    249779454                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    145129633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      149814142                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       462587                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7144414                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1939                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2261293                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8959854                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          498605                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         88378                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    186588485                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       370449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18337849                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9352335                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          69380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1298337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1161327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2459664                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     146550750                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13696877                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1981901                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21427008                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20779221                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7730131                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.747840                       # Inst execution rate
system.switch_cpus.iew.wb_sent              145171153                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             145129633                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          92500981                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         265514737                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.730891                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.348384                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     63459510                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2106414                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     74240561                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.658519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.151255                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28029601     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20870302     28.11%     65.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8672439     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4319707      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4306607      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1730237      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1741061      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       933720      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3636887      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     74240561                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      123129416                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18284477                       # Number of memory references committed
system.switch_cpus.commit.loads              11193435                       # Number of loads committed
system.switch_cpus.commit.membars               16906                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17772285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110930287                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3636887                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            257192600                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           382143541                       # The number of ROB writes
system.switch_cpus.timesIdled                   31077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  646348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.838468                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.838468                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.192652                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.192652                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        658317795                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       201584852                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       188496394                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33812                       # number of misc regfile writes
system.l2.replacements                           5171                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           358609                       # Total number of references to valid blocks.
system.l2.sampled_refs                          13363                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.835965                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           268.043684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.987752                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    2490.845849                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5421.122715                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001463                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.304058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.661758                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        33691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33691                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10277                       # number of Writeback hits
system.l2.Writeback_hits::total                 10277                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         33691                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33691                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        33691                       # number of overall hits
system.l2.overall_hits::total                   33691                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5156                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5170                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         5156                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5170                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         5156                       # number of overall misses
system.l2.overall_misses::total                  5170                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       645788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    180918172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       181563960                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       645788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    180918172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        181563960                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       645788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    180918172                       # number of overall miss cycles
system.l2.overall_miss_latency::total       181563960                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        38847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               38861                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10277                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10277                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        38847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38861                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        38847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38861                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.132726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133038                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.132726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133038                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.132726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133038                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 46127.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 35088.861908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 35118.754352                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 46127.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 35088.861908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35118.754352                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 46127.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 35088.861908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35118.754352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3423                       # number of writebacks
system.l2.writebacks::total                      3423                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5170                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         5156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         5156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5170                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       564093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    151091841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    151655934                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       564093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    151091841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    151655934                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       564093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    151091841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    151655934                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.132726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.133038                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.132726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.132726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133038                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29304.080877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 29333.836364                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 29304.080877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29333.836364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 29304.080877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29333.836364                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                462.996370                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015380566                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    463                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2193046.578834                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.996370                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            449                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022430                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.719551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.741981                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15372917                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15372917                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15372917                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15372917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15372917                       # number of overall hits
system.cpu.icache.overall_hits::total        15372917                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       779543                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       779543                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       779543                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       779543                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       779543                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       779543                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15372933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15372933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15372933                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15372933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15372933                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15372933                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 48721.437500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48721.437500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 48721.437500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48721.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 48721.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48721.437500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       660458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       660458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       660458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       660458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       660458                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       660458                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47175.571429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47175.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47175.571429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  38847                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                169192528                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  39103                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4326.842646                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.596710                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.403290                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.904675                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.095325                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10450652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10450652                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7057777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7057777                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        16906                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16906                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17508429                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17508429                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17508429                       # number of overall hits
system.cpu.dcache.overall_hits::total        17508429                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       100450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        100450                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       100450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         100450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       100450                       # number of overall misses
system.cpu.dcache.overall_misses::total        100450                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2627695061                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2627695061                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2627695061                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2627695061                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2627695061                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2627695061                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10551102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10551102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17608879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17608879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17608879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17608879                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009520                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26159.234057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26159.234057                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26159.234057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26159.234057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26159.234057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26159.234057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10277                       # number of writebacks
system.cpu.dcache.writebacks::total             10277                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        61603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        61603                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        61603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        61603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61603                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        38847                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38847                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        38847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        38847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38847                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    403145975                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    403145975                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    403145975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    403145975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    403145975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    403145975                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002206                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002206                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10377.789147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10377.789147                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10377.789147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10377.789147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10377.789147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10377.789147                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
