!Device
manufacturer: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
part_number: ESP32
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: AES
  description: AES Accelerator
  base_addr: 0x3ff01000
  size: 0x40
  registers:
  - !Register
    name: START
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start the AES operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IDLE
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: IDLE
      bit_offset: 0
      bit_width: 1
      description: "AES Idle register. Reads \u2019zero\u2019 while the AES Accelerator\
        \ is busy processing; reads \u2019one\u2019 otherwise."
      read_allowed: true
      write_allowed: false
  - !Register
    name: MODE
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 8
      description: Selects the AES accelerator mode of operation. See Table 22-1 for
        details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDIAN
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: ENDIAN
      bit_offset: 0
      bit_width: 2
      description: Endianness selection register. See Table 22-2 for details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_0
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_1
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_2
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_3
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_4
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_5
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_6
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_7
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: AES key material register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_0
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: Plaintext and ciphertext register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_1
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: Plaintext and ciphertext register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_2
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: Plaintext and ciphertext register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_3
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: Plaintext and ciphertext register.
      read_allowed: true
      write_allowed: true
- !Module
  name: APB_CTRL
  description: Advanced Peripheral Bus Controller
  base_addr: 0x3ff66000
  size: 0x44
  registers:
  - !Register
    name: SYSCLK_CONF
    addr: 0x0
    size_bits: 32
    reset_value: 0x2000
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_320M_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_TICK_CNT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUICK_CLK_CHNG
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_TICK_CONF
    addr: 0x4
    size_bits: 32
    reset_value: 0x27
    fields:
    - !Field
      name: XTAL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_TICK_CONF
    addr: 0x8
    size_bits: 32
    reset_value: 0x4f
    fields:
    - !Field
      name: PLL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: CK8M_TICK_CONF
    addr: 0xc
    size_bits: 32
    reset_value: 0xb
    fields:
    - !Field
      name: CK8M_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_CTRL
    addr: 0x10
    size_bits: 32
    reset_value: 0x7f8240
    fields:
    - !Field
      name: SARADC_START_FORCE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_START
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_MUX
      bit_offset: 2
      bit_width: 1
      description: '1: SAR ADC2 is controlled by DIG ADC2 CTRL  0: SAR ADC2 is controlled
        by PWDET CTRL'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_WORK_MODE
      bit_offset: 3
      bit_width: 2
      description: '0: single mode  1: double mode  2: alternate mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_SEL
      bit_offset: 5
      bit_width: 1
      description: '0: SAR1  1: SAR2  only work for single SAR mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_GATED
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_DIV
      bit_offset: 7
      bit_width: 8
      description: SAR clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_PATT_LEN
      bit_offset: 15
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_PATT_LEN
      bit_offset: 19
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_PATT_P_CLEAR
      bit_offset: 23
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC1 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_PATT_P_CLEAR
      bit_offset: 24
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC2 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_DATA_SAR_SEL
      bit_offset: 25
      bit_width: 1
      description: '1: sar_sel will be coded by the MSB of the 16-bit output data  in
        this case the resolution should not be larger than 11 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_DATA_TO_I2S
      bit_offset: 26
      bit_width: 1
      description: '1: I2S input data is from SAR ADC (for DMA)  0: I2S input data
        is from GPIO matrix'
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_CTRL2
    addr: 0x14
    size_bits: 32
    reset_value: 0x1fe
    fields:
    - !Field
      name: SARADC_MEAS_NUM_LIMIT
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_MAX_MEAS_NUM
      bit_offset: 1
      bit_width: 8
      description: max conversion number
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_INV
      bit_offset: 9
      bit_width: 1
      description: '1: data to DIG ADC1 CTRL is inverted  otherwise not'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_INV
      bit_offset: 10
      bit_width: 1
      description: '1: data to DIG ADC2 CTRL is inverted  otherwise not'
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_FSM
    addr: 0x18
    size_bits: 32
    reset_value: 0x208ff08
    fields:
    - !Field
      name: SARADC_RSTB_WAIT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_STANDBY_WAIT
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_START_WAIT
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAMPLE_CYCLE
      bit_offset: 24
      bit_width: 8
      description: sample cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR1_PATT_TAB1
    addr: 0x1c
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB1
      bit_offset: 0
      bit_width: 32
      description: item 0 ~ 3 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR1_PATT_TAB2
    addr: 0x20
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB2
      bit_offset: 0
      bit_width: 32
      description: Item 4 ~ 7 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR1_PATT_TAB3
    addr: 0x24
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB3
      bit_offset: 0
      bit_width: 32
      description: Item 8 ~ 11 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR1_PATT_TAB4
    addr: 0x28
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB4
      bit_offset: 0
      bit_width: 32
      description: Item 12 ~ 15 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR2_PATT_TAB1
    addr: 0x2c
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB1
      bit_offset: 0
      bit_width: 32
      description: item 0 ~ 3 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR2_PATT_TAB2
    addr: 0x30
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB2
      bit_offset: 0
      bit_width: 32
      description: Item 4 ~ 7 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR2_PATT_TAB3
    addr: 0x34
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB3
      bit_offset: 0
      bit_width: 32
      description: Item 8 ~ 11 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC_SAR2_PATT_TAB4
    addr: 0x38
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB4
      bit_offset: 0
      bit_width: 32
      description: Item 12 ~ 15 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APLL_TICK_CONF
    addr: 0x3c
    size_bits: 32
    reset_value: 0x63
    fields:
    - !Field
      name: APLL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    reset_value: 0x16042000
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: BB
  description: Peripheral BB
  base_addr: 0x3ff5d000
  size: 0x4
  registers:
  - !Register
    name: BBPD_CTRL
    addr: 0x54
    size_bits: 32
    description: Baseband control register
    fields:
    - !Field
      name: DC_EST_FORCE_PD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_EST_FORCE_PU
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFT_FORCE_PD
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFT_FORCE_PU
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
- !Module
  name: DPORT
  description: Peripheral DPORT
  base_addr: 0x3ff00000
  size: 0x5c0
  registers:
  - !Register
    name: PRO_BOOT_REMAP_CTRL
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: PRO_BOOT_REMAP
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_BOOT_REMAP_CTRL
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: APP_BOOT_REMAP
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACCESS_CHECK
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: PRO
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DPORT_APB_MASK0
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: PRODPORT_APB_MASK0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_APB_MASK1
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: PRODPORT_APB_MASK1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_DPORT_APB_MASK0
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: APPDPORT_APB_MASK0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_DPORT_APB_MASK1
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: APPDPORT_APB_MASK1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_CLK_EN
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: PERI_CLK_EN
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_RST_EN
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: PERI_RST_EN
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_BB_CFG
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: WIFI_BB_CFG
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_BB_CFG_2
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: WIFI_BB_CFG_2
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: APPCPU_CTRL_A
    addr: 0x2c
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: APPCPU_RESETTING
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APPCPU_CTRL_B
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_CLKGATE_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APPCPU_CTRL_C
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_RUNSTALL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APPCPU_CTRL_D
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_BOOT_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PER_CONF
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: CPUPERIOD_SEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOWSPEED_CLK_SEL
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_CLK_RTC_SEL
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_CTRL
    addr: 0x40
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CACHE_MODE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_ENABLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_FLUSH_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_FLUSH_DONE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_CACHE_LOCK_0_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_LOCK_1_EN
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_LOCK_2_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_LOCK_3_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_SINGLE_IRAM_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM_SPLIT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_SPI_REQ
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_SLAVE_REQ
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB_SPI_REQ
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_REQ
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DRAM_HL
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_CTRL1
    addr: 0x44
    size_bits: 32
    reset_value: 0x8ff
    fields:
    - !Field
      name: PRO_CACHE_MASK_IRAM0
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MASK_IRAM1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MASK_IROM0
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MASK_DRAM1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MASK_DROM0
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MASK_OPSDRAM
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CMMU_SRAM_PAGE_MODE
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CMMU_FLASH_PAGE_MODE
      bit_offset: 9
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CMMU_FORCE_ON
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CMMU_PD
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MMU_IA_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_LOCK_0_ADDR
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_LOCK_1_ADDR
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_LOCK_2_ADDR
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_LOCK_3_ADDR
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_CTRL
    addr: 0x58
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CACHE_MODE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_ENABLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_FLUSH_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_FLUSH_DONE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CACHE_LOCK_0_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_LOCK_1_EN
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_LOCK_2_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_LOCK_3_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_SINGLE_IRAM_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_DRAM_SPLIT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_AHB_SPI_REQ
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_SLAVE_REQ
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_DRAM_HL
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_CTRL1
    addr: 0x5c
    size_bits: 32
    reset_value: 0x8ff
    fields:
    - !Field
      name: APP_CACHE_MASK_IRAM0
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MASK_IRAM1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MASK_IROM0
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MASK_DRAM1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MASK_DROM0
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MASK_OPSDRAM
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CMMU_SRAM_PAGE_MODE
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CMMU_FLASH_PAGE_MODE
      bit_offset: 9
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CMMU_FORCE_ON
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CMMU_PD
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MMU_IA_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_LOCK_0_ADDR
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_LOCK_1_ADDR
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_LOCK_2_ADDR
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_LOCK_3_ADDR
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: PRE
      bit_offset: 0
      bit_width: 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN
      bit_offset: 14
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX
      bit_offset: 18
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRACEMEM_MUX_MODE
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: TRACEMEM_MUX_MODE
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TRACEMEM_ENA
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: PRO_TRACEMEM_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TRACEMEM_ENA
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: APP_TRACEMEM_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MUX_MODE
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: CACHE_MUX_MODE
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_PAGE_MODE
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: INTERNAL_SRAM_IMMU_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IMMU_PAGE_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_PAGE_MODE
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: INTERNAL_SRAM_DMMU_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMMU_PAGE_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_MPU_ENA
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: SHARE_ROM_MPU_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ROM_MPU_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_ROM_MPU_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_PD_MASK
    addr: 0x8c
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: LSLP_MEM_PD_MASK
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_PD_CTRL
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: PRO_ROM_PD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_ROM_PD
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SHARE_ROM_PD
      bit_offset: 2
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_FO_CTRL
    addr: 0x94
    size_bits: 32
    reset_value: 0x3
    fields:
    - !Field
      name: PRO_ROM_FO
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_ROM_FO
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SHARE_ROM_FO
      bit_offset: 2
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_PD_CTRL_0
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: SRAM_PD_0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_PD_CTRL_1
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: SRAM_PD_1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_FO_CTRL_0
    addr: 0xa0
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SRAM_FO_0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_FO_CTRL_1
    addr: 0xa4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SRAM_FO_1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: IRAM_DRAM_AHB_SEL
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: MASK_PRO_IRAM
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASK_APP_IRAM
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASK_PRO_DRAM
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASK_APP_DRAM
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASK_AHB
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAC_DUMP_MODE
      bit_offset: 5
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAG_FO_CTRL
    addr: 0xac
    size_bits: 32
    reset_value: 0x101
    fields:
    - !Field
      name: PRO_CACHE_TAG_FORCE_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_TAG_PD
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_TAG_FORCE_ON
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_TAG_PD
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHB_LITE_MASK
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: PRO
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRODPORT
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APPDPORT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_LITE_SDHOST_PID
      bit_offset: 11
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHB_MPU_TABLE_0
    addr: 0xb4
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: AHB_ACCESS_GRANT_0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHB_MPU_TABLE_1
    addr: 0xb8
    size_bits: 32
    reset_value: 0x1ff
    fields:
    - !Field
      name: AHB_ACCESS_GRANT_1
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_INF_SEL
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: PERI_IO_SWAP
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINK_DEVICE_SEL
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN
    addr: 0xc0
    size_bits: 32
    reset_value: 0xf9c1e06f
    fields:
    - !Field
      name: PERIP_CLK_EN
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: PERIP_RST
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_SPI_CONFIG
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: SLAVE_SPI_MASK_PRO
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SPI_MASK_APP
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_ENCRYPT_ENABLE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_DECRYPT_ENABLE
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_CLK_EN
    addr: 0xcc
    size_bits: 32
    reset_value: 0xfffce030
    fields:
    - !Field
      name: WIFI_CLK_EN
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_CLK_WIFI_EN
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_CLK_WIFI_BT_COMMON
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_CLK_BT_EN
      bit_offset: 11
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_RST_EN
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: CORE_RST
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_INT
    addr: 0xd4
    size_bits: 32
    reset_value: 0xff
    fields:
    - !Field
      name: BT_LPCK_DIV_NUM
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTEXTWAKEUP_REQ
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_FRAC
    addr: 0xd8
    size_bits: 32
    reset_value: 0x2001001
    fields:
    - !Field
      name: BT_LPCK_DIV_B
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_LPCK_DIV_A
      bit_offset: 12
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_RTC_SLOW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_8M
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL32K
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_INTR_STATUS_0
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: PRO_INTR_STATUS_0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_INTR_STATUS_1
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: PRO_INTR_STATUS_1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_INTR_STATUS_2
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: PRO_INTR_STATUS_2
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_INTR_STATUS_0
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: APP_INTR_STATUS_0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_INTR_STATUS_1
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: APP_INTR_STATUS_1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_INTR_STATUS_2
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: APP_INTR_STATUS_2
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_MAC_INTR_MAP
    addr: 0x104
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_MAC_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_MAC_NMI_MAP
    addr: 0x108
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_MAC_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BB_INT_MAP
    addr: 0x10c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BT_MAC_INT_MAP
    addr: 0x110
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BT_MAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BT_BB_INT_MAP
    addr: 0x114
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BT_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BT_BB_NMI_MAP
    addr: 0x118
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BT_BB_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBT_IRQ_MAP
    addr: 0x11c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBT_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBLE_IRQ_MAP
    addr: 0x120
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBLE_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBT_NMI_MAP
    addr: 0x124
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBT_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBLE_NMI_MAP
    addr: 0x128
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBLE_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SLC0_INTR_MAP
    addr: 0x12c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SLC0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SLC1_INTR_MAP
    addr: 0x130
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SLC1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UHCI0_INTR_MAP
    addr: 0x134
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UHCI0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UHCI1_INTR_MAP
    addr: 0x138
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UHCI1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T0_LEVEL_INT_MAP
    addr: 0x13c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T0_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T1_LEVEL_INT_MAP
    addr: 0x140
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T1_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_WDT_LEVEL_INT_MAP
    addr: 0x144
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_WDT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_LACT_LEVEL_INT_MAP
    addr: 0x148
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_LACT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T0_LEVEL_INT_MAP
    addr: 0x14c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T0_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T1_LEVEL_INT_MAP
    addr: 0x150
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T1_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_WDT_LEVEL_INT_MAP
    addr: 0x154
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_WDT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_LACT_LEVEL_INT_MAP
    addr: 0x158
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_LACT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_GPIO_INTERRUPT_MAP
    addr: 0x15c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_GPIO_INTERRUPT_PRO_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_GPIO_INTERRUPT_NMI_MAP
    addr: 0x160
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_GPIO_INTERRUPT_PRO_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_0_MAP
    addr: 0x164
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_0_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_1_MAP
    addr: 0x168
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_1_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_2_MAP
    addr: 0x16c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_2_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_3_MAP
    addr: 0x170
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_3_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_0_MAP
    addr: 0x174
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_0_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_1_MAP
    addr: 0x178
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_1_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_2_MAP
    addr: 0x17c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_2_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_3_MAP
    addr: 0x180
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_3_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2S0_INT_MAP
    addr: 0x184
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2S0_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2S1_INT_MAP
    addr: 0x188
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2S1_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UART_INTR_MAP
    addr: 0x18c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UART_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UART1_INTR_MAP
    addr: 0x190
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UART1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UART2_INTR_MAP
    addr: 0x194
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UART2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SDIO_HOST_INTERRUPT_MAP
    addr: 0x198
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SDIO_HOST_INTERRUPT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_EMAC_INT_MAP
    addr: 0x19c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_EMAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM0_INTR_MAP
    addr: 0x1a0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM1_INTR_MAP
    addr: 0x1a4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM2_INTR_MAP
    addr: 0x1a8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM3_INTR_MAP
    addr: 0x1ac
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM3_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_LEDC_INT_MAP
    addr: 0x1b0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_LEDC_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_EFUSE_INT_MAP
    addr: 0x1b4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_EFUSE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CAN_INT_MAP
    addr: 0x1b8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CAN_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RTC_CORE_INTR_MAP
    addr: 0x1bc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RTC_CORE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RMT_INTR_MAP
    addr: 0x1c0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RMT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PCNT_INTR_MAP
    addr: 0x1c4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PCNT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2C_EXT0_INTR_MAP
    addr: 0x1c8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2C_EXT0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2C_EXT1_INTR_MAP
    addr: 0x1cc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2C_EXT1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RSA_INTR_MAP
    addr: 0x1d0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RSA_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI1_DMA_INT_MAP
    addr: 0x1d4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI1_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI2_DMA_INT_MAP
    addr: 0x1d8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI2_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI3_DMA_INT_MAP
    addr: 0x1dc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI3_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_WDG_INT_MAP
    addr: 0x1e0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_WDG_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TIMER_INT1_MAP
    addr: 0x1e4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TIMER_INT1_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TIMER_INT2_MAP
    addr: 0x1e8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TIMER_INT2_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T0_EDGE_INT_MAP
    addr: 0x1ec
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T0_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T1_EDGE_INT_MAP
    addr: 0x1f0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T1_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_WDT_EDGE_INT_MAP
    addr: 0x1f4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_WDT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_LACT_EDGE_INT_MAP
    addr: 0x1f8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_LACT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T0_EDGE_INT_MAP
    addr: 0x1fc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T0_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T1_EDGE_INT_MAP
    addr: 0x200
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T1_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_WDT_EDGE_INT_MAP
    addr: 0x204
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_WDT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_LACT_EDGE_INT_MAP
    addr: 0x208
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_LACT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_MMU_IA_INT_MAP
    addr: 0x20c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_MMU_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_MPU_IA_INT_MAP
    addr: 0x210
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_MPU_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_IA_INT_MAP
    addr: 0x214
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CACHE_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_MAC_INTR_MAP
    addr: 0x218
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_MAC_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_MAC_NMI_MAP
    addr: 0x21c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_MAC_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_BB_INT_MAP
    addr: 0x220
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_BT_MAC_INT_MAP
    addr: 0x224
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_BT_MAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_BT_BB_INT_MAP
    addr: 0x228
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_BT_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_BT_BB_NMI_MAP
    addr: 0x22c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_BT_BB_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RWBT_IRQ_MAP
    addr: 0x230
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RWBT_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RWBLE_IRQ_MAP
    addr: 0x234
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RWBLE_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RWBT_NMI_MAP
    addr: 0x238
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RWBT_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RWBLE_NMI_MAP
    addr: 0x23c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RWBLE_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SLC0_INTR_MAP
    addr: 0x240
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SLC0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SLC1_INTR_MAP
    addr: 0x244
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SLC1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_UHCI0_INTR_MAP
    addr: 0x248
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_UHCI0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_UHCI1_INTR_MAP
    addr: 0x24c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_UHCI1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_T0_LEVEL_INT_MAP
    addr: 0x250
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_T0_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_T1_LEVEL_INT_MAP
    addr: 0x254
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_T1_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_WDT_LEVEL_INT_MAP
    addr: 0x258
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_WDT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_LACT_LEVEL_INT_MAP
    addr: 0x25c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_LACT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_T0_LEVEL_INT_MAP
    addr: 0x260
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_T0_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_T1_LEVEL_INT_MAP
    addr: 0x264
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_T1_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_WDT_LEVEL_INT_MAP
    addr: 0x268
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_WDT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_LACT_LEVEL_INT_MAP
    addr: 0x26c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_LACT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_GPIO_INTERRUPT_MAP
    addr: 0x270
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_GPIO_INTERRUPT_APP_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_GPIO_INTERRUPT_NMI_MAP
    addr: 0x274
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_GPIO_INTERRUPT_APP_NMI_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CPU_INTR_FROM_CPU_0_MAP
    addr: 0x278
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CPU_INTR_FROM_CPU_0_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CPU_INTR_FROM_CPU_1_MAP
    addr: 0x27c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CPU_INTR_FROM_CPU_1_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CPU_INTR_FROM_CPU_2_MAP
    addr: 0x280
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CPU_INTR_FROM_CPU_2_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CPU_INTR_FROM_CPU_3_MAP
    addr: 0x284
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CPU_INTR_FROM_CPU_3_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI_INTR_0_MAP
    addr: 0x288
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI_INTR_0_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI_INTR_1_MAP
    addr: 0x28c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI_INTR_1_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI_INTR_2_MAP
    addr: 0x290
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI_INTR_2_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI_INTR_3_MAP
    addr: 0x294
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI_INTR_3_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_I2S0_INT_MAP
    addr: 0x298
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_I2S0_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_I2S1_INT_MAP
    addr: 0x29c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_I2S1_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_UART_INTR_MAP
    addr: 0x2a0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_UART_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_UART1_INTR_MAP
    addr: 0x2a4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_UART1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_UART2_INTR_MAP
    addr: 0x2a8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_UART2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SDIO_HOST_INTERRUPT_MAP
    addr: 0x2ac
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SDIO_HOST_INTERRUPT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_EMAC_INT_MAP
    addr: 0x2b0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_EMAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_PWM0_INTR_MAP
    addr: 0x2b4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_PWM0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_PWM1_INTR_MAP
    addr: 0x2b8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_PWM1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_PWM2_INTR_MAP
    addr: 0x2bc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_PWM2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_PWM3_INTR_MAP
    addr: 0x2c0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_PWM3_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_LEDC_INT_MAP
    addr: 0x2c4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_LEDC_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_EFUSE_INT_MAP
    addr: 0x2c8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_EFUSE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CAN_INT_MAP
    addr: 0x2cc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CAN_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RTC_CORE_INTR_MAP
    addr: 0x2d0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RTC_CORE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RMT_INTR_MAP
    addr: 0x2d4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RMT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_PCNT_INTR_MAP
    addr: 0x2d8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_PCNT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_I2C_EXT0_INTR_MAP
    addr: 0x2dc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_I2C_EXT0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_I2C_EXT1_INTR_MAP
    addr: 0x2e0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_I2C_EXT1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_RSA_INTR_MAP
    addr: 0x2e4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_RSA_INTR_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI1_DMA_INT_MAP
    addr: 0x2e8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI1_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI2_DMA_INT_MAP
    addr: 0x2ec
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI2_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_SPI3_DMA_INT_MAP
    addr: 0x2f0
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_SPI3_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_WDG_INT_MAP
    addr: 0x2f4
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_WDG_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TIMER_INT1_MAP
    addr: 0x2f8
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TIMER_INT1_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TIMER_INT2_MAP
    addr: 0x2fc
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TIMER_INT2_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_T0_EDGE_INT_MAP
    addr: 0x300
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_T0_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_T1_EDGE_INT_MAP
    addr: 0x304
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_T1_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_WDT_EDGE_INT_MAP
    addr: 0x308
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_WDT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG_LACT_EDGE_INT_MAP
    addr: 0x30c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG_LACT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_T0_EDGE_INT_MAP
    addr: 0x310
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_T0_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_T1_EDGE_INT_MAP
    addr: 0x314
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_T1_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_WDT_EDGE_INT_MAP
    addr: 0x318
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_WDT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_TG1_LACT_EDGE_INT_MAP
    addr: 0x31c
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_TG1_LACT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_MMU_IA_INT_MAP
    addr: 0x320
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_MMU_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_MPU_IA_INT_MAP
    addr: 0x324
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_MPU_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CACHE_IA_INT_MAP
    addr: 0x328
    size_bits: 32
    reset_value: 0x10
    fields:
    - !Field
      name: APP_CACHE_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_UART
    addr: 0x32c
    size_bits: 32
    fields:
    - !Field
      name: UART_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SPI1
    addr: 0x330
    size_bits: 32
    fields:
    - !Field
      name: SPI1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SPI0
    addr: 0x334
    size_bits: 32
    fields:
    - !Field
      name: SPI0_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_GPIO
    addr: 0x338
    size_bits: 32
    fields:
    - !Field
      name: GPIO_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_FE2
    addr: 0x33c
    size_bits: 32
    fields:
    - !Field
      name: FE2_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_FE
    addr: 0x340
    size_bits: 32
    fields:
    - !Field
      name: FE_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_TIMER
    addr: 0x344
    size_bits: 32
    fields:
    - !Field
      name: TIMER_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_RTC
    addr: 0x348
    size_bits: 32
    fields:
    - !Field
      name: RTC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_IO_MUX
    addr: 0x34c
    size_bits: 32
    fields:
    - !Field
      name: IOMUX_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_WDG
    addr: 0x350
    size_bits: 32
    fields:
    - !Field
      name: WDG_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_HINF
    addr: 0x354
    size_bits: 32
    fields:
    - !Field
      name: HINF_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_UHCI1
    addr: 0x358
    size_bits: 32
    fields:
    - !Field
      name: UHCI1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_MISC
    addr: 0x35c
    size_bits: 32
    fields:
    - !Field
      name: MISC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_I2C
    addr: 0x360
    size_bits: 32
    fields:
    - !Field
      name: I2C_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_I2S0
    addr: 0x364
    size_bits: 32
    fields:
    - !Field
      name: I2S0_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_UART1
    addr: 0x368
    size_bits: 32
    fields:
    - !Field
      name: UART1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_BT
    addr: 0x36c
    size_bits: 32
    fields:
    - !Field
      name: BT_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_BT_BUFFER
    addr: 0x370
    size_bits: 32
    fields:
    - !Field
      name: BTBUFFER_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_I2C_EXT0
    addr: 0x374
    size_bits: 32
    fields:
    - !Field
      name: I2CEXT0_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_UHCI0
    addr: 0x378
    size_bits: 32
    fields:
    - !Field
      name: UHCI0_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SLCHOST
    addr: 0x37c
    size_bits: 32
    fields:
    - !Field
      name: SLCHOST_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_RMT
    addr: 0x380
    size_bits: 32
    fields:
    - !Field
      name: RMT_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_PCNT
    addr: 0x384
    size_bits: 32
    fields:
    - !Field
      name: PCNT_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SLC
    addr: 0x388
    size_bits: 32
    fields:
    - !Field
      name: SLC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_LEDC
    addr: 0x38c
    size_bits: 32
    fields:
    - !Field
      name: LEDC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_EFUSE
    addr: 0x390
    size_bits: 32
    fields:
    - !Field
      name: EFUSE_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SPI_ENCRYPT
    addr: 0x394
    size_bits: 32
    fields:
    - !Field
      name: SPI_ENCRYPY_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_BB
    addr: 0x398
    size_bits: 32
    fields:
    - !Field
      name: BB_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_PWM0
    addr: 0x39c
    size_bits: 32
    fields:
    - !Field
      name: PWM0_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_TIMERGROUP
    addr: 0x3a0
    size_bits: 32
    fields:
    - !Field
      name: TIMERGROUP_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_TIMERGROUP1
    addr: 0x3a4
    size_bits: 32
    fields:
    - !Field
      name: TIMERGROUP1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SPI2
    addr: 0x3a8
    size_bits: 32
    fields:
    - !Field
      name: SPI2_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SPI3
    addr: 0x3ac
    size_bits: 32
    fields:
    - !Field
      name: SPI3_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_APB_CTRL
    addr: 0x3b0
    size_bits: 32
    fields:
    - !Field
      name: APBCTRL_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_I2C_EXT1
    addr: 0x3b4
    size_bits: 32
    fields:
    - !Field
      name: I2CEXT1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_SDIO_HOST
    addr: 0x3b8
    size_bits: 32
    fields:
    - !Field
      name: SDIOHOST_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_EMAC
    addr: 0x3bc
    size_bits: 32
    fields:
    - !Field
      name: EMAC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_CAN
    addr: 0x3c0
    size_bits: 32
    fields:
    - !Field
      name: CAN_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_PWM1
    addr: 0x3c4
    size_bits: 32
    fields:
    - !Field
      name: PWM1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_I2S1
    addr: 0x3c8
    size_bits: 32
    fields:
    - !Field
      name: I2S1_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_UART2
    addr: 0x3cc
    size_bits: 32
    fields:
    - !Field
      name: UART2_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_PWM2
    addr: 0x3d0
    size_bits: 32
    fields:
    - !Field
      name: PWM2_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_PWM3
    addr: 0x3d4
    size_bits: 32
    fields:
    - !Field
      name: PWM3_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_RWBT
    addr: 0x3d8
    size_bits: 32
    fields:
    - !Field
      name: RWBT_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_BTMAC
    addr: 0x3dc
    size_bits: 32
    fields:
    - !Field
      name: BTMAC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_WIFIMAC
    addr: 0x3e0
    size_bits: 32
    fields:
    - !Field
      name: WIFIMAC_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBLITE_MPU_TABLE_PWR
    addr: 0x3e4
    size_bits: 32
    fields:
    - !Field
      name: PWR_ACCESS_GRANT_CONFIG
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_ACCESS_DBUG0
    addr: 0x3e8
    size_bits: 32
    fields:
    - !Field
      name: PRO_ROM_MPU_AD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ROM_IA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_ROM_MPU_AD
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_ROM_IA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SHARE_ROM_MPU_AD
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: SHARE_ROM_IA
      bit_offset: 6
      bit_width: 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: INTERNAL_SRAM_MMU_AD
      bit_offset: 10
      bit_width: 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: INTERNAL_SRAM_IA
      bit_offset: 14
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: INTERNAL_SRAM_MMU_MULTI_HIT
      bit_offset: 26
      bit_width: 4
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_ACCESS_DBUG1
    addr: 0x3ec
    size_bits: 32
    fields:
    - !Field
      name: INTERNAL_SRAM_MMU_MISS
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_IA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIDGEN_IA
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB_ACCESS_DENY
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHBLITE_ACCESS_DENY
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHBLITE_IA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG0
    addr: 0x3f0
    size_bits: 32
    fields:
    - !Field
      name: PRO_SLAVE_WDATA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MMU_IA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_CACHE_IA
      bit_offset: 1
      bit_width: 6
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_CACHE_STATE
      bit_offset: 7
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_WR_BAK_TO_READ
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_TX_END
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_SLAVE_WR
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_SLAVE_WDATA_V
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_RX_END
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG1
    addr: 0x3f4
    size_bits: 32
    fields:
    - !Field
      name: PRO_CTAG_RAM_RDATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG2
    addr: 0x3f8
    size_bits: 32
    fields:
    - !Field
      name: PRO_CACHE_VADDR
      bit_offset: 0
      bit_width: 27
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG3
    addr: 0x3fc
    size_bits: 32
    fields:
    - !Field
      name: PRO_MMU_RDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA
      bit_offset: 9
      bit_width: 6
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA_OPPOSITE
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA_DRAM1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA_IROM0
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA_IRAM1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA_IRAM0
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_DISABLED_CACHE_IA_DROM0
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_IRAM0_PID_ERROR
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG4
    addr: 0x400
    size_bits: 32
    fields:
    - !Field
      name: PRO_DRAM1ADDR0_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG5
    addr: 0x404
    size_bits: 32
    fields:
    - !Field
      name: PRO_DROM0ADDR0_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG6
    addr: 0x408
    size_bits: 32
    fields:
    - !Field
      name: PRO_IRAM0ADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG7
    addr: 0x40c
    size_bits: 32
    fields:
    - !Field
      name: PRO_IRAM1ADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG8
    addr: 0x410
    size_bits: 32
    fields:
    - !Field
      name: PRO_IROM0ADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_DBUG9
    addr: 0x414
    size_bits: 32
    fields:
    - !Field
      name: PRO_OPSDRAMADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG0
    addr: 0x418
    size_bits: 32
    fields:
    - !Field
      name: APP_SLAVE_WDATA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_MMU_IA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CACHE_IA
      bit_offset: 1
      bit_width: 6
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CACHE_STATE
      bit_offset: 7
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_WR_BAK_TO_READ
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_TX_END
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_SLAVE_WR
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_SLAVE_WDATA_V
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_RX_END
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG1
    addr: 0x41c
    size_bits: 32
    fields:
    - !Field
      name: APP_CTAG_RAM_RDATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG2
    addr: 0x420
    size_bits: 32
    fields:
    - !Field
      name: APP_CACHE_VADDR
      bit_offset: 0
      bit_width: 27
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG3
    addr: 0x424
    size_bits: 32
    fields:
    - !Field
      name: APP_MMU_RDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA
      bit_offset: 9
      bit_width: 6
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA_OPPOSITE
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA_DRAM1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA_IROM0
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA_IRAM1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA_IRAM0
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_DISABLED_CACHE_IA_DROM0
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CACHE_IRAM0_PID_ERROR
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG4
    addr: 0x428
    size_bits: 32
    fields:
    - !Field
      name: APP_DRAM1ADDR0_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG5
    addr: 0x42c
    size_bits: 32
    fields:
    - !Field
      name: APP_DROM0ADDR0_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG6
    addr: 0x430
    size_bits: 32
    fields:
    - !Field
      name: APP_IRAM0ADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG7
    addr: 0x434
    size_bits: 32
    fields:
    - !Field
      name: APP_IRAM1ADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG8
    addr: 0x438
    size_bits: 32
    fields:
    - !Field
      name: APP_IROM0ADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_DCACHE_DBUG9
    addr: 0x43c
    size_bits: 32
    fields:
    - !Field
      name: APP_OPSDRAMADDR_IA
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CPU_RECORD_CTRL
    addr: 0x440
    size_bits: 32
    reset_value: 0x100
    fields:
    - !Field
      name: PRO_CPU_RECORD_ENABLE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_RECORD_DISABLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CPU_PDEBUG_ENABLE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_RECORD_STATUS
    addr: 0x444
    size_bits: 32
    fields:
    - !Field
      name: PRO_CPU_RECORDING
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CPU_RECORD_PID
    addr: 0x448
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PID
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CPU_RECORD_PDEBUGINST
    addr: 0x44c
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGINST
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECORD_PDEBUGINST_SZ
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGINST_ISRC
      bit_offset: 12
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGINST_CINTL
      bit_offset: 24
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_RECORD_PDEBUGSTATUS
    addr: 0x450
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGSTATUS
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECORD_PDEBUGSTATUS_BBCAUSE
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGSTATUS_INSNTYPE
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_RECORD_PDEBUGDATA
    addr: 0x454
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGDATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECORD_PDEBUGDATA_EXCVEC
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGDATA_INSNTYPE_SR
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGDATA_INSNTYPE_ER
      bit_offset: 2
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGDATA_EXCCAUSE
      bit_offset: 16
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_RECORD_PDEBUGPC
    addr: 0x458
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGPC
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CPU_RECORD_PDEBUGLS0STAT
    addr: 0x45c
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGLS0STAT
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECORD_PDEBUGLS0STAT_TYPE
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGLS0STAT_SZ
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGLS0STAT_STCOH
      bit_offset: 17
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_PDEBUGLS0STAT_TGT
      bit_offset: 20
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_RECORD_PDEBUGLS0ADDR
    addr: 0x460
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGLS0ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CPU_RECORD_PDEBUGLS0DATA
    addr: 0x464
    size_bits: 32
    fields:
    - !Field
      name: RECORD_PRO_PDEBUGLS0DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_CTRL
    addr: 0x468
    size_bits: 32
    reset_value: 0x100
    fields:
    - !Field
      name: APP_CPU_RECORD_ENABLE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_RECORD_DISABLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CPU_PDEBUG_ENABLE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_CPU_RECORD_STATUS
    addr: 0x46c
    size_bits: 32
    fields:
    - !Field
      name: APP_CPU_RECORDING
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PID
    addr: 0x470
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PID
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGINST
    addr: 0x474
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGINST
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGSTATUS
    addr: 0x478
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGSTATUS
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGDATA
    addr: 0x47c
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGDATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGPC
    addr: 0x480
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGPC
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGLS0STAT
    addr: 0x484
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGLS0STAT
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGLS0ADDR
    addr: 0x488
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGLS0ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_CPU_RECORD_PDEBUGLS0DATA
    addr: 0x48c
    size_bits: 32
    fields:
    - !Field
      name: RECORD_APP_PDEBUGLS0DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSA_PD_CTRL
    addr: 0x490
    size_bits: 32
    fields:
    - !Field
      name: RSA_PD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_MPU_TABLE0
    addr: 0x494
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: ROM_MPU_TABLE0
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_MPU_TABLE1
    addr: 0x498
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: ROM_MPU_TABLE1
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_MPU_TABLE2
    addr: 0x49c
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: ROM_MPU_TABLE2
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_MPU_TABLE3
    addr: 0x4a0
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: ROM_MPU_TABLE3
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE0
    addr: 0x4a4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE0
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE1
    addr: 0x4a8
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE1
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE2
    addr: 0x4ac
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE2
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE3
    addr: 0x4b0
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE3
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE4
    addr: 0x4b4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE4
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE5
    addr: 0x4b8
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE5
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE6
    addr: 0x4bc
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE6
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE7
    addr: 0x4c0
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE7
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE8
    addr: 0x4c4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE8
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE9
    addr: 0x4c8
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE9
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE10
    addr: 0x4cc
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE10
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE11
    addr: 0x4d0
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE11
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE12
    addr: 0x4d4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE12
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE13
    addr: 0x4d8
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE13
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE14
    addr: 0x4dc
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE14
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE15
    addr: 0x4e0
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE15
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE16
    addr: 0x4e4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE16
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE17
    addr: 0x4e8
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE17
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE18
    addr: 0x4ec
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE18
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE19
    addr: 0x4f0
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE19
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE20
    addr: 0x4f4
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE20
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE21
    addr: 0x4f8
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE21
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE22
    addr: 0x4fc
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE22
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHROM_MPU_TABLE23
    addr: 0x500
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: SHROM_MPU_TABLE23
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE0
    addr: 0x504
    size_bits: 32
    fields:
    - !Field
      name: IMMU_TABLE0
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE1
    addr: 0x508
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: IMMU_TABLE1
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE2
    addr: 0x50c
    size_bits: 32
    reset_value: 0x2
    fields:
    - !Field
      name: IMMU_TABLE2
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE3
    addr: 0x510
    size_bits: 32
    reset_value: 0x3
    fields:
    - !Field
      name: IMMU_TABLE3
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE4
    addr: 0x514
    size_bits: 32
    reset_value: 0x4
    fields:
    - !Field
      name: IMMU_TABLE4
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE5
    addr: 0x518
    size_bits: 32
    reset_value: 0x5
    fields:
    - !Field
      name: IMMU_TABLE5
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE6
    addr: 0x51c
    size_bits: 32
    reset_value: 0x6
    fields:
    - !Field
      name: IMMU_TABLE6
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE7
    addr: 0x520
    size_bits: 32
    reset_value: 0x7
    fields:
    - !Field
      name: IMMU_TABLE7
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE8
    addr: 0x524
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: IMMU_TABLE8
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE9
    addr: 0x528
    size_bits: 32
    reset_value: 0x9
    fields:
    - !Field
      name: IMMU_TABLE9
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE10
    addr: 0x52c
    size_bits: 32
    reset_value: 0xa
    fields:
    - !Field
      name: IMMU_TABLE10
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE11
    addr: 0x530
    size_bits: 32
    reset_value: 0xb
    fields:
    - !Field
      name: IMMU_TABLE11
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE12
    addr: 0x534
    size_bits: 32
    reset_value: 0xc
    fields:
    - !Field
      name: IMMU_TABLE12
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE13
    addr: 0x538
    size_bits: 32
    reset_value: 0xd
    fields:
    - !Field
      name: IMMU_TABLE13
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE14
    addr: 0x53c
    size_bits: 32
    reset_value: 0xe
    fields:
    - !Field
      name: IMMU_TABLE14
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMMU_TABLE15
    addr: 0x540
    size_bits: 32
    reset_value: 0xf
    fields:
    - !Field
      name: IMMU_TABLE15
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE0
    addr: 0x544
    size_bits: 32
    fields:
    - !Field
      name: DMMU_TABLE0
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE1
    addr: 0x548
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: DMMU_TABLE1
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE2
    addr: 0x54c
    size_bits: 32
    reset_value: 0x2
    fields:
    - !Field
      name: DMMU_TABLE2
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE3
    addr: 0x550
    size_bits: 32
    reset_value: 0x3
    fields:
    - !Field
      name: DMMU_TABLE3
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE4
    addr: 0x554
    size_bits: 32
    reset_value: 0x4
    fields:
    - !Field
      name: DMMU_TABLE4
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE5
    addr: 0x558
    size_bits: 32
    reset_value: 0x5
    fields:
    - !Field
      name: DMMU_TABLE5
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE6
    addr: 0x55c
    size_bits: 32
    reset_value: 0x6
    fields:
    - !Field
      name: DMMU_TABLE6
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE7
    addr: 0x560
    size_bits: 32
    reset_value: 0x7
    fields:
    - !Field
      name: DMMU_TABLE7
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE8
    addr: 0x564
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: DMMU_TABLE8
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE9
    addr: 0x568
    size_bits: 32
    reset_value: 0x9
    fields:
    - !Field
      name: DMMU_TABLE9
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE10
    addr: 0x56c
    size_bits: 32
    reset_value: 0xa
    fields:
    - !Field
      name: DMMU_TABLE10
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE11
    addr: 0x570
    size_bits: 32
    reset_value: 0xb
    fields:
    - !Field
      name: DMMU_TABLE11
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE12
    addr: 0x574
    size_bits: 32
    reset_value: 0xc
    fields:
    - !Field
      name: DMMU_TABLE12
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE13
    addr: 0x578
    size_bits: 32
    reset_value: 0xd
    fields:
    - !Field
      name: DMMU_TABLE13
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE14
    addr: 0x57c
    size_bits: 32
    reset_value: 0xe
    fields:
    - !Field
      name: DMMU_TABLE14
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMMU_TABLE15
    addr: 0x580
    size_bits: 32
    reset_value: 0xf
    fields:
    - !Field
      name: DMMU_TABLE15
      bit_offset: 0
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_INTRUSION_CTRL
    addr: 0x584
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: PRO_INTRUSION_RECORD_RESET_N
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_INTRUSION_STATUS
    addr: 0x588
    size_bits: 32
    fields:
    - !Field
      name: PRO_INTRUSION_RECORD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: false
  - !Register
    name: APP_INTRUSION_CTRL
    addr: 0x58c
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: APP_INTRUSION_RECORD_RESET_N
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_INTRUSION_STATUS
    addr: 0x590
    size_bits: 32
    fields:
    - !Field
      name: APP_INTRUSION_RECORD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRONT_END_MEM_PD
    addr: 0x594
    size_bits: 32
    reset_value: 0x5
    fields:
    - !Field
      name: AGC_MEM_FORCE_PU
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBUS_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBUS_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: MMU_IA_INT_EN
    addr: 0x598
    size_bits: 32
    fields:
    - !Field
      name: MMU_IA_INT_EN
      bit_offset: 0
      bit_width: 24
      read_allowed: true
      write_allowed: true
  - !Register
    name: MPU_IA_INT_EN
    addr: 0x59c
    size_bits: 32
    fields:
    - !Field
      name: MPU_IA_INT_EN
      bit_offset: 0
      bit_width: 17
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_IA_INT_EN
    addr: 0x5a0
    size_bits: 32
    fields:
    - !Field
      name: CACHE_IA_INT_EN
      bit_offset: 0
      bit_width: 28
      description: Interrupt enable bits for various invalid cache access reasons
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_APP_DROM0
      bit_offset: 0
      bit_width: 1
      description: 'APP CPU invalid access to DROM0 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_APP_IRAM0
      bit_offset: 1
      bit_width: 1
      description: 'APP CPU invalid access to IRAM0 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_APP_IRAM1
      bit_offset: 2
      bit_width: 1
      description: 'APP CPU invalid access to IRAM1 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_APP_IROM0
      bit_offset: 3
      bit_width: 1
      description: 'APP CPU invalid access to IROM0 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_APP_DRAM1
      bit_offset: 4
      bit_width: 1
      description: 'APP CPU invalid access to DRAM1 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_APP_OPPOSITE
      bit_offset: 5
      bit_width: 1
      description: 'APP CPU invalid access to APP CPU cache when cache disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_PRO_DROM0
      bit_offset: 14
      bit_width: 1
      description: 'PRO CPU invalid access to DROM0 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_PRO_IRAM0
      bit_offset: 15
      bit_width: 1
      description: 'PRO CPU invalid access to IRAM0 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_PRO_IRAM1
      bit_offset: 16
      bit_width: 1
      description: 'PRO CPU invalid access to IRAM1 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_PRO_IROM0
      bit_offset: 17
      bit_width: 1
      description: 'PRO CPU invalid access to IROM0 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_PRO_DRAM1
      bit_offset: 18
      bit_width: 1
      description: 'PRO CPU invalid access to DRAM1 when cache is disabled '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IA_INT_PRO_OPPOSITE
      bit_offset: 19
      bit_width: 1
      description: 'PRO CPU invalid access to APP CPU cache when cache disabled '
      read_allowed: true
      write_allowed: true
  - !Register
    name: SECURE_BOOT_CTRL
    addr: 0x5a4
    size_bits: 32
    fields:
    - !Field
      name: SW_BOOTLOADER_SEL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_DMA_CHAN_SEL
    addr: 0x5a8
    size_bits: 32
    fields:
    - !Field
      name: SPI1_DMA_CHAN_SEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_CHAN_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_CHAN_SEL
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_VECBASE_CTRL
    addr: 0x5ac
    size_bits: 32
    fields:
    - !Field
      name: PRO_OUT_VECBASE_SEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_VECBASE_SET
    addr: 0x5b0
    size_bits: 32
    fields:
    - !Field
      name: PRO_OUT_VECBASE
      bit_offset: 0
      bit_width: 22
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_VECBASE_CTRL
    addr: 0x5b4
    size_bits: 32
    fields:
    - !Field
      name: APP_OUT_VECBASE_SEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: APP_VECBASE_SET
    addr: 0x5b8
    size_bits: 32
    fields:
    - !Field
      name: APP_OUT_VECBASE
      bit_offset: 0
      bit_width: 22
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xffc
    size_bits: 32
    reset_value: 0x1605190
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: EFUSE
  description: eFuse Controller
  base_addr: 0x3ff5a000
  size: 0x124
  registers:
  - !Register
    name: BLK0_RDATA0
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: RD_EFUSE_WR_DIS
      bit_offset: 0
      bit_width: 16
      description: read for efuse_wr_disable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_EFUSE_RD_DIS
      bit_offset: 16
      bit_width: 4
      description: read for efuse_rd_disable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_FLASH_CRYPT_CNT
      bit_offset: 20
      bit_width: 7
      description: read for flash_crypt_cnt
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK0_RDATA1
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: RD_WIFI_MAC_CRC_LOW
      bit_offset: 0
      bit_width: 32
      description: read for low 32bit WIFI_MAC_Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK0_RDATA2
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: RD_WIFI_MAC_CRC_HIGH
      bit_offset: 0
      bit_width: 24
      description: read for high 24bit WIFI_MAC_Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK0_RDATA3
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RD_CHIP_VER_DIS_APP_CPU
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_CHIP_VER_DIS_BT
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_CHIP_VER_PKG_4BIT
      bit_offset: 2
      bit_width: 1
      description: 'most significant bit of chip package '
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_CHIP_VER_DIS_CACHE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SPI_PAD_CONFIG_HD
      bit_offset: 4
      bit_width: 5
      description: read for SPI_pad_config_hd
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_CHIP_VER_PKG
      bit_offset: 9
      bit_width: 3
      description: 'least significant bits of chip package '
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_CHIP_CPU_FREQ_LOW
      bit_offset: 12
      bit_width: 1
      description: If set alongside EFUSE_RD_CHIP_CPU_FREQ_RATED, the ESP32's max
        CPU frequency is rated for 160MHz. 240MHz otherwise
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_CHIP_CPU_FREQ_RATED
      bit_offset: 13
      bit_width: 1
      description: If set, the ESP32's maximum CPU frequency has been rated
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BLK3_PART_RESERVE
      bit_offset: 14
      bit_width: 1
      description: If set, this bit indicates that BLOCK3[143:96] is reserved for
        internal use
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_CHIP_VER_REV1
      bit_offset: 15
      bit_width: 1
      description: bit is set to 1 for rev1 silicon
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_RDATA4
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RD_CK8M_FREQ
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_ADC_VREF
      bit_offset: 8
      bit_width: 5
      description: 'True ADC reference voltage '
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_SDIO_DREFH
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SDIO_DREFM
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SDIO_DREFL
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_XPD_SDIO
      bit_offset: 14
      bit_width: 1
      description: read for XPD_SDIO_REG
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SDIO_TIEH
      bit_offset: 15
      bit_width: 1
      description: read for SDIO_TIEH
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SDIO_FORCE
      bit_offset: 16
      bit_width: 1
      description: read for sdio_force
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK0_RDATA5
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: RD_SPI_PAD_CONFIG_CLK
      bit_offset: 0
      bit_width: 5
      description: read for SPI_pad_config_clk
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SPI_PAD_CONFIG_Q
      bit_offset: 5
      bit_width: 5
      description: read for SPI_pad_config_q
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SPI_PAD_CONFIG_D
      bit_offset: 10
      bit_width: 5
      description: read for SPI_pad_config_d
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_SPI_PAD_CONFIG_CS0
      bit_offset: 15
      bit_width: 5
      description: read for SPI_pad_config_cs0
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_INST_CONFIG
      bit_offset: 20
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_VOL_LEVEL_HP_INV
      bit_offset: 22
      bit_width: 2
      description: 'This field stores the voltage level for CPU to run at 240 MHz,
        or for flash/PSRAM to run at 80 MHz.0x0: level 7; 0x1: level 6; 0x2: level
        5; 0x3: level 4. (RO)'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_DIG_VOL_L6
      bit_offset: 24
      bit_width: 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_FLASH_CRYPT_CONFIG
      bit_offset: 28
      bit_width: 4
      description: read for flash_crypt_config
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK0_RDATA6
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: RD_CODING_SCHEME
      bit_offset: 0
      bit_width: 2
      description: read for coding_scheme
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_CONSOLE_DEBUG_DISABLE
      bit_offset: 2
      bit_width: 1
      description: read for console_debug_disable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_DISABLE_SDIO_HOST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_ABS_DONE_0
      bit_offset: 4
      bit_width: 1
      description: read for abstract_done_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_ABS_DONE_1
      bit_offset: 5
      bit_width: 1
      description: read for abstract_done_1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_DISABLE_JTAG
      bit_offset: 6
      bit_width: 1
      description: read for JTAG_disable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_DISABLE_DL_ENCRYPT
      bit_offset: 7
      bit_width: 1
      description: read for download_dis_encrypt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_DISABLE_DL_DECRYPT
      bit_offset: 8
      bit_width: 1
      description: read for download_dis_decrypt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_DISABLE_DL_CACHE
      bit_offset: 9
      bit_width: 1
      description: read for download_dis_cache
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_KEY_STATUS
      bit_offset: 10
      bit_width: 1
      description: read for key_status
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK0_WDATA0
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: WR_DIS
      bit_offset: 0
      bit_width: 16
      description: program for efuse_wr_disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_DIS
      bit_offset: 16
      bit_width: 4
      description: program for efuse_rd_disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CRYPT_CNT
      bit_offset: 20
      bit_width: 7
      description: program for flash_crypt_cnt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_WDATA1
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: WIFI_MAC_CRC_LOW
      bit_offset: 0
      bit_width: 32
      description: program for low 32bit WIFI_MAC_Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_WDATA2
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: WIFI_MAC_CRC_HIGH
      bit_offset: 0
      bit_width: 24
      description: program for high 24bit WIFI_MAC_Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_WDATA3
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: CHIP_VER_DIS_APP_CPU
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_VER_DIS_BT
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_VER_PKG_4BIT
      bit_offset: 2
      bit_width: 1
      description: 'most significant bit of chip package '
      read_allowed: true
      write_allowed: false
    - !Field
      name: CHIP_VER_DIS_CACHE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_PAD_CONFIG_HD
      bit_offset: 4
      bit_width: 5
      description: program for SPI_pad_config_hd
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_VER_PKG
      bit_offset: 9
      bit_width: 3
      description: 'least significant bits of chip package '
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_CPU_FREQ_LOW
      bit_offset: 12
      bit_width: 1
      description: If set alongside EFUSE_CHIP_CPU_FREQ_RATED, the ESP32's max CPU
        frequency is rated for 160MHz. 240MHz otherwise
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_CPU_FREQ_RATED
      bit_offset: 13
      bit_width: 1
      description: If set, the ESP32's maximum CPU frequency has been rated
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLK3_PART_RESERVE
      bit_offset: 14
      bit_width: 1
      description: If set, this bit indicates that BLOCK3[143:96] is reserved for
        internal use
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_VER_REV1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_WDATA4
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: CK8M_FREQ
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_VREF
      bit_offset: 8
      bit_width: 5
      description: 'True ADC reference voltage '
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DREFH
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DREFM
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DREFL
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SDIO
      bit_offset: 14
      bit_width: 1
      description: program for XPD_SDIO_REG
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_TIEH
      bit_offset: 15
      bit_width: 1
      description: program for SDIO_TIEH
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_FORCE
      bit_offset: 16
      bit_width: 1
      description: program for sdio_force
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_WDATA5
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: SPI_PAD_CONFIG_CLK
      bit_offset: 0
      bit_width: 5
      description: program for SPI_pad_config_clk
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_PAD_CONFIG_Q
      bit_offset: 5
      bit_width: 5
      description: program for SPI_pad_config_q
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_PAD_CONFIG_D
      bit_offset: 10
      bit_width: 5
      description: program for SPI_pad_config_d
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_PAD_CONFIG_CS0
      bit_offset: 15
      bit_width: 5
      description: program for SPI_pad_config_cs0
      read_allowed: true
      write_allowed: true
    - !Field
      name: INST_CONFIG
      bit_offset: 20
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: VOL_LEVEL_HP_INV
      bit_offset: 22
      bit_width: 2
      description: 'This field stores the voltage level for CPU to run at 240 MHz,
        or for flash/PSRAM to run at 80 MHz.0x0: level 7; 0x1: level 6; 0x2: level
        5; 0x3: level 4. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_VOL_L6
      bit_offset: 24
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CRYPT_CONFIG
      bit_offset: 28
      bit_width: 4
      description: program for flash_crypt_config
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK0_WDATA6
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: CODING_SCHEME
      bit_offset: 0
      bit_width: 2
      description: program for coding_scheme
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONSOLE_DEBUG_DISABLE
      bit_offset: 2
      bit_width: 1
      description: program for console_debug_disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_SDIO_HOST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABS_DONE_0
      bit_offset: 4
      bit_width: 1
      description: program for abstract_done_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABS_DONE_1
      bit_offset: 5
      bit_width: 1
      description: program for abstract_done_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_JTAG
      bit_offset: 6
      bit_width: 1
      description: program for JTAG_disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_DL_ENCRYPT
      bit_offset: 7
      bit_width: 1
      description: program for download_dis_encrypt
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_DL_DECRYPT
      bit_offset: 8
      bit_width: 1
      description: program for download_dis_decrypt
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_DL_CACHE
      bit_offset: 9
      bit_width: 1
      description: program for download_dis_cache
      read_allowed: true
      write_allowed: true
    - !Field
      name: KEY_STATUS
      bit_offset: 10
      bit_width: 1
      description: program for key_status
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_RDATA0
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT0
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA1
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT1
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT2
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA3
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT3
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA4
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT4
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA5
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT5
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA6
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT6
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_RDATA7
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DOUT7
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK1
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA0
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT0
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT1
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA2
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT2
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA3
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT3
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA4
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT4
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA5
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT5
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA6
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT6
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK2_RDATA7
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DOUT7
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK2
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK3_RDATA0
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT0
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK3_RDATA1
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT1
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK3_RDATA2
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT2
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK3_RDATA3
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT3
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_ADC1_TP_LOW
      bit_offset: 0
      bit_width: 7
      description: 'ADC1 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_ADC1_TP_HIGH
      bit_offset: 7
      bit_width: 9
      description: 'ADC1 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_ADC2_TP_LOW
      bit_offset: 16
      bit_width: 7
      description: 'ADC2 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_ADC2_TP_HIGH
      bit_offset: 23
      bit_width: 9
      description: 'ADC2 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_RDATA4
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT4
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
    - !Field
      name: RD_CAL_RESERVED
      bit_offset: 0
      bit_width: 16
      description: 'Reserved for future calibration use. Indicated by EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_RDATA5
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT5
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK3_RDATA6
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT6
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK3_RDATA7
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DOUT7
      bit_offset: 0
      bit_width: 32
      description: read for BLOCK3
      read_allowed: true
      write_allowed: false
  - !Register
    name: BLK1_WDATA0
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN0
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA1
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN1
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA2
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN2
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA3
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN3
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA4
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN4
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA5
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN5
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA6
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN6
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK1_WDATA7
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: BLK1_DIN7
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA0
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN0
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA1
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN1
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA2
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN2
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA3
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN3
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA4
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN4
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA5
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN5
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA6
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN6
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK2_WDATA7
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: BLK2_DIN7
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK2
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA0
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN0
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA1
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN1
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA2
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN2
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA3
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN3
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_TP_LOW
      bit_offset: 0
      bit_width: 7
      description: 'ADC1 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_TP_HIGH
      bit_offset: 7
      bit_width: 9
      description: 'ADC1 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_TP_LOW
      bit_offset: 16
      bit_width: 7
      description: 'ADC2 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_TP_HIGH
      bit_offset: 23
      bit_width: 9
      description: 'ADC2 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA4
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN4
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_RESERVED
      bit_offset: 0
      bit_width: 16
      description: 'Reserved for future calibration use. Indicated by EFUSE_BLK3_PART_RESERVE '
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA5
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN5
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA6
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN6
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLK3_WDATA7
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: BLK3_DIN7
      bit_offset: 0
      bit_width: 32
      description: program for BLOCK3
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK
    addr: 0xf8
    size_bits: 32
    reset_value: 0x4052
    fields:
    - !Field
      name: SEL0
      bit_offset: 0
      bit_width: 8
      description: efuse timing configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL1
      bit_offset: 8
      bit_width: 8
      description: efuse timing configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF
    addr: 0xfc
    size_bits: 32
    reset_value: 0x10000
    fields:
    - !Field
      name: OP_CODE
      bit_offset: 0
      bit_width: 16
      description: efuse operation code
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_NO_WR_RD_DIS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: DEBUG
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: READ_CMD
      bit_offset: 0
      bit_width: 1
      description: command for read
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_CMD
      bit_offset: 1
      bit_width: 1
      description: command for program
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: READ_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: read done interrupt raw status
      read_allowed: true
      write_allowed: false
    - !Field
      name: PGM_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: program done interrupt raw status
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: READ_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: read done interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: PGM_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: program done interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: READ_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: read done interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: program done interrupt enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: READ_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: read done interrupt clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: program done interrupt clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: DAC_CONF
    addr: 0x118
    size_bits: 32
    reset_value: 0x28
    fields:
    - !Field
      name: DAC_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: efuse timing configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_PAD_SEL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DEC_STATUS
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: DEC_WARNINGS
      bit_offset: 0
      bit_width: 12
      description: the decode result of 3/4 coding scheme has warning
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    reset_value: 0x16042600
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: FLASH_ENCRYPTION
  description: Peripheral FLASH_ENCRYPTION
  base_addr: 0x3ff46000
  size: 0x2c
  registers:
  - !Register
    name: START
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: FLASH_START
      bit_offset: 0
      bit_width: 8
      description: Set this bit to start encryption operation on data buffer.
      read_allowed: false
      write_allowed: true
  - !Register
    name: ADDRESS
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 8
      description: The physical address on the off-chip flash must be 8-word boundary
        aligned.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DONE
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: FLASH_DONE
      bit_offset: 0
      bit_width: 1
      description: Set this bit when encryption operation is complete.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BUFFER_0
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_1
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_2
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_3
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_4
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_5
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_6
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUFFER_7
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: BUFFER
      bit_offset: 0
      bit_width: 8
      description: Data buffers for encryption.
      read_allowed: false
      write_allowed: true
- !Module
  name: FRC_TIMER
  description: Peripheral FRC_TIMER
  base_addr: 0x3ff47000
  size: 0x14
  registers:
  - !Register
    name: TIMER_LOAD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_COUNT
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: TIMER_COUNT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_CTRL
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: TIMER_PRESCALER
      bit_offset: 1
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_ALARM
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TIMER_ALARM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO
  description: General Purpose Input/Output
  base_addr: 0x3ff44000
  size: 0x5cc
  registers:
  - !Register
    name: BT_SELECT
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: BT_SEL
      bit_offset: 0
      bit_width: 32
      description: NA
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_W1TS
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: OUT_DATA_W1TS
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output value write 1 to set
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_W1TC
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: OUT_DATA_W1TC
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output value write 1 to clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT1
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 output value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT1_W1TS
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: OUT1_DATA_W1TS
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 output value write 1 to set
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT1_W1TC
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: OUT1_DATA_W1TC
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 output value write 1 to clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_SELECT
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: SDIO_SEL
      bit_offset: 0
      bit_width: 8
      description: SDIO PADS on/off control from outside
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE_W1TS
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: ENABLE_DATA_W1TS
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output enable write 1 to set
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE_W1TC
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: ENABLE_DATA_W1TC
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output enable write 1 to clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE1
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 output enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE1_W1TS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: ENABLE1_DATA_W1TS
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 output enable write 1 to set
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE1_W1TC
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: ENABLE1_DATA_W1TC
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 output enable write 1 to clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: STRAP
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: STRAPPING
      bit_offset: 0
      bit_width: 16
      description: '{10''b0, MTDI, GPIO0, GPIO2, GPIO4, MTDO, GPIO5} '
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 input value
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN1
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 input value
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 interrupt status
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS_W1TS
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: STATUS_INT_W1TS
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 interrupt status write 1 to set
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS_W1TC
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: STATUS_INT_W1TC
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 interrupt status write 1 to clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS1
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 interrupt status
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS1_W1TS
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: STATUS1_INT_W1TS
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 interrupt status write 1 to set
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS1_W1TC
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: STATUS1_INT_W1TC
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 interrupt status write 1 to clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACPU_INT
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 APP CPU interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: ACPU_NMI_INT
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_NMI_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 APP CPU non-maskable interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_INT
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: PROCPU_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 PRO CPU interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: PROCPU_NMI_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 PRO CPU non-maskable interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: SDIO_INT
      bit_offset: 0
      bit_width: 32
      description: SDIO's extent GPIO0~31 interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: ACPU_INT1
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_INT_H
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 APP CPU interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: ACPU_NMI_INT1
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: APPCPU_NMI_INT_H
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 APP CPU non-maskable interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_INT1
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: PROCPU_INT_H
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 PRO CPU interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT1
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: PROCPU_NMI_INT_H
      bit_offset: 0
      bit_width: 8
      description: GPIO32~39 PRO CPU non-maskable interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT1
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: SDIO_INT_H
      bit_offset: 0
      bit_width: 8
      description: SDIO's extent GPIO32~39 interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: cali_conf
    addr: 0x128
    size_bits: 32
    fields:
    - !Field
      name: CALI_RTC_MAX
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CALI_START
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: cali_data
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: CALI_VALUE_SYNC2
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
    - !Field
      name: CALI_RDY_REAL
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CALI_RDY_SYNC2
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: PIN0
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN1
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN2
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN3
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN4
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN5
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN6
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN7
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN8
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN9
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN10
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN11
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN12
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN13
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN14
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN15
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN16
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN17
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN18
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN19
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN20
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN21
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN22
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN23
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN24
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN25
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN26
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN27
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN28
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN29
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN30
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN31
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN32
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN33
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN34
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN35
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN36
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN37
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN38
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN39
    addr: 0x124
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: NA
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'bit: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt
        enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt
        enable  bit5: SDIO''s extent interrupt enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_IN_SEL_CFG
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_IN_SEL_CFG
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_IN_SEL_CFG
    addr: 0x138
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_IN_SEL_CFG
    addr: 0x13c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_IN_SEL_CFG
    addr: 0x140
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_IN_SEL_CFG
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_IN_SEL_CFG
    addr: 0x148
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_IN_SEL_CFG
    addr: 0x14c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_IN_SEL_CFG
    addr: 0x150
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_IN_SEL_CFG
    addr: 0x154
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_IN_SEL_CFG
    addr: 0x158
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_IN_SEL_CFG
    addr: 0x15c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_IN_SEL_CFG
    addr: 0x160
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_IN_SEL_CFG
    addr: 0x164
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_IN_SEL_CFG
    addr: 0x168
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_IN_SEL_CFG
    addr: 0x16c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_IN_SEL_CFG
    addr: 0x170
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_IN_SEL_CFG
    addr: 0x174
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_IN_SEL_CFG
    addr: 0x178
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_IN_SEL_CFG
    addr: 0x17c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_IN_SEL_CFG
    addr: 0x180
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_IN_SEL_CFG
    addr: 0x184
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_IN_SEL_CFG
    addr: 0x188
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_IN_SEL_CFG
    addr: 0x18c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_IN_SEL_CFG
    addr: 0x190
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_IN_SEL_CFG
    addr: 0x194
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_IN_SEL_CFG
    addr: 0x198
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_IN_SEL_CFG
    addr: 0x19c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_IN_SEL_CFG
    addr: 0x1a0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_IN_SEL_CFG
    addr: 0x1a4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_IN_SEL_CFG
    addr: 0x1a8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_IN_SEL_CFG
    addr: 0x1ac
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_IN_SEL_CFG
    addr: 0x1b0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_IN_SEL_CFG
    addr: 0x1b4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_IN_SEL_CFG
    addr: 0x1b8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_IN_SEL_CFG
    addr: 0x1bc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_IN_SEL_CFG
    addr: 0x1c0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_IN_SEL_CFG
    addr: 0x1c4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_IN_SEL_CFG
    addr: 0x1c8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_IN_SEL_CFG
    addr: 0x1cc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC40_IN_SEL_CFG
    addr: 0x1d0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC41_IN_SEL_CFG
    addr: 0x1d4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC42_IN_SEL_CFG
    addr: 0x1d8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC43_IN_SEL_CFG
    addr: 0x1dc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC44_IN_SEL_CFG
    addr: 0x1e0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC45_IN_SEL_CFG
    addr: 0x1e4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC46_IN_SEL_CFG
    addr: 0x1e8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC47_IN_SEL_CFG
    addr: 0x1ec
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC48_IN_SEL_CFG
    addr: 0x1f0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC49_IN_SEL_CFG
    addr: 0x1f4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC50_IN_SEL_CFG
    addr: 0x1f8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC51_IN_SEL_CFG
    addr: 0x1fc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC52_IN_SEL_CFG
    addr: 0x200
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC53_IN_SEL_CFG
    addr: 0x204
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC54_IN_SEL_CFG
    addr: 0x208
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC55_IN_SEL_CFG
    addr: 0x20c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC56_IN_SEL_CFG
    addr: 0x210
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC57_IN_SEL_CFG
    addr: 0x214
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC58_IN_SEL_CFG
    addr: 0x218
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC59_IN_SEL_CFG
    addr: 0x21c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC60_IN_SEL_CFG
    addr: 0x220
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC61_IN_SEL_CFG
    addr: 0x224
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC62_IN_SEL_CFG
    addr: 0x228
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC63_IN_SEL_CFG
    addr: 0x22c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC64_IN_SEL_CFG
    addr: 0x230
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC65_IN_SEL_CFG
    addr: 0x234
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC66_IN_SEL_CFG
    addr: 0x238
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC67_IN_SEL_CFG
    addr: 0x23c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC68_IN_SEL_CFG
    addr: 0x240
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC69_IN_SEL_CFG
    addr: 0x244
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC70_IN_SEL_CFG
    addr: 0x248
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC71_IN_SEL_CFG
    addr: 0x24c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC72_IN_SEL_CFG
    addr: 0x250
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC73_IN_SEL_CFG
    addr: 0x254
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC74_IN_SEL_CFG
    addr: 0x258
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC75_IN_SEL_CFG
    addr: 0x25c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC76_IN_SEL_CFG
    addr: 0x260
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC77_IN_SEL_CFG
    addr: 0x264
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC78_IN_SEL_CFG
    addr: 0x268
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC79_IN_SEL_CFG
    addr: 0x26c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC80_IN_SEL_CFG
    addr: 0x270
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC81_IN_SEL_CFG
    addr: 0x274
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC82_IN_SEL_CFG
    addr: 0x278
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC83_IN_SEL_CFG
    addr: 0x27c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC84_IN_SEL_CFG
    addr: 0x280
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC85_IN_SEL_CFG
    addr: 0x284
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC86_IN_SEL_CFG
    addr: 0x288
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC87_IN_SEL_CFG
    addr: 0x28c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC88_IN_SEL_CFG
    addr: 0x290
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC89_IN_SEL_CFG
    addr: 0x294
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC90_IN_SEL_CFG
    addr: 0x298
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC91_IN_SEL_CFG
    addr: 0x29c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC92_IN_SEL_CFG
    addr: 0x2a0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC93_IN_SEL_CFG
    addr: 0x2a4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC94_IN_SEL_CFG
    addr: 0x2a8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC95_IN_SEL_CFG
    addr: 0x2ac
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC96_IN_SEL_CFG
    addr: 0x2b0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC97_IN_SEL_CFG
    addr: 0x2b4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC98_IN_SEL_CFG
    addr: 0x2b8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC99_IN_SEL_CFG
    addr: 0x2bc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC100_IN_SEL_CFG
    addr: 0x2c0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC101_IN_SEL_CFG
    addr: 0x2c4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC102_IN_SEL_CFG
    addr: 0x2c8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC103_IN_SEL_CFG
    addr: 0x2cc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC104_IN_SEL_CFG
    addr: 0x2d0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC105_IN_SEL_CFG
    addr: 0x2d4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC106_IN_SEL_CFG
    addr: 0x2d8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC107_IN_SEL_CFG
    addr: 0x2dc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC108_IN_SEL_CFG
    addr: 0x2e0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC109_IN_SEL_CFG
    addr: 0x2e4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC110_IN_SEL_CFG
    addr: 0x2e8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC111_IN_SEL_CFG
    addr: 0x2ec
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC112_IN_SEL_CFG
    addr: 0x2f0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC113_IN_SEL_CFG
    addr: 0x2f4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC114_IN_SEL_CFG
    addr: 0x2f8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC115_IN_SEL_CFG
    addr: 0x2fc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC116_IN_SEL_CFG
    addr: 0x300
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC117_IN_SEL_CFG
    addr: 0x304
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC118_IN_SEL_CFG
    addr: 0x308
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC119_IN_SEL_CFG
    addr: 0x30c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC120_IN_SEL_CFG
    addr: 0x310
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC121_IN_SEL_CFG
    addr: 0x314
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC122_IN_SEL_CFG
    addr: 0x318
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC123_IN_SEL_CFG
    addr: 0x31c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC124_IN_SEL_CFG
    addr: 0x320
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC125_IN_SEL_CFG
    addr: 0x324
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC126_IN_SEL_CFG
    addr: 0x328
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC127_IN_SEL_CFG
    addr: 0x32c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC128_IN_SEL_CFG
    addr: 0x330
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC129_IN_SEL_CFG
    addr: 0x334
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC130_IN_SEL_CFG
    addr: 0x338
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC131_IN_SEL_CFG
    addr: 0x33c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC132_IN_SEL_CFG
    addr: 0x340
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC133_IN_SEL_CFG
    addr: 0x344
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC134_IN_SEL_CFG
    addr: 0x348
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC135_IN_SEL_CFG
    addr: 0x34c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC136_IN_SEL_CFG
    addr: 0x350
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC137_IN_SEL_CFG
    addr: 0x354
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC138_IN_SEL_CFG
    addr: 0x358
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC139_IN_SEL_CFG
    addr: 0x35c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC140_IN_SEL_CFG
    addr: 0x360
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC141_IN_SEL_CFG
    addr: 0x364
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC142_IN_SEL_CFG
    addr: 0x368
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC143_IN_SEL_CFG
    addr: 0x36c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC144_IN_SEL_CFG
    addr: 0x370
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC145_IN_SEL_CFG
    addr: 0x374
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC146_IN_SEL_CFG
    addr: 0x378
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC147_IN_SEL_CFG
    addr: 0x37c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC148_IN_SEL_CFG
    addr: 0x380
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC149_IN_SEL_CFG
    addr: 0x384
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC150_IN_SEL_CFG
    addr: 0x388
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC151_IN_SEL_CFG
    addr: 0x38c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC152_IN_SEL_CFG
    addr: 0x390
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC153_IN_SEL_CFG
    addr: 0x394
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC154_IN_SEL_CFG
    addr: 0x398
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC155_IN_SEL_CFG
    addr: 0x39c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC156_IN_SEL_CFG
    addr: 0x3a0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC157_IN_SEL_CFG
    addr: 0x3a4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC158_IN_SEL_CFG
    addr: 0x3a8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC159_IN_SEL_CFG
    addr: 0x3ac
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC160_IN_SEL_CFG
    addr: 0x3b0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC161_IN_SEL_CFG
    addr: 0x3b4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC162_IN_SEL_CFG
    addr: 0x3b8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC163_IN_SEL_CFG
    addr: 0x3bc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC164_IN_SEL_CFG
    addr: 0x3c0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC165_IN_SEL_CFG
    addr: 0x3c4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC166_IN_SEL_CFG
    addr: 0x3c8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC167_IN_SEL_CFG
    addr: 0x3cc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC168_IN_SEL_CFG
    addr: 0x3d0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC169_IN_SEL_CFG
    addr: 0x3d4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC170_IN_SEL_CFG
    addr: 0x3d8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC171_IN_SEL_CFG
    addr: 0x3dc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC172_IN_SEL_CFG
    addr: 0x3e0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC173_IN_SEL_CFG
    addr: 0x3e4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC174_IN_SEL_CFG
    addr: 0x3e8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC175_IN_SEL_CFG
    addr: 0x3ec
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC176_IN_SEL_CFG
    addr: 0x3f0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC177_IN_SEL_CFG
    addr: 0x3f4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC178_IN_SEL_CFG
    addr: 0x3f8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC179_IN_SEL_CFG
    addr: 0x3fc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC180_IN_SEL_CFG
    addr: 0x400
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC181_IN_SEL_CFG
    addr: 0x404
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC182_IN_SEL_CFG
    addr: 0x408
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC183_IN_SEL_CFG
    addr: 0x40c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC184_IN_SEL_CFG
    addr: 0x410
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC185_IN_SEL_CFG
    addr: 0x414
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC186_IN_SEL_CFG
    addr: 0x418
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC187_IN_SEL_CFG
    addr: 0x41c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC188_IN_SEL_CFG
    addr: 0x420
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC189_IN_SEL_CFG
    addr: 0x424
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC190_IN_SEL_CFG
    addr: 0x428
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC191_IN_SEL_CFG
    addr: 0x42c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC192_IN_SEL_CFG
    addr: 0x430
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC193_IN_SEL_CFG
    addr: 0x434
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC194_IN_SEL_CFG
    addr: 0x438
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC195_IN_SEL_CFG
    addr: 0x43c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC196_IN_SEL_CFG
    addr: 0x440
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC197_IN_SEL_CFG
    addr: 0x444
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC198_IN_SEL_CFG
    addr: 0x448
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC199_IN_SEL_CFG
    addr: 0x44c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC200_IN_SEL_CFG
    addr: 0x450
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC201_IN_SEL_CFG
    addr: 0x454
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC202_IN_SEL_CFG
    addr: 0x458
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC203_IN_SEL_CFG
    addr: 0x45c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC204_IN_SEL_CFG
    addr: 0x460
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC205_IN_SEL_CFG
    addr: 0x464
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC206_IN_SEL_CFG
    addr: 0x468
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC207_IN_SEL_CFG
    addr: 0x46c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC208_IN_SEL_CFG
    addr: 0x470
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC209_IN_SEL_CFG
    addr: 0x474
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC210_IN_SEL_CFG
    addr: 0x478
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC211_IN_SEL_CFG
    addr: 0x47c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC212_IN_SEL_CFG
    addr: 0x480
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC213_IN_SEL_CFG
    addr: 0x484
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC214_IN_SEL_CFG
    addr: 0x488
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC215_IN_SEL_CFG
    addr: 0x48c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC216_IN_SEL_CFG
    addr: 0x490
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC217_IN_SEL_CFG
    addr: 0x494
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC218_IN_SEL_CFG
    addr: 0x498
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC219_IN_SEL_CFG
    addr: 0x49c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC220_IN_SEL_CFG
    addr: 0x4a0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC221_IN_SEL_CFG
    addr: 0x4a4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC222_IN_SEL_CFG
    addr: 0x4a8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC223_IN_SEL_CFG
    addr: 0x4ac
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC224_IN_SEL_CFG
    addr: 0x4b0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC225_IN_SEL_CFG
    addr: 0x4b4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC226_IN_SEL_CFG
    addr: 0x4b8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC227_IN_SEL_CFG
    addr: 0x4bc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC228_IN_SEL_CFG
    addr: 0x4c0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC229_IN_SEL_CFG
    addr: 0x4c4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC230_IN_SEL_CFG
    addr: 0x4c8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC231_IN_SEL_CFG
    addr: 0x4cc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC232_IN_SEL_CFG
    addr: 0x4d0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC233_IN_SEL_CFG
    addr: 0x4d4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC234_IN_SEL_CFG
    addr: 0x4d8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC235_IN_SEL_CFG
    addr: 0x4dc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC236_IN_SEL_CFG
    addr: 0x4e0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC237_IN_SEL_CFG
    addr: 0x4e4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC238_IN_SEL_CFG
    addr: 0x4e8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC239_IN_SEL_CFG
    addr: 0x4ec
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC240_IN_SEL_CFG
    addr: 0x4f0
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC241_IN_SEL_CFG
    addr: 0x4f4
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC242_IN_SEL_CFG
    addr: 0x4f8
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC243_IN_SEL_CFG
    addr: 0x4fc
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC244_IN_SEL_CFG
    addr: 0x500
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC245_IN_SEL_CFG
    addr: 0x504
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC246_IN_SEL_CFG
    addr: 0x508
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC247_IN_SEL_CFG
    addr: 0x50c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC248_IN_SEL_CFG
    addr: 0x510
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC249_IN_SEL_CFG
    addr: 0x514
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC250_IN_SEL_CFG
    addr: 0x518
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC251_IN_SEL_CFG
    addr: 0x51c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC252_IN_SEL_CFG
    addr: 0x520
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC253_IN_SEL_CFG
    addr: 0x524
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC254_IN_SEL_CFG
    addr: 0x528
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC255_IN_SEL_CFG
    addr: 0x52c
    size_bits: 32
    fields:
    - !Field
      name: IN_SEL
      bit_offset: 0
      bit_width: 6
      description: select one of the 256 inputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: revert the value of the input if you want to revert  please set
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL
      bit_offset: 7
      bit_width: 1
      description: if the slow signal bypass the io matrix or not if you want  setting
        the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_OUT_SEL_CFG
    addr: 0x530
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_OUT_SEL_CFG
    addr: 0x534
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_OUT_SEL_CFG
    addr: 0x538
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_OUT_SEL_CFG
    addr: 0x53c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_OUT_SEL_CFG
    addr: 0x540
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_OUT_SEL_CFG
    addr: 0x544
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_OUT_SEL_CFG
    addr: 0x548
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_OUT_SEL_CFG
    addr: 0x54c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_OUT_SEL_CFG
    addr: 0x550
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_OUT_SEL_CFG
    addr: 0x554
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_OUT_SEL_CFG
    addr: 0x558
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_OUT_SEL_CFG
    addr: 0x55c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_OUT_SEL_CFG
    addr: 0x560
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_OUT_SEL_CFG
    addr: 0x564
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_OUT_SEL_CFG
    addr: 0x568
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_OUT_SEL_CFG
    addr: 0x56c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_OUT_SEL_CFG
    addr: 0x570
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_OUT_SEL_CFG
    addr: 0x574
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_OUT_SEL_CFG
    addr: 0x578
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_OUT_SEL_CFG
    addr: 0x57c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_OUT_SEL_CFG
    addr: 0x580
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_OUT_SEL_CFG
    addr: 0x584
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_OUT_SEL_CFG
    addr: 0x588
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_OUT_SEL_CFG
    addr: 0x58c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_OUT_SEL_CFG
    addr: 0x590
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_OUT_SEL_CFG
    addr: 0x594
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_OUT_SEL_CFG
    addr: 0x598
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_OUT_SEL_CFG
    addr: 0x59c
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_OUT_SEL_CFG
    addr: 0x5a0
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_OUT_SEL_CFG
    addr: 0x5a4
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_OUT_SEL_CFG
    addr: 0x5a8
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_OUT_SEL_CFG
    addr: 0x5ac
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_OUT_SEL_CFG
    addr: 0x5b0
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_OUT_SEL_CFG
    addr: 0x5b4
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_OUT_SEL_CFG
    addr: 0x5b8
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_OUT_SEL_CFG
    addr: 0x5bc
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_OUT_SEL_CFG
    addr: 0x5c0
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_OUT_SEL_CFG
    addr: 0x5c4
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_OUT_SEL_CFG
    addr: 0x5c8
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_OUT_SEL_CFG
    addr: 0x5cc
    size_bits: 32
    fields:
    - !Field
      name: OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: select one of the 256 output to 4 GPIO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INV_SEL
      bit_offset: 9
      bit_width: 1
      description: invert the output value  if you want to revert the output value  setting
        the value to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: weather using the logical oen signal or not using the value setting
        by the register
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: invert the output enable value  if you want to revert the output
        enable value  setting the value to 1
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO_SD
  description: Sigma-Delta Modulation
  base_addr: 0x3ff44f00
  size: 0x2c
  registers:
  - !Register
    name: SIGMADELTA0
    addr: 0x0
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD0_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA1
    addr: 0x4
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD1_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD1_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA2
    addr: 0x8
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD2_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD2_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA3
    addr: 0xc
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD3_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD3_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA4
    addr: 0x10
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD4_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD4_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA5
    addr: 0x14
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD5_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD5_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA6
    addr: 0x18
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD6_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD6_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA7
    addr: 0x1c
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: GPIO_SD7_IN
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_SD7_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_CG
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: GPIO_SD_CLK_EN
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_MISC
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: GPIO_SPI_SWAP
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_VERSION
    addr: 0x28
    size_bits: 32
    reset_value: 0x1506190
    fields:
    - !Field
      name: GPIO_SD_DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: HINF
  description: Peripheral HINF
  base_addr: 0x3ff4b000
  size: 0x34
  registers:
  - !Register
    name: CFG_DATA0
    addr: 0x0
    size_bits: 32
    reset_value: 0x22226666
    fields:
    - !Field
      name: USER_ID_FN1
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVICE_ID_FN1
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG_DATA1
    addr: 0x4
    size_bits: 32
    reset_value: 0x1110011
    fields:
    - !Field
      name: SDIO_ENABLE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_IOREADY1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGHSPEED_ENABLE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGHSPEED_MODE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_CD_ENABLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_IOREADY2
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_INT_MASK
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IOENABLE2
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CD_DISABLE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FUNC1_EPS
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EMP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IOENABLE1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO20_CONF0
      bit_offset: 12
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_VER
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC2_EPS
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO20_CONF1
      bit_offset: 29
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG_DATA7
    addr: 0x1c
    size_bits: 32
    reset_value: 0x20000
    fields:
    - !Field
      name: PIN_STATE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIP_STATE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_RST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_IOREADY0
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF0
    addr: 0x20
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF1
    addr: 0x24
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF2
    addr: 0x28
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W2
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF3
    addr: 0x2c
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W3
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF4
    addr: 0x30
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W4
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF5
    addr: 0x34
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W5
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF6
    addr: 0x38
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W6
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CIS_CONF7
    addr: 0x3c
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CIS_CONF_W7
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG_DATA16
    addr: 0x40
    size_bits: 32
    reset_value: 0x33336666
    fields:
    - !Field
      name: USER_ID_FN2
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVICE_ID_FN2
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x15030200
    fields:
    - !Field
      name: SDIO_DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: I2C0
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x3ff53000
  size: 0x9c
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the  low level width of SCL
        clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x4
    size_bits: 32
    reset_value: 0x3
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: '1: normally ouput sda data   0: exchange the function of sda_o
        and sda_oe (sda_o is the original internal output sda signal sda_oe is the
        enable bit for the internal output sda signal)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: '1: normally ouput scl clock  0: exchange the function of scl_o
        and scl_oe (scl_o is the original internal output scl signal  scl_oe is the
        enable bit for the internal output scl signal)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: Set this bit to sample data in SCL low level. clear this bit to
        sample data in SCL high level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to configure the module as i2c master  clear this
        bit to configure the module as i2c slave.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start sending data in txfifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: 'This bit is used to control the sending mode for  data need to
        be send. 1: receive data from most significant bit    0: receive data from
        least significant bit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'This bit is used to control the storage mode for received datas.
        1: receive data from most significant bit    0: receive data from least significant
        bit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: This is the clock gating control bit for reading or writing registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: ACK_REC
      bit_offset: 0
      bit_width: 1
      description: This register stores the value of ACK bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'when in slave mode  1: master read slave  0: master write slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT
      bit_offset: 2
      bit_width: 1
      description: when I2C takes more than time_out_reg clocks to receive a data
        then this register changes to high level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: when I2C lost control of SDA line  this register changes to high
        level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: 1:I2C bus is busy transferring data. 0:I2C bus is in idle state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: when configured as i2c slave  and the address send by master is
        equal to slave's address  then this bit will be high level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS
      bit_offset: 6
      bit_width: 1
      description: This register changes to high level when one byte is transferred.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: This register represent the amount of data need to send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: This register stores the amount of received data  in ram.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: 'This register stores the value of state machine for i2c module.  3''h0:
        SCL_MAIN_IDLE  3''h1: SCL_ADDRESS_SHIFT 3''h2: SCL_ACK_ADDRESS  3''h3: SCL_RX_DATA  3''h4
        SCL_TX_DATA  3''h5:SCL_SEND_ACK 3''h6:SCL_WAIT_ACK'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: 'This register stores the value of state machine to produce SCL.
        3''h0: SCL_IDLE  3''h1:SCL_START   3''h2:SCL_LOW_EDGE  3''h3: SCL_LOW   3''h4:SCL_HIGH_EDGE   3''h5:SCL_HIGH  3''h6:SCL_STOP'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIME_OUT
      bit_offset: 0
      bit_width: 20
      description: This register is used to configure the max clock number of receiving  a
        data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: when configured as i2c slave  this register is used to configure
        slave's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This register is used to enable slave 10bit address mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXFIFO_ST
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 5
      description: This is the offset address of the last receiving data as described
        in nonfifo_rx_thres_register.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_END_ADDR
      bit_offset: 5
      bit_width: 5
      description: This is the offset address of the first receiving data as described
        in nonfifo_rx_thres_register.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 10
      bit_width: 5
      description: This is the offset address of the first  sending data as described
        in nonfifo_tx_thres register.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_END_ADDR
      bit_offset: 15
      bit_width: 5
      description: This is the offset address of the last  sending data as described
        in nonfifo_tx_thres register.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x18
    size_bits: 32
    reset_value: 0x155408b
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 5
      bit_width: 5
      description: Config txfifo empty threhd value when using apb fifo access
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enble apb nonfifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: When this bit is set to 1 then the byte after address represent
        the offset address of I2C Slave's ram.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset rx fifo when using apb fifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset tx fifo when using apb fifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_RX_THRES
      bit_offset: 14
      bit_width: 6
      description: when I2C receives more than nonfifo_rx_thres data  it will produce
        rx_send_full_int_raw interrupt and update the current offset address of the
        receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_TX_THRES
      bit_offset: 20
      bit_width: 6
      description: when I2C sends more than nonfifo_tx_thres data  it will produce
        tx_send_empty_int_raw interrupt and update the current offset address of the
        sending data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: The register represent the byte  data read from rxfifo when use
        apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for rxfifo full when use apb fifo
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for txfifo empty when use apb fifo
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for receiving data overflow when use
        apb fifo access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for end_detect_int interrupt. when
        I2C deals with  the END command  it will produce end_detect_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_TRAN_COMP_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for slave_tran_comp_int interrupt.
        when I2C Slave detectsthe STOP bit  it will produce slave_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for arbitration_lost_int interrupt.when
        I2C lost the usage right of I2C BUS it will produce arbitration_lost_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for master_tra_comp_int interrupt.
        when I2C Master sends or receives a byte it will produce master_tran_comp_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for trans_complete_int interrupt.
        when I2C Master finished STOP command  it will produce trans_complete_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for time_out_int interrupt. when I2C
        takes a lot of time to receive a data  it will produce  time_out_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for trans_start_int interrupt. when
        I2C sends the START bit it will produce trans_start_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for ack_err_int interrupt. when I2C
        receives a wrong ACK bit  it will produce ack_err_int interrupt..
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REC_FULL_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for rx_rec_full_int interrupt. when
        I2C receives more data  than nonfifo_rx_thres  it will produce rx_rec_full_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_SEND_EMPTY_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt status bit for tx_send_empty_int interrupt.when
        I2C sends more data than nonfifo_tx_thres  it will produce tx_send_empty_int
        interrupt..
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the txfifo_empty_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the rxfifo_ovf_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the end_detect_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_TRAN_COMP_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the slave_tran_comp_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the arbitration_lost_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the master_tran_comp interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the trans_complete_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the time_out_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the trans_start_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the ack_err_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_REC_FULL_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the rx_rec_full_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_SEND_EMPTY_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_send_empty_int interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for rxfifo_full_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for txfifo_empty_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for rxfifo_ovf_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for end_detect_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_TRAN_COMP_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for slave_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for arbitration_lost_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for master_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for trans_complete_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for time_out_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for trans_start_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for ack_err_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_REC_FULL_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for rx_rec_full_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SEND_EMPTY_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for tx_send_empty_int interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status for rxfifo_full_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status for txfifo_empty_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status for rxfifo_ovf_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status for end_detect_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_TRAN_COMP_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status for slave_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status for arbitration_lost_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status for master_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status for trans_complete_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status for time_out_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status for trans_start_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status for ack_err_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REC_FULL_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status for rx_rec_full_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_SEND_EMPTY_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status for tx_send_empty_int interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num I2C used to hold
        the data after the negedge of SCL.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num I2C used to sample
        data on SDA after the posedge of SCL
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the clock num during SCL is
        low level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x40
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num between the negedge
        of SDA and negedge of SCL for start mark.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x44
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num between the posedge
        of SCL and the negedge of SDA for restart mark.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the clock num after the STOP
        bit's posedge.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num between the posedge
        of SCL and the posedge of SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_FILTER_CFG
    addr: 0x50
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 3
      description: When input SCL's pulse width is smaller than this register value  I2C
        ignores this pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 3
      bit_width: 1
      description: This is the filter enable bit for SCL.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_FILTER_CFG
    addr: 0x54
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 0
      bit_width: 3
      description: When input SCL's pulse width is smaller than this register value  I2C
        ignores this pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 3
      bit_width: 1
      description: This is the filter enable bit for SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xf8
    size_bits: 32
    reset_value: 0x16042000
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_START_ADDR
    addr: 0x100
    size_bits: 32
    fields: []
  - !Register
    name: COMD0
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD8
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD9
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD10
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD11
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD12
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD13
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD14
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD15
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
- !Module
  name: I2C1
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x3ff67000
  size: 0x9c
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the  low level width of SCL
        clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x4
    size_bits: 32
    reset_value: 0x3
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: '1: normally ouput sda data   0: exchange the function of sda_o
        and sda_oe (sda_o is the original internal output sda signal sda_oe is the
        enable bit for the internal output sda signal)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: '1: normally ouput scl clock  0: exchange the function of scl_o
        and scl_oe (scl_o is the original internal output scl signal  scl_oe is the
        enable bit for the internal output scl signal)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: Set this bit to sample data in SCL low level. clear this bit to
        sample data in SCL high level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to configure the module as i2c master  clear this
        bit to configure the module as i2c slave.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start sending data in txfifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: 'This bit is used to control the sending mode for  data need to
        be send. 1: receive data from most significant bit    0: receive data from
        least significant bit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'This bit is used to control the storage mode for received datas.
        1: receive data from most significant bit    0: receive data from least significant
        bit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: This is the clock gating control bit for reading or writing registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: ACK_REC
      bit_offset: 0
      bit_width: 1
      description: This register stores the value of ACK bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'when in slave mode  1: master read slave  0: master write slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT
      bit_offset: 2
      bit_width: 1
      description: when I2C takes more than time_out_reg clocks to receive a data
        then this register changes to high level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: when I2C lost control of SDA line  this register changes to high
        level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: 1:I2C bus is busy transferring data. 0:I2C bus is in idle state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: when configured as i2c slave  and the address send by master is
        equal to slave's address  then this bit will be high level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS
      bit_offset: 6
      bit_width: 1
      description: This register changes to high level when one byte is transferred.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: This register represent the amount of data need to send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: This register stores the amount of received data  in ram.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: 'This register stores the value of state machine for i2c module.  3''h0:
        SCL_MAIN_IDLE  3''h1: SCL_ADDRESS_SHIFT 3''h2: SCL_ACK_ADDRESS  3''h3: SCL_RX_DATA  3''h4
        SCL_TX_DATA  3''h5:SCL_SEND_ACK 3''h6:SCL_WAIT_ACK'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: 'This register stores the value of state machine to produce SCL.
        3''h0: SCL_IDLE  3''h1:SCL_START   3''h2:SCL_LOW_EDGE  3''h3: SCL_LOW   3''h4:SCL_HIGH_EDGE   3''h5:SCL_HIGH  3''h6:SCL_STOP'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIME_OUT
      bit_offset: 0
      bit_width: 20
      description: This register is used to configure the max clock number of receiving  a
        data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: when configured as i2c slave  this register is used to configure
        slave's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This register is used to enable slave 10bit address mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXFIFO_ST
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 5
      description: This is the offset address of the last receiving data as described
        in nonfifo_rx_thres_register.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_END_ADDR
      bit_offset: 5
      bit_width: 5
      description: This is the offset address of the first receiving data as described
        in nonfifo_rx_thres_register.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 10
      bit_width: 5
      description: This is the offset address of the first  sending data as described
        in nonfifo_tx_thres register.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_END_ADDR
      bit_offset: 15
      bit_width: 5
      description: This is the offset address of the last  sending data as described
        in nonfifo_tx_thres register.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x18
    size_bits: 32
    reset_value: 0x155408b
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 5
      bit_width: 5
      description: Config txfifo empty threhd value when using apb fifo access
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enble apb nonfifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: When this bit is set to 1 then the byte after address represent
        the offset address of I2C Slave's ram.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset rx fifo when using apb fifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset tx fifo when using apb fifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_RX_THRES
      bit_offset: 14
      bit_width: 6
      description: when I2C receives more than nonfifo_rx_thres data  it will produce
        rx_send_full_int_raw interrupt and update the current offset address of the
        receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_TX_THRES
      bit_offset: 20
      bit_width: 6
      description: when I2C sends more than nonfifo_tx_thres data  it will produce
        tx_send_empty_int_raw interrupt and update the current offset address of the
        sending data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: The register represent the byte  data read from rxfifo when use
        apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for rxfifo full when use apb fifo
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for txfifo empty when use apb fifo
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for receiving data overflow when use
        apb fifo access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for end_detect_int interrupt. when
        I2C deals with  the END command  it will produce end_detect_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_TRAN_COMP_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for slave_tran_comp_int interrupt.
        when I2C Slave detectsthe STOP bit  it will produce slave_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for arbitration_lost_int interrupt.when
        I2C lost the usage right of I2C BUS it will produce arbitration_lost_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for master_tra_comp_int interrupt.
        when I2C Master sends or receives a byte it will produce master_tran_comp_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for trans_complete_int interrupt.
        when I2C Master finished STOP command  it will produce trans_complete_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for time_out_int interrupt. when I2C
        takes a lot of time to receive a data  it will produce  time_out_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for trans_start_int interrupt. when
        I2C sends the START bit it will produce trans_start_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for ack_err_int interrupt. when I2C
        receives a wrong ACK bit  it will produce ack_err_int interrupt..
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REC_FULL_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for rx_rec_full_int interrupt. when
        I2C receives more data  than nonfifo_rx_thres  it will produce rx_rec_full_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_SEND_EMPTY_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt status bit for tx_send_empty_int interrupt.when
        I2C sends more data than nonfifo_tx_thres  it will produce tx_send_empty_int
        interrupt..
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the txfifo_empty_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the rxfifo_ovf_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the end_detect_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_TRAN_COMP_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the slave_tran_comp_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the arbitration_lost_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the master_tran_comp interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the trans_complete_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the time_out_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the trans_start_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the ack_err_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_REC_FULL_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the rx_rec_full_int interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_SEND_EMPTY_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_send_empty_int interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for rxfifo_full_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for txfifo_empty_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for rxfifo_ovf_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for end_detect_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_TRAN_COMP_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for slave_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for arbitration_lost_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for master_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for trans_complete_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for time_out_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for trans_start_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for ack_err_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_REC_FULL_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for rx_rec_full_int interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SEND_EMPTY_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for tx_send_empty_int interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status for rxfifo_full_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status for txfifo_empty_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status for rxfifo_ovf_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status for end_detect_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_TRAN_COMP_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status for slave_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status for arbitration_lost_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status for master_tran_comp_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status for trans_complete_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status for time_out_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status for trans_start_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status for ack_err_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REC_FULL_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status for rx_rec_full_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_SEND_EMPTY_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status for tx_send_empty_int interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num I2C used to hold
        the data after the negedge of SCL.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num I2C used to sample
        data on SDA after the posedge of SCL
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the clock num during SCL is
        low level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x40
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num between the negedge
        of SDA and negedge of SCL for start mark.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x44
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num between the posedge
        of SCL and the negedge of SDA for restart mark.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the clock num after the STOP
        bit's posedge.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the clock num between the posedge
        of SCL and the posedge of SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_FILTER_CFG
    addr: 0x50
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 3
      description: When input SCL's pulse width is smaller than this register value  I2C
        ignores this pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 3
      bit_width: 1
      description: This is the filter enable bit for SCL.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_FILTER_CFG
    addr: 0x54
    size_bits: 32
    reset_value: 0x8
    fields:
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 0
      bit_width: 3
      description: When input SCL's pulse width is smaller than this register value  I2C
        ignores this pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 3
      bit_width: 1
      description: This is the filter enable bit for SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xf8
    size_bits: 32
    reset_value: 0x16042000
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_START_ADDR
    addr: 0x100
    size_bits: 32
    fields: []
  - !Register
    name: COMD0
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD8
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD9
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD10
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD11
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD12
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD13
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD14
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD15
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command. It consists of three part. op_code
        is the command  : RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent
        the number of data need to be send or data need to be received. ack_check_en  ack_exp
        and ack value are used to control  the ack bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: When command is done in I2C Master mode  this bit changes to high
        level.
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S0
  description: I2S (Inter-IC Sound) Controller
  base_addr: 0x3ff4f000
  size: 0xb4
  registers:
  - !Register
    name: CONF
    addr: 0x8
    size_bits: 32
    reset_value: 0x30300
    fields:
    - !Field
      name: TX_RESET
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RESET
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RESET
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RESET
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_START
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SLAVE_MOD
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SLAVE_MOD
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RIGHT_FIRST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RIGHT_FIRST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_SHIFT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_SHIFT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SHORT_SYNC
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SHORT_SYNC
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_RIGHT
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_RIGHT
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_LOOPBACK
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_PUT_DATA_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WFULL_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REMPTY_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_WFULL_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_REMPTY_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_PUT_DATA_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WFULL_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REMPTY_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_WFULL_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_REMPTY_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PUT_DATA_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WFULL_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_REMPTY_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WFULL_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_REMPTY_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TAKE_DATA_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: PUT_DATA_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_WFULL_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_REMPTY_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_WFULL_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_REMPTY_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMING
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TX_BCK_IN_DELAY
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IN_DELAY
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_IN_DELAY
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IN_DELAY
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SD_IN_DELAY
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_OUT_DELAY
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_OUT_DELAY
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SD_OUT_DELAY
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_OUT_DELAY
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_OUT_DELAY
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DSYNC_SW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DSYNC_SW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE_DELAY
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_IN_INV
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_CONF
    addr: 0x20
    size_bits: 32
    reset_value: 0x1820
    fields:
    - !Field
      name: RX_DATA_NUM
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DATA_NUM
      bit_offset: 6
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSCR_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_MOD
      bit_offset: 13
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_MOD
      bit_offset: 16
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_MOD_FORCE_EN
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_MOD_FORCE_EN
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXEOF_NUM
    addr: 0x24
    size_bits: 32
    reset_value: 0x40
    fields:
    - !Field
      name: RX_EOF_NUM
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_SIGLE_DATA
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: SIGLE_DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_CHAN
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TX_CHAN_MOD
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CHAN_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EOF_DES_ADDR
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: AHB_TEST
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: INLINK_DSCR
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_CONF
    addr: 0x60
    size_bits: 32
    reset_value: 0x100
    fields:
    - !Field
      name: IN_RST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_OWNER
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTFIFO_PUSH
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: OUTFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INFIFO_POP
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: INFIFO_RDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_STATE0
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: LC_STATE0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_STATE1
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: LC_STATE1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_HUNG_CONF
    addr: 0x74
    size_bits: 32
    reset_value: 0x810
    fields:
    - !Field
      name: LC_FIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVSD_CONF0
    addr: 0x80
    size_bits: 32
    reset_value: 0x80007fff
    fields:
    - !Field
      name: CVSD_Y_MAX
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_Y_MIN
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVSD_CONF1
    addr: 0x84
    size_bits: 32
    reset_value: 0xa0500
    fields:
    - !Field
      name: CVSD_SIGMA_MAX
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_SIGMA_MIN
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVSD_CONF2
    addr: 0x88
    size_bits: 32
    reset_value: 0x502a4
    fields:
    - !Field
      name: CVSD_K
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_J
      bit_offset: 3
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_BETA
      bit_offset: 6
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_H
      bit_offset: 16
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLC_CONF0
    addr: 0x8c
    size_bits: 32
    reset_value: 0x8a80339
    fields:
    - !Field
      name: GOOD_PACK_MAX
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: N_ERR_SEG
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: SHIFT_RATE
      bit_offset: 9
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX_SLIDE_SAMPLE
      bit_offset: 12
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: PACK_LEN_8K
      bit_offset: 20
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: N_MIN_ERR
      bit_offset: 25
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLC_CONF1
    addr: 0x90
    size_bits: 32
    reset_value: 0xa0178a05
    fields:
    - !Field
      name: BAD_CEF_ATTEN_PARA
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: BAD_CEF_ATTEN_PARA_SHIFT
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BAD_OLA_WIN2_PARA_SHIFT
      bit_offset: 12
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BAD_OLA_WIN2_PARA
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLIDE_WIN_LEN
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLC_CONF2
    addr: 0x94
    size_bits: 32
    reset_value: 0x28
    fields:
    - !Field
      name: CVSD_SEG_MOD
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN_PERIOD
      bit_offset: 2
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESCO_CONF0
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: ESCO_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CHAN_MOD
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CVSD_DEC_PACK_ERR
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CVSD_PACK_LEN_8K
      bit_offset: 3
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CVSD_INF_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_DEC_START
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_DEC_RESET
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC2DMA_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCO_CONF0
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: SCO_WITH_I2S_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCO_NO_I2S_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_ENC_START
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_ENC_RESET
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0xa0
    size_bits: 32
    reset_value: 0x89
    fields:
    - !Field
      name: TX_PCM_CONF
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_BYPASS
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_CONF
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_BYPASS
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ZEROS_RM_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PD_CONF
    addr: 0xa4
    size_bits: 32
    reset_value: 0xa
    fields:
    - !Field
      name: FIFO_FORCE_PD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_FORCE_PU
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_MEM_FORCE_PU
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF2
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: CAMERA_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TX_WRX2_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TX_SDX2_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE_TEST_EN
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_EN
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_ADC_START_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_VALID_EN
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKM_CONF
    addr: 0xac
    size_bits: 32
    reset_value: 0x4
    fields:
    - !Field
      name: CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_B
      bit_offset: 8
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_A
      bit_offset: 14
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKA_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAMPLE_RATE_CONF
    addr: 0xb0
    size_bits: 32
    reset_value: 0x410186
    fields:
    - !Field
      name: TX_BCK_DIV_NUM
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_DIV_NUM
      bit_offset: 6
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BITS_MOD
      bit_offset: 12
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BITS_MOD
      bit_offset: 18
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: PDM_CONF
    addr: 0xb4
    size_bits: 32
    reset_value: 0x1550020
    fields:
    - !Field
      name: TX_PDM_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCM2PDM_CONV_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDM2PCM_CONV_EN
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_OSR2
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_HP_IN_SHIFT
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_LP_IN_SHIFT
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_IN_SHIFT
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_IN_SHIFT
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_SINC_DSR_16_EN
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_HP_BYPASS
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PDM_FREQ_CONF
    addr: 0xb8
    size_bits: 32
    reset_value: 0xf01e0
    fields:
    - !Field
      name: TX_PDM_FS
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_FP
      bit_offset: 10
      bit_width: 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE
    addr: 0xbc
    size_bits: 32
    reset_value: 0x7
    fields:
    - !Field
      name: TX_IDLE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_FIFO_RESET_BACK
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_FIFO_RESET_BACK
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x1604201
    fields:
    - !Field
      name: I2SDATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S1
  description: I2S (Inter-IC Sound) Controller
  base_addr: 0x3ff6d000
  size: 0xb4
  registers:
  - !Register
    name: CONF
    addr: 0x8
    size_bits: 32
    reset_value: 0x30300
    fields:
    - !Field
      name: TX_RESET
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RESET
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RESET
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RESET
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_START
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SLAVE_MOD
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SLAVE_MOD
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RIGHT_FIRST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RIGHT_FIRST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_SHIFT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_SHIFT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SHORT_SYNC
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SHORT_SYNC
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_RIGHT
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_RIGHT
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_LOOPBACK
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_PUT_DATA_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WFULL_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REMPTY_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_WFULL_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_REMPTY_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_PUT_DATA_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WFULL_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REMPTY_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_WFULL_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_REMPTY_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PUT_DATA_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WFULL_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_REMPTY_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WFULL_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_REMPTY_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TAKE_DATA_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: PUT_DATA_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_WFULL_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_REMPTY_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_WFULL_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_REMPTY_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMING
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TX_BCK_IN_DELAY
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IN_DELAY
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_IN_DELAY
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IN_DELAY
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SD_IN_DELAY
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_OUT_DELAY
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_OUT_DELAY
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SD_OUT_DELAY
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_OUT_DELAY
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_OUT_DELAY
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DSYNC_SW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DSYNC_SW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE_DELAY
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_IN_INV
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_CONF
    addr: 0x20
    size_bits: 32
    reset_value: 0x1820
    fields:
    - !Field
      name: RX_DATA_NUM
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DATA_NUM
      bit_offset: 6
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSCR_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_MOD
      bit_offset: 13
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_MOD
      bit_offset: 16
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_MOD_FORCE_EN
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_MOD_FORCE_EN
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXEOF_NUM
    addr: 0x24
    size_bits: 32
    reset_value: 0x40
    fields:
    - !Field
      name: RX_EOF_NUM
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_SIGLE_DATA
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: SIGLE_DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_CHAN
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TX_CHAN_MOD
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CHAN_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EOF_DES_ADDR
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: AHB_TEST
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: INLINK_DSCR
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_CONF
    addr: 0x60
    size_bits: 32
    reset_value: 0x100
    fields:
    - !Field
      name: IN_RST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_OWNER
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTFIFO_PUSH
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: OUTFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INFIFO_POP
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: INFIFO_RDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_STATE0
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: LC_STATE0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_STATE1
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: LC_STATE1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_HUNG_CONF
    addr: 0x74
    size_bits: 32
    reset_value: 0x810
    fields:
    - !Field
      name: LC_FIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVSD_CONF0
    addr: 0x80
    size_bits: 32
    reset_value: 0x80007fff
    fields:
    - !Field
      name: CVSD_Y_MAX
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_Y_MIN
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVSD_CONF1
    addr: 0x84
    size_bits: 32
    reset_value: 0xa0500
    fields:
    - !Field
      name: CVSD_SIGMA_MAX
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_SIGMA_MIN
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVSD_CONF2
    addr: 0x88
    size_bits: 32
    reset_value: 0x502a4
    fields:
    - !Field
      name: CVSD_K
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_J
      bit_offset: 3
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_BETA
      bit_offset: 6
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_H
      bit_offset: 16
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLC_CONF0
    addr: 0x8c
    size_bits: 32
    reset_value: 0x8a80339
    fields:
    - !Field
      name: GOOD_PACK_MAX
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: N_ERR_SEG
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: SHIFT_RATE
      bit_offset: 9
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX_SLIDE_SAMPLE
      bit_offset: 12
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: PACK_LEN_8K
      bit_offset: 20
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: N_MIN_ERR
      bit_offset: 25
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLC_CONF1
    addr: 0x90
    size_bits: 32
    reset_value: 0xa0178a05
    fields:
    - !Field
      name: BAD_CEF_ATTEN_PARA
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: BAD_CEF_ATTEN_PARA_SHIFT
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BAD_OLA_WIN2_PARA_SHIFT
      bit_offset: 12
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BAD_OLA_WIN2_PARA
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLIDE_WIN_LEN
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLC_CONF2
    addr: 0x94
    size_bits: 32
    reset_value: 0x28
    fields:
    - !Field
      name: CVSD_SEG_MOD
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN_PERIOD
      bit_offset: 2
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESCO_CONF0
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: ESCO_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CHAN_MOD
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CVSD_DEC_PACK_ERR
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CVSD_PACK_LEN_8K
      bit_offset: 3
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESCO_CVSD_INF_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_DEC_START
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_DEC_RESET
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC2DMA_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCO_CONF0
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: SCO_WITH_I2S_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCO_NO_I2S_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_ENC_START
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CVSD_ENC_RESET
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0xa0
    size_bits: 32
    reset_value: 0x89
    fields:
    - !Field
      name: TX_PCM_CONF
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_BYPASS
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_CONF
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_BYPASS
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ZEROS_RM_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PD_CONF
    addr: 0xa4
    size_bits: 32
    reset_value: 0xa
    fields:
    - !Field
      name: FIFO_FORCE_PD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_FORCE_PU
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_MEM_FORCE_PU
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF2
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: CAMERA_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TX_WRX2_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TX_SDX2_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE_TEST_EN
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_EN
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_ADC_START_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_VALID_EN
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKM_CONF
    addr: 0xac
    size_bits: 32
    reset_value: 0x4
    fields:
    - !Field
      name: CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_B
      bit_offset: 8
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_A
      bit_offset: 14
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKA_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAMPLE_RATE_CONF
    addr: 0xb0
    size_bits: 32
    reset_value: 0x410186
    fields:
    - !Field
      name: TX_BCK_DIV_NUM
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_DIV_NUM
      bit_offset: 6
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BITS_MOD
      bit_offset: 12
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BITS_MOD
      bit_offset: 18
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: PDM_CONF
    addr: 0xb4
    size_bits: 32
    reset_value: 0x1550020
    fields:
    - !Field
      name: TX_PDM_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCM2PDM_CONV_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDM2PCM_CONV_EN
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_OSR2
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_PRESCALE
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_HP_IN_SHIFT
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_LP_IN_SHIFT
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_IN_SHIFT
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_IN_SHIFT
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_SINC_DSR_16_EN
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_HP_BYPASS
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PDM_FREQ_CONF
    addr: 0xb8
    size_bits: 32
    reset_value: 0xf01e0
    fields:
    - !Field
      name: TX_PDM_FS
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_FP
      bit_offset: 10
      bit_width: 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE
    addr: 0xbc
    size_bits: 32
    reset_value: 0x7
    fields:
    - !Field
      name: TX_IDLE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_FIFO_RESET_BACK
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_FIFO_RESET_BACK
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x1604201
    fields:
    - !Field
      name: I2SDATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: IO_MUX
  description: Input/Output Multiplexer
  base_addr: 0x3ff49000
  size: 0x94
  registers:
  - !Register
    name: PIN_CTRL
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: CLK1
      bit_offset: 0
      bit_width: 4
      description: 'If you want to output clock for I2S0 to: CLK_OUT1, then set PIN_CTRL[3:0]
        = 0x0; CLK_OUT2, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[7:4] = 0x0; CLK_OUT3,
        then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[11:8] = 0x0. If you want to output
        clock for I2S1 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0xF; CLK_OUT2, then
        set PIN_CTRL[3:0] = 0xF and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0]
        = 0xF and PIN_CTRL[11:8] = 0x0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK2
      bit_offset: 4
      bit_width: 4
      description: 'If you want to output clock for I2S0 to: CLK_OUT1, then set PIN_CTRL[3:0]
        = 0x0; CLK_OUT2, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[7:4] = 0x0; CLK_OUT3,
        then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[11:8] = 0x0. If you want to output
        clock for I2S1 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0xF; CLK_OUT2, then
        set PIN_CTRL[3:0] = 0xF and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0]
        = 0xF and PIN_CTRL[11:8] = 0x0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK3
      bit_offset: 8
      bit_width: 4
      description: 'If you want to output clock for I2S0 to: CLK_OUT1, then set PIN_CTRL[3:0]
        = 0x0; CLK_OUT2, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[7:4] = 0x0; CLK_OUT3,
        then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[11:8] = 0x0. If you want to output
        clock for I2S1 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0xF; CLK_OUT2, then
        set PIN_CTRL[3:0] = 0xF and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0]
        = 0xF and PIN_CTRL[11:8] = 0x0.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO36
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO37
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO38
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO39
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO34
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO35
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO32
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO33
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO25
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO26
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO27
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO14
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO12
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO13
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO15
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO0
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO4
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO16
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO17
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO9
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO10
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO11
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO6
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO7
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO8
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO5
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO18
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO19
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO20
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO21
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO22
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO3
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO1
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO23
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO24
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: enable output; 0: disable
        output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad during sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_DRV
      bit_offset: 5
      bit_width: 2
      description: Select the drive strength of the pad during sleep mode. A higher
        value corresponds with a higher strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do
        not feature an output driver or internal pull- up/pull-down circuitry, therefore,
        their FUN_WPD is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature
        an output driver or internal pull- up/pull- down circuitry, therefore, their
        FUN_WPU is always 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: "Select the drive strength of the pad. A higher value corresponds\
        \ with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed\
        \ drive strength, please see note 8 in Table \u201DNotes on ESP32 Pin Lists\u201D\
        , in ESP32 Datasheet."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: Select the IO_MUX function for this signal. 0 selects Function
        0, 1 selects Function 1, etc.
      read_allowed: true
      write_allowed: true
- !Module
  name: LEDC
  description: LED Control PWM (Pulse Width Modulation)
  base_addr: 0x3ff59000
  size: 0x198
  registers:
  - !Register
    name: HSCH0_CONF0
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH0
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel0.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH0
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel0
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel0
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: This bit is clock gating control signal. when software config LED_PWM
        internal registers  it controls the register clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH0_HPOINT
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH0
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel0 has reached reg_hpoint_hsch0[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH0_DUTY
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH0
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH0_CONF1
    addr: 0xc
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH0
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH0
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch0
        cycles for high speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH0
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH0
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch0 reg_duty_cycle_hsch0 and reg_duty_scale_hsch0
        has been configured. these register won't take effect until set reg_duty_start_hsch0.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH0_DUTY_R
    addr: 0x10
    size_bits: 32
    fields: []
  - !Register
    name: HSCH1_CONF0
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH1
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel1.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH1
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH1
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel1
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH1_HPOINT
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH1
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel1 has reached reg_hpoint_hsch1[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH1_DUTY
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH1
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH1_CONF1
    addr: 0x20
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH1
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH1
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch1
        cycles for high speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH1
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH1
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH1
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1
        has been configured. these register won't take effect until set reg_duty_start_hsch1.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH1_DUTY_R
    addr: 0x24
    size_bits: 32
    fields: []
  - !Register
    name: HSCH2_CONF0
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH2
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel2.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH2
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel2
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH2
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel2
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH2_HPOINT
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH2
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel2 has reached reg_hpoint_hsch2[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH2_DUTY
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH2
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH2_CONF1
    addr: 0x34
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH2
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH2
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch2
        cycles for high speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH2
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH2
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH2
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch2 reg_duty_cycle_hsch2 and reg_duty_scale_hsch2
        has been configured. these register won't take effect until set reg_duty_start_hsch2.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH2_DUTY_R
    addr: 0x38
    size_bits: 32
    fields: []
  - !Register
    name: HSCH3_CONF0
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH3
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel3.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH3
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel3
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH3
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel3
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH3_HPOINT
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH3
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel3 has reached reg_hpoint_hsch3[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH3_DUTY
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH3
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH3_CONF1
    addr: 0x48
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH3
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH3
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch3
        cycles for high speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH3
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH3
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH3
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch3 reg_duty_cycle_hsch3 and reg_duty_scale_hsch3
        has been configured. these register won't take effect until set reg_duty_start_hsch3.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH3_DUTY_R
    addr: 0x4c
    size_bits: 32
    fields: []
  - !Register
    name: HSCH4_CONF0
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH4
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel4.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH4
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel4
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH4
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel4
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH4_HPOINT
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH4
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel4 has reached reg_hpoint_hsch4[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH4_DUTY
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH4
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH4_CONF1
    addr: 0x5c
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH4
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH4
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch4
        cycles for high speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH4
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH4
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH4
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1
        has been configured. these register won't take effect until set reg_duty_start_hsch1.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH4_DUTY_R
    addr: 0x60
    size_bits: 32
    fields: []
  - !Register
    name: HSCH5_CONF0
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH5
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel5.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH5
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH5
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel5
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH5_HPOINT
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH5
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel5 has reached reg_hpoint_hsch5[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH5_DUTY
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH5
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH5_CONF1
    addr: 0x70
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH5
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH5
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch5
        cycles for high speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH5
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH5
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH5
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch5 reg_duty_cycle_hsch5 and reg_duty_scale_hsch5
        has been configured. these register won't take effect until set reg_duty_start_hsch5.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH5_DUTY_R
    addr: 0x74
    size_bits: 32
    fields: []
  - !Register
    name: HSCH6_CONF0
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH6
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel6.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH6
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel6
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH6
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel6
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH6_HPOINT
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH6
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel6 has reached reg_hpoint_hsch6[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH6_DUTY
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH6
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel6.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH6_CONF1
    addr: 0x84
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH6
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH6
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch6
        cycles for high speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH6
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH6
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH6
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1
        has been configured. these register won't take effect until set reg_duty_start_hsch1.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH6_DUTY_R
    addr: 0x88
    size_bits: 32
    fields: []
  - !Register
    name: HSCH7_CONF0
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_HSCH7
      bit_offset: 0
      bit_width: 2
      description: 'There are four high speed timers  the two bits are used to select
        one of them for high speed channel7.  2''b00: seletc hstimer0.   2''b01: select
        hstimer1.  2''b10: select hstimer2.    2''b11: select hstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_HSCH7
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for high speed channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_HSCH7
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when high speed channel7
        is off.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH7_HPOINT
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_HSCH7
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when htimerx(x=[0 3]) selected
        by high speed channel7 has reached reg_hpoint_hsch7[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH7_DUTY
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: DUTY_HSCH7
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for high speed channel7.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSCH7_CONF1
    addr: 0x98
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_HSCH7
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        high speed channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_HSCH7
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch7
        cycles for high speed channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_HSCH7
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for high speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_HSCH7
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for high speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_HSCH7
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1
        has been configured. these register won't take effect until set reg_duty_start_hsch1.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSCH7_DUTY_R
    addr: 0x9c
    size_bits: 32
    fields: []
  - !Register
    name: LSCH0_CONF0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH0
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel0.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH0
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel0
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH0_HPOINT and LEDC_LSCH0_DUTY
        for low speed channel0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH0_HPOINT
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH0
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel0 has reached reg_hpoint_lsch0[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH0_DUTY
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH0
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH0_CONF1
    addr: 0xac
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH0
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH0
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch0
        cycles for low speed channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH0
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH0
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1
        has been configured. these register won't take effect until set reg_duty_start_hsch1.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH0_DUTY_R
    addr: 0xb0
    size_bits: 32
    fields: []
  - !Register
    name: LSCH1_CONF0
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH1
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel1.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH1
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH1
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel1
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH1
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH1_HPOINT and LEDC_LSCH1_DUTY
        for low speed channel1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH1_HPOINT
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH1
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel1 has reached reg_hpoint_lsch1[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH1_DUTY
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH1
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH1_CONF1
    addr: 0xc0
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH1
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH1
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch1
        cycles for low speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH1
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH1
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH1
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1
        has been configured. these register won't take effect until set reg_duty_start_hsch1.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH1_DUTY_R
    addr: 0xc4
    size_bits: 32
    fields: []
  - !Register
    name: LSCH2_CONF0
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH2
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel2.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH2
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH2
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel2
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH2
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH2_HPOINT and LEDC_LSCH2_DUTY
        for low speed channel2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH2_HPOINT
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH2
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel2 has reached reg_hpoint_lsch2[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH2_DUTY
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH2
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH2_CONF1
    addr: 0xd4
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH2
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH2
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch2
        cycles for low speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH2
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH2
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH2
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch2 reg_duty_cycle_hsch2 and reg_duty_scale_hsch2
        has been configured. these register won't take effect until set reg_duty_start_hsch2.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH2_DUTY_R
    addr: 0xd8
    size_bits: 32
    fields: []
  - !Register
    name: LSCH3_CONF0
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH3
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel3.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH3
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH3
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel3
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH3
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH3_HPOINT and LEDC_LSCH3_DUTY
        for low speed channel3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH3_HPOINT
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH3
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel3 has reached reg_hpoint_lsch3[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH3_DUTY
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH3
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH3_CONF1
    addr: 0xe8
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH3
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH3
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch3
        cycles for low speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH3
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH3
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH3
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch3 reg_duty_cycle_hsch3 and reg_duty_scale_hsch3
        has been configured. these register won't take effect until set reg_duty_start_hsch3.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH3_DUTY_R
    addr: 0xec
    size_bits: 32
    fields: []
  - !Register
    name: LSCH4_CONF0
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH4
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel4.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH4
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH4
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel4
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH4
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH4_HPOINT and LEDC_LSCH4_DUTY
        for low speed channel4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH4_HPOINT
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH4
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel4 has reached reg_hpoint_lsch4[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH4_DUTY
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH4
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH4_CONF1
    addr: 0xfc
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH4
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH4
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch4
        cycles for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH4
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH4
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH4
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch4  reg_duty_cycle_hsch4 and reg_duty_scale_hsch4
        has been configured. these register won't take effect until set reg_duty_start_hsch4.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH4_DUTY_R
    addr: 0x100
    size_bits: 32
    fields: []
  - !Register
    name: LSCH5_CONF0
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH5
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel5.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH5
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH5
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel5
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH5
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH5_HPOINT and LEDC_LSCH5_DUTY
        for low speed channel5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH5_HPOINT
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH5
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel5 has reached reg_hpoint_lsch5[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH5_DUTY
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH5
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH5_CONF1
    addr: 0x110
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH5
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH5
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch5
        cycles for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH5
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH5
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH5
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch4  reg_duty_cycle_hsch4 and reg_duty_scale_hsch4
        has been configured. these register won't take effect until set reg_duty_start_hsch4.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH5_DUTY_R
    addr: 0x114
    size_bits: 32
    fields: []
  - !Register
    name: LSCH6_CONF0
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH6
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel6.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH6
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH6
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel6
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH6
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH6_HPOINT and LEDC_LSCH6_DUTY
        for low speed channel6.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH6_HPOINT
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH6
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel6 has reached reg_hpoint_lsch6[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH6_DUTY
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH6
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel6.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH6_CONF1
    addr: 0x124
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH6
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH6
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch6
        cycles for low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH6
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH6
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH6
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch6  reg_duty_cycle_hsch6 and reg_duty_scale_hsch6
        has been configured. these register won't take effect until set reg_duty_start_hsch6.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH6_DUTY_R
    addr: 0x128
    size_bits: 32
    fields: []
  - !Register
    name: LSCH7_CONF0
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: TIMER_SEL_LSCH7
      bit_offset: 0
      bit_width: 2
      description: 'There are four low speed timers  the two bits are used to select
        one of them for low speed channel7.  2''b00: seletc lstimer0.   2''b01: select
        lstimer1.  2''b10: select lstimer2.    2''b11: select lstimer3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH7
      bit_offset: 2
      bit_width: 1
      description: This is the output enable control bit for low speed channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH7
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when low speed channel7
        is off.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH7
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_LSCH7_HPOINT and LEDC_LSCH7_DUTY
        for low speed channel7.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH7_HPOINT
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: HPOINT_LSCH7
      bit_offset: 0
      bit_width: 20
      description: The output value changes to high when lstimerx(x=[0 3]) selected
        by low speed channel7 has reached reg_hpoint_lsch7[19:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH7_DUTY
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: DUTY_LSCH7
      bit_offset: 0
      bit_width: 25
      description: This register represents the current duty of the output signal
        for low speed channel7.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH7_CONF1
    addr: 0x138
    size_bits: 32
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH7
      bit_offset: 0
      bit_width: 10
      description: This register controls the increase or decrease step scale for
        low speed channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH7
      bit_offset: 10
      bit_width: 10
      description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch7
        cycles for low speed channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH7
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the num of increased or decreased
        times for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH7
      bit_offset: 30
      bit_width: 1
      description: This register is used to increase the duty of output signal or
        decrease the duty of output signal for low speed channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH7
      bit_offset: 31
      bit_width: 1
      description: When reg_duty_num_hsch4  reg_duty_cycle_hsch4 and reg_duty_scale_hsch4
        has been configured. these register won't take effect until set reg_duty_start_hsch4.
        this bit is automatically cleared by hardware.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH7_DUTY_R
    addr: 0x13c
    size_bits: 32
    fields: []
  - !Register
    name: HSTIMER0_CONF
    addr: 0x140
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: HSTIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in high speed timer0.
        the counter range is [0 2**reg_hstimer0_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_HSTIMER0
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in high
        speed timer0 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER0_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in high speed timer0
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER0_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset high speed timer0 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_HSTIMER0
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose apb_clk or ref_tick for high speed timer0.
        1'b1:apb_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER0_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSTIMER0_VALUE
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER0_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in high speed timer0
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSTIMER1_CONF
    addr: 0x148
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: HSTIMER1_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in high speed timer1.
        the counter range is [0 2**reg_hstimer1_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_HSTIMER1
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in high
        speed timer1 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER1_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in high speed timer1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER1_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset high speed timer1 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_HSTIMER1
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose apb_clk or ref_tick for high speed timer1.
        1'b1:apb_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER1_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSTIMER1_VALUE
    addr: 0x14c
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER1_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in high speed timer1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSTIMER2_CONF
    addr: 0x150
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: HSTIMER2_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in high speed timer2.
        the counter range is [0 2**reg_hstimer2_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_HSTIMER2
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in high
        speed timer2 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER2_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in high speed timer2
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER2_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset high speed timer2 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_HSTIMER2
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose apb_clk or ref_tick for high speed timer2.
        1'b1:apb_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER2_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSTIMER2_VALUE
    addr: 0x154
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER2_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in high speed timer2
      read_allowed: true
      write_allowed: false
  - !Register
    name: HSTIMER3_CONF
    addr: 0x158
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: HSTIMER3_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in high speed timer3.
        the counter range is [0 2**reg_hstimer3_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_HSTIMER3
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in high
        speed timer3 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER3_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in high speed timer3
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER3_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset high speed timer3 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_HSTIMER3
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose apb_clk or ref_tick for high speed timer3.
        1'b1:apb_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER3_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: HSTIMER3_VALUE
    addr: 0x15c
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER3_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in high speed timer3
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER0_CONF
    addr: 0x160
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: LSTIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in low speed timer0.
        the counter range is [0 2**reg_lstimer0_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_LSTIMER0
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in low
        speed timer0 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in low speed timer0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset low speed timer0 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER0
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose slow_clk or ref_tick for low speed timer0.
        1'b1:slow_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_PARA_UP
      bit_offset: 26
      bit_width: 1
      description: Set this bit  to update  reg_div_num_lstime0 and  reg_lstimer0_lim.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSTIMER0_VALUE
    addr: 0x164
    size_bits: 32
    fields:
    - !Field
      name: LSTIMER0_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in low speed timer0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER1_CONF
    addr: 0x168
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: LSTIMER1_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in low speed timer1.
        the counter range is [0 2**reg_lstimer1_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_LSTIMER1
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in low
        speed timer1 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in low speed timer1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset low speed timer1 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER1
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose slow_clk or ref_tick for low speed timer1.
        1'b1:slow_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_PARA_UP
      bit_offset: 26
      bit_width: 1
      description: Set this bit  to update  reg_div_num_lstime1 and  reg_lstimer1_lim.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSTIMER1_VALUE
    addr: 0x16c
    size_bits: 32
    fields:
    - !Field
      name: LSTIMER1_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in low speed timer1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER2_CONF
    addr: 0x170
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: LSTIMER2_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in low speed timer2.
        the counter range is [0 2**reg_lstimer2_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_LSTIMER2
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in low
        speed timer2 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in low speed timer2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset low speed timer2 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER2
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose slow_clk or ref_tick for low speed timer2.
        1'b1:slow_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_PARA_UP
      bit_offset: 26
      bit_width: 1
      description: Set this bit  to update  reg_div_num_lstime2 and  reg_lstimer2_lim.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSTIMER2_VALUE
    addr: 0x174
    size_bits: 32
    fields:
    - !Field
      name: LSTIMER2_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in low speed timer2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER3_CONF
    addr: 0x178
    size_bits: 32
    reset_value: 0x1000000
    fields:
    - !Field
      name: LSTIMER3_DUTY_RES
      bit_offset: 0
      bit_width: 5
      description: This register controls the range of the counter in low speed timer3.
        the counter range is [0 2**reg_lstimer3_lim] the max bit width for counter
        is 20.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_NUM_LSTIMER3
      bit_offset: 5
      bit_width: 18
      description: This register is used to configure parameter for divider in low
        speed timer3 the least significant eight bits represent the decimal part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_PAUSE
      bit_offset: 23
      bit_width: 1
      description: This bit is used to pause the counter in low speed timer3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_RST
      bit_offset: 24
      bit_width: 1
      description: This bit is used to reset low speed timer3 the counter will be
        0 after reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER3
      bit_offset: 25
      bit_width: 1
      description: This bit is used to choose slow_clk or ref_tick for low speed timer3.
        1'b1:slow_clk  0:ref_tick
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_PARA_UP
      bit_offset: 26
      bit_width: 1
      description: Set this bit  to update  reg_div_num_lstime3 and  reg_lstimer3_lim.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_LIM
      bit_offset: 31
      bit_width: 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSTIMER3_VALUE
    addr: 0x17c
    size_bits: 32
    fields:
    - !Field
      name: LSTIMER3_CNT
      bit_offset: 0
      bit_width: 20
      description: software can read this register to get the current counter value
        in low speed timer3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x180
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER0_OVF_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for high speed channel0  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSTIMER1_OVF_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for high speed channel1  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSTIMER2_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for high speed channel2  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSTIMER3_OVF_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for high speed channel3  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER0_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for low speed channel0  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER1_OVF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The interrupt raw bit for low speed channel1  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER2_OVF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The interrupt raw bit for low speed channel2  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER3_OVF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The interrupt raw bit for low speed channel3  counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH0_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The interrupt raw bit for high speed channel 0 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH1_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The interrupt raw bit for high speed channel 1 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH2_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The interrupt raw bit for high speed channel 2 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH3_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The interrupt raw bit for high speed channel 3 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH4_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The interrupt raw bit for high speed channel 4 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH5_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The interrupt raw bit for high speed channel 5 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH6_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The interrupt raw bit for high speed channel 6 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH7_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for high speed channel 7 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The interrupt raw bit for low speed channel 0 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The interrupt raw bit for low speed channel 1 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: The interrupt raw bit for low speed channel 2 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: The interrupt raw bit for low speed channel 3 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: The interrupt raw bit for low speed channel 4 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_RAW
      bit_offset: 21
      bit_width: 1
      description: The interrupt raw bit for low speed channel 5 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH6_INT_RAW
      bit_offset: 22
      bit_width: 1
      description: The interrupt raw bit for low speed channel 6 duty change done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH7_INT_RAW
      bit_offset: 23
      bit_width: 1
      description: The interrupt raw bit for low speed channel 7 duty change done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x184
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER0_OVF_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The interrupt status bit for high speed channel0  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSTIMER1_OVF_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The interrupt status bit for high speed channel1  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSTIMER2_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The interrupt status bit for high speed channel2  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSTIMER3_OVF_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The interrupt status bit for high speed channel3  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER0_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The interrupt status bit for low speed channel0  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER1_OVF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The interrupt status bit for low speed channel1  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER2_OVF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The interrupt status bit for low speed channel2  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER3_OVF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The interrupt status bit for low speed channel3  counter overflow
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH0_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The interrupt status bit for high speed channel 0 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH1_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The interrupt status bit for high speed channel 1 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH2_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The interrupt status bit for high speed channel 2 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH3_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The interrupt status bit for high speed channel 3 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH4_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The interrupt status bit for high speed channel 4 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH5_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The interrupt status bit for high speed channel 5 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH6_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The interrupt status bit for high speed channel 6 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_HSCH7_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The interrupt status bit for high speed channel 7 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The interrupt status bit for low speed channel 0 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The interrupt status bit for low speed channel 1 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_ST
      bit_offset: 18
      bit_width: 1
      description: The interrupt status bit for low speed channel 2 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_ST
      bit_offset: 19
      bit_width: 1
      description: The interrupt status bit for low speed channel 3 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_ST
      bit_offset: 20
      bit_width: 1
      description: The interrupt status bit for low speed channel 4 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_ST
      bit_offset: 21
      bit_width: 1
      description: The interrupt status bit for low speed channel 5 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH6_INT_ST
      bit_offset: 22
      bit_width: 1
      description: The interrupt status bit for low speed channel 6 duty change done
        event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH7_INT_ST
      bit_offset: 23
      bit_width: 1
      description: The interrupt status bit for low speed channel 7 duty change done
        event
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x188
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER0_OVF_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for high speed channel0  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER1_OVF_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for high speed channel1  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER2_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for high speed channel2  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTIMER3_OVF_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for high speed channel3  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for low speed channel0  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_OVF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for low speed channel1  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_OVF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for low speed channel2  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_OVF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for low speed channel3  counter overflow
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH0_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for high speed channel 0 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH1_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for high speed channel 1 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH2_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for high speed channel 2 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH3_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for high speed channel 3 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH4_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for high speed channel 4 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH5_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enable bit for high speed channel 5 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH6_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enable bit for high speed channel 6 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH7_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enable bit for high speed channel 7 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enable bit for low speed channel 0 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enable bit for low speed channel 1 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The interrupt enable bit for low speed channel 2 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The interrupt enable bit for low speed channel 3 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: The interrupt enable bit for low speed channel 4 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_ENA
      bit_offset: 21
      bit_width: 1
      description: The interrupt enable bit for low speed channel 5 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH6_INT_ENA
      bit_offset: 22
      bit_width: 1
      description: The interrupt enable bit for low speed channel 6 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH7_INT_ENA
      bit_offset: 23
      bit_width: 1
      description: The interrupt enable bit for low speed channel 7 duty change done
        interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x18c
    size_bits: 32
    fields:
    - !Field
      name: HSTIMER0_OVF_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this  bit to clear  high speed channel0  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: HSTIMER1_OVF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this  bit to clear  high speed channel1  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: HSTIMER2_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this  bit to clear  high speed channel2  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: HSTIMER3_OVF_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this  bit to clear  high speed channel3  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER0_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this  bit to clear  low speed channel0  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER1_OVF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this  bit to clear  low speed channel1  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER2_OVF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this  bit to clear  low speed channel2  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER3_OVF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this  bit to clear  low speed channel3  counter overflow interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH0_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this  bit to clear  high speed channel 0 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH1_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this  bit to clear  high speed channel 1 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH2_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this  bit to clear  high speed channel 2 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH3_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this  bit to clear  high speed channel 3 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH4_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this  bit to clear  high speed channel 4 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH5_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this  bit to clear  high speed channel 5 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH6_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this  bit to clear  high speed channel 6 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_HSCH7_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this  bit to clear  high speed channel 7 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this  bit to clear  low speed channel 0 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this  bit to clear  low speed channel 1 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this  bit to clear  low speed channel 2 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this  bit to clear  low speed channel 3 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: Set this  bit to clear  low speed channel 4 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_CLR
      bit_offset: 21
      bit_width: 1
      description: Set this  bit to clear  low speed channel 5 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH6_INT_CLR
      bit_offset: 22
      bit_width: 1
      description: Set this  bit to clear  low speed channel 6 duty change done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH7_INT_CLR
      bit_offset: 23
      bit_width: 1
      description: Set this  bit to clear  low speed channel 7 duty change done interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF
    addr: 0x190
    size_bits: 32
    fields:
    - !Field
      name: APB_CLK_SEL
      bit_offset: 0
      bit_width: 1
      description: This bit is used to set the frequency of slow_clk. 1'b1:80mhz  1'b0:8mhz
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    reset_value: 0x16031700
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This register represents the version .
      read_allowed: true
      write_allowed: true
- !Module
  name: PWM0
  description: Motor Control PWM
  base_addr: 0x3ff5e000
  size: 0x128
  registers:
  - !Register
    name: CLK_CFG
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: CLK_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG0
    addr: 0x4
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER0_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG1
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_SYNC
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_CFG0
    addr: 0x14
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER1_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_CFG1
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_SYNC
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_STATUS
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_CFG0
    addr: 0x24
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER2_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_CFG1
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_SYNC
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER_SYNCI_CFG
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCISEL
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCISEL
      bit_offset: 3
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCISEL
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI0_INVERT
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI1_INVERT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI2_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPERATOR_TIMERSEL
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OPERATOR0_TIMERSEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR1_TIMERSEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR2_TIMERSEL
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_STMP_CFG
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_A
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_B
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: GEN0_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_CFG0
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: GEN0_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_FORCE
    addr: 0x4c
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN0_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_A
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_B
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_CFG
    addr: 0x58
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT0_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_FED_CFG
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: DT0_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_RED_CFG
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: DT0_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER0_CFG
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: CARRIER0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG0
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: FH0_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG1
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: FH0_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_STATUS
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: FH0_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN1_STMP_CFG
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_A
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_B
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: GEN1_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_CFG0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: GEN1_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_FORCE
    addr: 0x84
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN1_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_A
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_B
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_CFG
    addr: 0x90
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT1_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_FED_CFG
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: DT1_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_RED_CFG
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: DT1_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER1_CFG
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: CARRIER1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: FH1_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG1
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: FH1_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_STATUS
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: FH1_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN2_STMP_CFG
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_A
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_B
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: GEN2_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_CFG0
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: GEN2_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_FORCE
    addr: 0xbc
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN2_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_A
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_B
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_CFG
    addr: 0xc8
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT2_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_FED_CFG
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: DT2_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_RED_CFG
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: DT2_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER2_CFG
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: CARRIER2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG0
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: FH2_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG1
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: FH2_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_STATUS
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: FH2_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: FAULT_DETECT
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: F0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F0_POLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_POLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_POLE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_F0
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F2
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_TIMER_CFG
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_SEL
      bit_offset: 2
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNC_SW
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_TIMER_PHASE
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_PHASE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAP_CH0_CFG
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH1_CFG
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: CAP1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH2_CFG
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: CAP2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH0
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: CAP0_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH1
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: CAP1_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH2
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: CAP2_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_STATUS
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EDGE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_EDGE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_EDGE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPDATE_CFG
    addr: 0x10c
    size_bits: 32
    reset_value: 0x55
    fields:
    - !Field
      name: GLOBAL_UP_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLOBAL_FORCE_UP
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_UP_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_FORCE_UP
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_UP_EN
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_FORCE_UP
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_UP_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_FORCE_UP
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_OST_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_OST_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_OST_INT_ENA
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_INT_ENA
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_INT_ENA
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_INT_ENA
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_RAW
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_RAW
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_RAW
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_RAW
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_ST
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_ST
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_ST
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_ST
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_OST_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_OST_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_OST_INT_CLR
      bit_offset: 26
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP0_INT_CLR
      bit_offset: 27
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP1_INT_CLR
      bit_offset: 28
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP2_INT_CLR
      bit_offset: 29
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLK
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x124
    size_bits: 32
    reset_value: 0x2107230
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: PWM1
  description: Motor Control PWM
  base_addr: 0x3ff6c000
  size: 0x128
  registers:
  - !Register
    name: CLK_CFG
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: CLK_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG0
    addr: 0x4
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER0_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG1
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_SYNC
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_CFG0
    addr: 0x14
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER1_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_CFG1
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_SYNC
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_STATUS
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_CFG0
    addr: 0x24
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER2_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_CFG1
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_SYNC
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER_SYNCI_CFG
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCISEL
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCISEL
      bit_offset: 3
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCISEL
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI0_INVERT
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI1_INVERT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI2_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPERATOR_TIMERSEL
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OPERATOR0_TIMERSEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR1_TIMERSEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR2_TIMERSEL
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_STMP_CFG
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_A
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_B
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: GEN0_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_CFG0
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: GEN0_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_FORCE
    addr: 0x4c
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN0_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_A
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_B
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_CFG
    addr: 0x58
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT0_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_FED_CFG
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: DT0_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_RED_CFG
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: DT0_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER0_CFG
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: CARRIER0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG0
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: FH0_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG1
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: FH0_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_STATUS
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: FH0_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN1_STMP_CFG
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_A
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_B
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: GEN1_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_CFG0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: GEN1_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_FORCE
    addr: 0x84
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN1_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_A
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_B
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_CFG
    addr: 0x90
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT1_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_FED_CFG
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: DT1_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_RED_CFG
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: DT1_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER1_CFG
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: CARRIER1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: FH1_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG1
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: FH1_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_STATUS
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: FH1_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN2_STMP_CFG
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_A
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_B
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: GEN2_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_CFG0
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: GEN2_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_FORCE
    addr: 0xbc
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN2_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_A
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_B
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_CFG
    addr: 0xc8
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT2_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_FED_CFG
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: DT2_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_RED_CFG
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: DT2_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER2_CFG
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: CARRIER2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG0
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: FH2_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG1
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: FH2_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_STATUS
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: FH2_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: FAULT_DETECT
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: F0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F0_POLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_POLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_POLE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_F0
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F2
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_TIMER_CFG
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_SEL
      bit_offset: 2
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNC_SW
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_TIMER_PHASE
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_PHASE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAP_CH0_CFG
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH1_CFG
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: CAP1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH2_CFG
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: CAP2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH0
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: CAP0_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH1
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: CAP1_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH2
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: CAP2_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_STATUS
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EDGE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_EDGE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_EDGE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPDATE_CFG
    addr: 0x10c
    size_bits: 32
    reset_value: 0x55
    fields:
    - !Field
      name: GLOBAL_UP_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLOBAL_FORCE_UP
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_UP_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_FORCE_UP
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_UP_EN
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_FORCE_UP
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_UP_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_FORCE_UP
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_OST_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_OST_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_OST_INT_ENA
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_INT_ENA
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_INT_ENA
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_INT_ENA
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_RAW
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_RAW
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_RAW
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_RAW
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_ST
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_ST
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_ST
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_ST
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_OST_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_OST_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_OST_INT_CLR
      bit_offset: 26
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP0_INT_CLR
      bit_offset: 27
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP1_INT_CLR
      bit_offset: 28
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP2_INT_CLR
      bit_offset: 29
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLK
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x124
    size_bits: 32
    reset_value: 0x2107230
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: PWM2
  description: Motor Control PWM
  base_addr: 0x3ff6f000
  size: 0x128
  registers:
  - !Register
    name: CLK_CFG
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: CLK_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG0
    addr: 0x4
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER0_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG1
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_SYNC
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_CFG0
    addr: 0x14
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER1_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_CFG1
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_SYNC
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_STATUS
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_CFG0
    addr: 0x24
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER2_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_CFG1
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_SYNC
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER_SYNCI_CFG
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCISEL
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCISEL
      bit_offset: 3
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCISEL
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI0_INVERT
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI1_INVERT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI2_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPERATOR_TIMERSEL
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OPERATOR0_TIMERSEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR1_TIMERSEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR2_TIMERSEL
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_STMP_CFG
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_A
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_B
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: GEN0_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_CFG0
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: GEN0_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_FORCE
    addr: 0x4c
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN0_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_A
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_B
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_CFG
    addr: 0x58
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT0_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_FED_CFG
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: DT0_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_RED_CFG
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: DT0_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER0_CFG
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: CARRIER0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG0
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: FH0_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG1
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: FH0_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_STATUS
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: FH0_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN1_STMP_CFG
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_A
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_B
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: GEN1_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_CFG0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: GEN1_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_FORCE
    addr: 0x84
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN1_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_A
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_B
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_CFG
    addr: 0x90
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT1_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_FED_CFG
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: DT1_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_RED_CFG
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: DT1_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER1_CFG
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: CARRIER1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: FH1_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG1
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: FH1_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_STATUS
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: FH1_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN2_STMP_CFG
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_A
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_B
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: GEN2_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_CFG0
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: GEN2_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_FORCE
    addr: 0xbc
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN2_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_A
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_B
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_CFG
    addr: 0xc8
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT2_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_FED_CFG
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: DT2_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_RED_CFG
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: DT2_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER2_CFG
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: CARRIER2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG0
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: FH2_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG1
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: FH2_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_STATUS
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: FH2_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: FAULT_DETECT
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: F0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F0_POLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_POLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_POLE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_F0
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F2
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_TIMER_CFG
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_SEL
      bit_offset: 2
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNC_SW
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_TIMER_PHASE
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_PHASE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAP_CH0_CFG
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH1_CFG
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: CAP1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH2_CFG
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: CAP2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH0
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: CAP0_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH1
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: CAP1_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH2
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: CAP2_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_STATUS
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EDGE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_EDGE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_EDGE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPDATE_CFG
    addr: 0x10c
    size_bits: 32
    reset_value: 0x55
    fields:
    - !Field
      name: GLOBAL_UP_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLOBAL_FORCE_UP
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_UP_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_FORCE_UP
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_UP_EN
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_FORCE_UP
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_UP_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_FORCE_UP
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_OST_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_OST_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_OST_INT_ENA
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_INT_ENA
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_INT_ENA
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_INT_ENA
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_RAW
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_RAW
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_RAW
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_RAW
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_ST
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_ST
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_ST
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_ST
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_OST_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_OST_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_OST_INT_CLR
      bit_offset: 26
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP0_INT_CLR
      bit_offset: 27
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP1_INT_CLR
      bit_offset: 28
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP2_INT_CLR
      bit_offset: 29
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLK
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x124
    size_bits: 32
    reset_value: 0x2107230
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: PWM3
  description: Motor Control PWM
  base_addr: 0x3ff70000
  size: 0x128
  registers:
  - !Register
    name: CLK_CFG
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: CLK_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG0
    addr: 0x4
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER0_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG1
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_SYNC
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_CFG0
    addr: 0x14
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER1_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_CFG1
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_SYNC
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_STATUS
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: TIMER1_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_CFG0
    addr: 0x24
    size_bits: 32
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER2_PRESCALE
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD
      bit_offset: 8
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_CFG1
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_START
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_MOD
      bit_offset: 3
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_SYNC
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE
      bit_offset: 4
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE_DIRECTION
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TIMER2_VALUE
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_DIRECTION
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER_SYNCI_CFG
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_SYNCISEL
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCISEL
      bit_offset: 3
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCISEL
      bit_offset: 6
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI0_INVERT
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI1_INVERT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI2_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPERATOR_TIMERSEL
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OPERATOR0_TIMERSEL
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR1_TIMERSEL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR2_TIMERSEL
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_STMP_CFG
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_A
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: GEN0_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_TSTMP_B
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: GEN0_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_CFG0
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: GEN0_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_FORCE
    addr: 0x4c
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN0_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_A
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_B
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_CFG
    addr: 0x58
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT0_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_FED_CFG
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: DT0_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT0_RED_CFG
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: DT0_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER0_CFG
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: CARRIER0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER0_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG0
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: FH0_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_CFG1
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: FH0_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH0_STATUS
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: FH0_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN1_STMP_CFG
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_A
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: GEN1_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_TSTMP_B
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: GEN1_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_CFG0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: GEN1_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_FORCE
    addr: 0x84
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN1_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_A
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_B
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_CFG
    addr: 0x90
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT1_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_FED_CFG
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: DT1_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT1_RED_CFG
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: DT1_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER1_CFG
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: CARRIER1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER1_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: FH1_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_CFG1
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: FH1_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH1_STATUS
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: FH1_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: GEN2_STMP_CFG
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_A
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: GEN2_A
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_TSTMP_B
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: GEN2_B
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_CFG0
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: GEN2_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T0_SEL
      bit_offset: 4
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T1_SEL
      bit_offset: 7
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_FORCE
    addr: 0xbc
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: GEN2_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_A
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_B
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_CFG
    addr: 0xc8
    size_bits: 32
    reset_value: 0x18000
    fields:
    - !Field
      name: DT2_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_DEB_MODE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_INSEL
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_INSEL
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT2_CLK_SEL
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_FED_CFG
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: DT2_FED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: DT2_RED_CFG
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: DT2_RED
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: CARRIER2_CFG
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: CARRIER2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_PRESCALE
      bit_offset: 1
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_DUTY
      bit_offset: 5
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OSHTWTH
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER2_IN_INVERT
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG0
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: FH2_SW_CBC
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_CBC
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_CBC
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_SW_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F2_OST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F1_OST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_F0_OST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_D
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_CBC_U
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_D
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_A_OST_U
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_D
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_CBC_U
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_D
      bit_offset: 20
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_B_OST_U
      bit_offset: 22
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_CFG1
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: FH2_CLR_OST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBCPULSE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_FORCE_OST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: FH2_STATUS
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: FH2_CBC_ON
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_ON
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: FAULT_DETECT
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: F0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F0_POLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_POLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_POLE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_F0
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F2
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_TIMER_CFG
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_SEL
      bit_offset: 2
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNC_SW
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_TIMER_PHASE
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: CAP_TIMER_PHASE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAP_CH0_CFG
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH1_CFG
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: CAP1_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH2_CFG
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: CAP2_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_MODE
      bit_offset: 1
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_PRESCALE
      bit_offset: 3
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_IN_INVERT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_SW
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH0
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: CAP0_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH1
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: CAP1_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH2
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: CAP2_VALUE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_STATUS
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: CAP0_EDGE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_EDGE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_EDGE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPDATE_CFG
    addr: 0x10c
    size_bits: 32
    reset_value: 0x55
    fields:
    - !Field
      name: GLOBAL_UP_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLOBAL_FORCE_UP
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_UP_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_FORCE_UP
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_UP_EN
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_FORCE_UP
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_UP_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_FORCE_UP
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH0_OST_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH1_OST_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FH2_OST_INT_ENA
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_INT_ENA
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_INT_ENA
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_INT_ENA
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_RAW
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_RAW
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_RAW
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_RAW
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEA_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEA_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEA_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP0_TEB_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP1_TEB_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP2_TEB_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_CBC_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_CBC_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_CBC_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH0_OST_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH1_OST_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FH2_OST_INT_ST
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_ST
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_ST
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_ST
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: TIMER0_STOP_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEA_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEA_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEA_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP0_TEB_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP1_TEB_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OP2_TEB_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_CBC_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_CBC_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_CBC_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH0_OST_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH1_OST_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FH2_OST_INT_CLR
      bit_offset: 26
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP0_INT_CLR
      bit_offset: 27
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP1_INT_CLR
      bit_offset: 28
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP2_INT_CLR
      bit_offset: 29
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLK
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x124
    size_bits: 32
    reset_value: 0x2107230
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: NRX
  description: Peripheral NRX
  base_addr: 0x3ff5cc00
  size: 0x4
  registers:
  - !Register
    name: NRXPD_CTRL
    addr: 0xd4
    size_bits: 32
    description: WiFi RX control register
    fields:
    - !Field
      name: DEMAP_FORCE_PD
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEMAP_FORCE_PU
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: VIT_FORCE_PD
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: VIT_FORCE_PU
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ROT_FORCE_PD
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ROT_FORCE_PU
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAN_EST_FORCE_PD
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAN_EST_FORCE_PU
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
- !Module
  name: PCNT
  description: Pulse Count Controller
  base_addr: 0x3ff57000
  size: 0xb8
  registers:
  - !Register
    name: U0_CONF0
    addr: 0x0
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U0
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U0
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U0
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit0's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U0
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit0's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U0
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit0's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U0
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit0's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U0
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit0's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U0
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit0. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U0
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit0. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U0
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit0. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U0
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit0. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U0
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit0. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U0
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit0. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U0
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit0. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U0
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit0. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF1
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF2
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF0
    addr: 0xc
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U1
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U1
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U1
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit1's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U1
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit1's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U1
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit1's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U1
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit1's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U1
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit1's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U1
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit1. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U1
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit1. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U1
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit1. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U1
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit1. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U1
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit1. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U1
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit1. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U1
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit1. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U1
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit1. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF1
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U1
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U1
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF2
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U1
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U1
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF0
    addr: 0x18
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U2
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U2
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U2
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit2's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U2
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit2's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U2
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit2's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U2
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit2's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U2
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit2's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U2
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit2. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U2
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit2. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U2
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit2. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U2
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit2. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U2
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit2. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U2
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit2. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U2
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit2. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U2
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit2. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF1
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U2
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U2
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF2
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U2
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U2
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF0
    addr: 0x24
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U3
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U3
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U3
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit3's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U3
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit3's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U3
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit3's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U3
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit3's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U3
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit3's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U3
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit3. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U3
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit3. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U3
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit3. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U3
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit3. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U3
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit3. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U3
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit3. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U3
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit3. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U3
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit3. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF1
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U3
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U3
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF2
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U3
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U3
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U4_CONF0
    addr: 0x30
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U4
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U4
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U4
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit4's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U4
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit4's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U4
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit4's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U4
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit4's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U4
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit4's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U4
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit4. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U4
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit4. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U4
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit4. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U4
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit4. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U4
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit4. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U4
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit4. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U4
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit4. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U4
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit4. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U4_CONF1
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U4
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U4
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U4_CONF2
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U4
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U4
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U5_CONF0
    addr: 0x3c
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U5
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U5
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U5
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit5's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U5
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit5's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U5
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit5's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U5
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit5's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U5
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit5's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U5
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit5. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U5
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit5. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U5
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit5. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U5
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit5. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U5
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit5. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U5
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit5. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U5
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit5. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U5
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit5. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U5_CONF1
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U5
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U5
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U5_CONF2
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U5
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U5
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U6_CONF0
    addr: 0x48
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U6
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U6
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U6
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit6's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U6
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit6's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U6
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit6's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U6
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit6's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U6
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit6's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U6
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit6. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U6
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit6. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U6
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit6. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U6
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit6. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U6
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit6. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U6
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit6. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U6
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit6. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U6
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit6. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U6_CONF1
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U6
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U6
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit6.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U6_CONF2
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U6
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U6
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit6.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U7_CONF0
    addr: 0x54
    size_bits: 32
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U7
      bit_offset: 0
      bit_width: 10
      description: This register is used to filter pluse whose width is smaller than
        this value for unit7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U7
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for filtering input signals for unit7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U7
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for comparing unit7's count with 0 value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U7
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for  comparing unit7's count with thr_h_lim
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U7
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for comparing unit7's count with thr_l_lim  value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U7
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for comparing unit7's count with  thres0
        value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U7
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for  comparing  unit7's count with thres1
        value .
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U7
      bit_offset: 16
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        negedge signal for unit7. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U7
      bit_offset: 18
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s input
        posedge signal for unit7. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U7
      bit_offset: 20
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s high
        control signal for unit7. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U7
      bit_offset: 22
      bit_width: 2
      description: 'This register is used to control the mode of channel0''s low control
        signal for unit7. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U7
      bit_offset: 24
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        negedge signal for unit7. 2''d1: increase at the negedge of input signal    2''d2:decrease
        at the negedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U7
      bit_offset: 26
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s input
        posedge signal for unit7. 2''d1: increase at the posedge of input signal    2''d2:decrease
        at the posedge of input signal    others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U7
      bit_offset: 28
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s high
        control signal for unit7. 2''d0:increase when control signal is low   2''d1:
        decrease when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U7
      bit_offset: 30
      bit_width: 2
      description: 'This register is used to control the mode of channel1''s low control
        signal for unit7. 2''d0:increase when control signal is low   2''d1: decrease
        when control signal is high   others:forbidden'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U7_CONF1
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: CNT_THRES0_U7
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thres0 value for unit7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U7
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure  thres1 value for unit7.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U7_CONF2
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: CNT_H_LIM_U7
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure thr_h_lim value for unit7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U7
      bit_offset: 16
      bit_width: 16
      description: This register is used to confiugre thr_l_lim value for unit7.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CNT
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U0
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U1_CNT
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U1
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U2_CNT
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U2
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U3_CNT
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U3
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U4_CNT
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U4
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U5_CNT
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U5
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U6_CNT
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U6
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit6.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U7_CNT
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: PLUS_CNT_U7
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit7.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt raw bit for channel0 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt raw bit for channel1 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U2_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt raw bit for channel2 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U3_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt raw bit for channel3 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U4_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt raw bit for channel4 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U5_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt raw bit for channel5 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U6_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt raw bit for channel6 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U7_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt raw bit for channel7 event.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the  interrupt status bit for channel0 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the  interrupt status bit for channel1 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U2_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the  interrupt status bit for channel2 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U3_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the  interrupt status bit for channel3 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U4_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the  interrupt status bit for channel4 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U5_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the  interrupt status bit for channel5 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U6_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the  interrupt status bit for channel6 event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U7_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the  interrupt status bit for channel7 event.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the  interrupt enable bit for channel0 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the  interrupt enable bit for channel1 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U2_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the  interrupt enable bit for channel2 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U3_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the  interrupt enable bit for channel3 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U4_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the  interrupt enable bit for channel4 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U5_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the  interrupt enable bit for channel5 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U6_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the  interrupt enable bit for channel6 event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U7_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the  interrupt enable bit for channel7 event.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear channel0 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear channel1 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U2_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear channel2 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U3_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear channel3 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U4_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear channel4 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U5_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear channel5 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U6_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear channel6 event interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U7_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear channel7 event interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: U0_STATUS
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATUS_CNT_MODE
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_THRES1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_THRES0
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_L_LIM
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_H_LIM
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_ZERO
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_STATUS
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: U2_STATUS
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U2
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: U3_STATUS
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U3
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: U4_STATUS
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U4
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: U5_STATUS
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U5
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: U6_STATUS
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U6
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: U7_STATUS
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: CORE_STATUS_U7
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTRL
    addr: 0xb0
    size_bits: 32
    reset_value: 0x5555
    fields:
    - !Field
      name: PLUS_CNT_RST_U0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear unit0's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to pause unit0's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U1
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear unit1's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U1
      bit_offset: 3
      bit_width: 1
      description: Set this bit to pause unit1's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U2
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear unit2's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U2
      bit_offset: 5
      bit_width: 1
      description: Set this bit to pause unit2's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U3
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear unit3's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U3
      bit_offset: 7
      bit_width: 1
      description: Set this bit to pause unit3's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U4
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear unit4's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U4
      bit_offset: 9
      bit_width: 1
      description: Set this bit to pause unit4's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U5
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear unit5's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U5
      bit_offset: 11
      bit_width: 1
      description: Set this bit to pause unit5's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U6
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear unit6's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U6
      bit_offset: 13
      bit_width: 1
      description: Set this bit to pause unit6's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLUS_CNT_RST_U7
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear unit7's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U7
      bit_offset: 15
      bit_width: 1
      description: Set this bit to pause unit7's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x14122600
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: RMT
  description: Remote Control Peripheral
  base_addr: 0x3ff56000
  size: 0xf8
  registers:
  - !Register
    name: CH0DATA
    addr: 0x0
    size_bits: 32
    fields: []
  - !Register
    name: CH1DATA
    addr: 0x4
    size_bits: 32
    fields: []
  - !Register
    name: CH2DATA
    addr: 0x8
    size_bits: 32
    fields: []
  - !Register
    name: CH3DATA
    addr: 0xc
    size_bits: 32
    fields: []
  - !Register
    name: CH4DATA
    addr: 0x10
    size_bits: 32
    fields: []
  - !Register
    name: CH5DATA
    addr: 0x14
    size_bits: 32
    fields: []
  - !Register
    name: CH6DATA
    addr: 0x18
    size_bits: 32
    fields: []
  - !Register
    name: CH7DATA
    addr: 0x1c
    size_bits: 32
    fields: []
  - !Register
    name: CH0CONF0
    addr: 0x20
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH0
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH0
      bit_offset: 8
      bit_width: 16
      description: In receive mode when no edge is detected on the input signal for
        longer than reg_idle_thres_ch0 then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH0
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH0
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH0
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure the way carrier wave is modulated
        for  channel0.1'b1:transmit on low output level  1'b0:transmit  on high output
        level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_PD
      bit_offset: 30
      bit_width: 1
      description: This bit is used to reduce power consumed by mem. 1:mem is in low
        power state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: This bit  is used  to control clock.when software config RMT internal
        registers  it controls the register clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0CONF1
    addr: 0x24
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel0 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH0
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel0 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel0 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH0
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel0's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH0
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel0 again and again.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH0
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH0
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel0 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH0
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH0
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH0
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel0 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel0 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CONF0
    addr: 0x28
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH1
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH1
      bit_offset: 8
      bit_width: 16
      description: This register is used to configure the the amount of memory blocks
        allocated to channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH1
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH1
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH1
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure the way carrier wave is modulated
        for  channel1.1'b1:transmit on low output level  1'b0:transmit  on high output
        level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CONF1
    addr: 0x2c
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH1
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH1
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH1
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel1 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH1
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel1 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH1
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel1 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH1
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel1's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH1
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel1 again and again.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH1
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH1
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel1 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH1
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH1
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH1
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel1 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH1
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel1 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CONF0
    addr: 0x30
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH2
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH2
      bit_offset: 8
      bit_width: 16
      description: In receive mode when the counter's value is bigger than reg_idle_thres_ch2
        then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH2
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH2
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH2
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure carrier wave's position for channel2.1'b1:add
        on low level  1'b0:add  on high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CONF1
    addr: 0x34
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH2
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH2
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH2
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel2 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH2
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel2 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH2
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel2 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH2
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel2's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH2
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH2
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH2
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel2 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH2
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH2
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH2
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel2 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH2
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel2 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CONF0
    addr: 0x38
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH3
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH3
      bit_offset: 8
      bit_width: 16
      description: In receive mode when the counter's value is bigger than reg_idle_thres_ch3
        then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH3
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH3
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH3
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure carrier wave's position for channel3.1'b1:add
        on low level  1'b0:add  on high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CONF1
    addr: 0x3c
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH3
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH3
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH3
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel3 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH3
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel3 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH3
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel3 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH3
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel3's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH3
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH3
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH3
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel3 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH3
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH3
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH3
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel3 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH3
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel3 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4CONF0
    addr: 0x40
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH4
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH4
      bit_offset: 8
      bit_width: 16
      description: In receive mode when the counter's value is bigger than reg_idle_thres_ch4
        then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH4
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH4
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH4
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure carrier wave's position for channel4.1'b1:add
        on low level  1'b0:add  on high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4CONF1
    addr: 0x44
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH4
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH4
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH4
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel4 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH4
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel4 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH4
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel4 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH4
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel4's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH4
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH4
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH4
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel4 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH4
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH4
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH4
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel4 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH4
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel4 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5CONF0
    addr: 0x48
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH5
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH5
      bit_offset: 8
      bit_width: 16
      description: In receive mode when the counter's value is bigger than reg_idle_thres_ch5
        then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH5
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH5
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH5
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure carrier wave's position for channel5.1'b1:add
        on low level  1'b0:add  on high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5CONF1
    addr: 0x4c
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH5
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH5
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH5
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel5 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH5
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel5 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH5
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel5 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH5
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel5's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH5
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH5
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH5
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel5 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH5
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH5
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH5
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel5 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH5
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel5 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6CONF0
    addr: 0x50
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH6
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH6
      bit_offset: 8
      bit_width: 16
      description: In receive mode when the counter's value is bigger than reg_idle_thres_ch6
        then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH6
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH6
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH6
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure carrier wave's position for channel6.1'b1:add
        on low level  1'b0:add  on high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6CONF1
    addr: 0x54
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH6
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH6
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH6
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel6 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH6
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel6 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH6
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel6 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH6
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel6's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH6
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH6
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH6
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel6 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH6
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH6
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH6
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel6 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH6
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel6 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7CONF0
    addr: 0x58
    size_bits: 32
    reset_value: 0x31100002
    fields:
    - !Field
      name: DIV_CNT_CH7
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the  frequency divider's factor
        in channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH7
      bit_offset: 8
      bit_width: 16
      description: In receive mode when the counter's value is bigger than reg_idle_thres_ch7
        then the receive process is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH7
      bit_offset: 24
      bit_width: 4
      description: This register is used to configure the the amount of memory blocks
        allocated to channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH7
      bit_offset: 28
      bit_width: 1
      description: This is the carrier modulation enable control bit for channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH7
      bit_offset: 29
      bit_width: 1
      description: This bit is used to configure carrier wave's position for channel7.1'b1:add
        on low level  1'b0:add  on high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7CONF1
    addr: 0x5c
    size_bits: 32
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH7
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data for channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH7
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enbale receving data for channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH7
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for channel7 by receiver
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH7
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for channel7 by transmitter
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH7
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for channel7 by apb fifo
        access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH7
      bit_offset: 5
      bit_width: 1
      description: "This is the mark of channel7's ram usage right.1'b1\uFF1Areceiver\
        \ uses the ram  0\uFF1Atransmitter uses the ram"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH7
      bit_offset: 6
      bit_width: 1
      description: Set this bit to continue sending  from the first data to the last
        data in channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH7
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter enable bit for channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH7
      bit_offset: 8
      bit_width: 8
      description: in receive mode  channel7 ignore input pulse when the pulse width
        is smaller then this value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CNT_RST_CH7
      bit_offset: 16
      bit_width: 1
      description: This bit is used to reset divider in channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH7
      bit_offset: 17
      bit_width: 1
      description: This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH7
      bit_offset: 18
      bit_width: 1
      description: This bit configures the output signal's level for channel7 in IDLE
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH7
      bit_offset: 19
      bit_width: 1
      description: This is the output enable control bit for channel6 in IDLE state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0STATUS
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH0
      bit_offset: 0
      bit_width: 32
      description: The status for channel0
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH0
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH0
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH0
      bit_offset: 24
      bit_width: 3
      description: 'The channel0 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH0
      bit_offset: 27
      bit_width: 1
      description: When channel0 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH0
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel0 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH0
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel0. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH0
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel0 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH0
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel0 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STATUS
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH1
      bit_offset: 0
      bit_width: 32
      description: The status for channel1
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH1
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH1
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH1
      bit_offset: 24
      bit_width: 3
      description: 'The channel1 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH1
      bit_offset: 27
      bit_width: 1
      description: When channel1 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH1
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel1 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH1
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel1. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH1
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel1 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH1
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel1 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STATUS
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH2
      bit_offset: 0
      bit_width: 32
      description: The status for channel2
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH2
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH2
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH2
      bit_offset: 24
      bit_width: 3
      description: 'The channel2 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH2
      bit_offset: 27
      bit_width: 1
      description: When channel2 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH2
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel2 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH2
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel2. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH2
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel2 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH2
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel2 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STATUS
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH3
      bit_offset: 0
      bit_width: 32
      description: The status for channel3
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH3
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH3
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH3
      bit_offset: 24
      bit_width: 3
      description: 'The channel3 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH3
      bit_offset: 27
      bit_width: 1
      description: When channel3 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH3
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel3 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH3
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel3. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH3
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel3 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH3
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel3 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH4STATUS
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH4
      bit_offset: 0
      bit_width: 32
      description: The status for channel4
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH4
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH4
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH4
      bit_offset: 24
      bit_width: 3
      description: 'The channel4 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH4
      bit_offset: 27
      bit_width: 1
      description: When channel4 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH4
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel4 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH4
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel4. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH4
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel4 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH4
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel4 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH5STATUS
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH5
      bit_offset: 0
      bit_width: 32
      description: The status for channel5
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH5
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH5
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH5
      bit_offset: 24
      bit_width: 3
      description: 'The channel5 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH5
      bit_offset: 27
      bit_width: 1
      description: When channel5 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH5
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel5 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH5
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel5. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH5
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel5 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH5
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel5 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH6STATUS
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH6
      bit_offset: 0
      bit_width: 32
      description: The status for channel6
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH6
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel6.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH6
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel6.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH6
      bit_offset: 24
      bit_width: 3
      description: 'The channel6 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH6
      bit_offset: 27
      bit_width: 1
      description: When channel6 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH6
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel6 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH6
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel6. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH6
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel6 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH6
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel6 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH7STATUS
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: STATUS_CH7
      bit_offset: 0
      bit_width: 32
      description: The status for channel7
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_WADDR_EX_CH7
      bit_offset: 0
      bit_width: 10
      description: The current memory read address of channel7.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH7
      bit_offset: 12
      bit_width: 10
      description: The current memory write address of channel7.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH7
      bit_offset: 24
      bit_width: 3
      description: 'The channel7 state machine status register.3''h0 : idle, 3''h1
        : send, 3''h2 : read memory, 3''h3 : receive, 3''h4 : wait.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH7
      bit_offset: 27
      bit_width: 1
      description: When channel7 is configured for receive mode, this bit will turn
        to high level if rmt_mem_owner register is not set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH7
      bit_offset: 28
      bit_width: 1
      description: The memory full status bit for channel7 turns to high level when
        mem_waddr_ex is greater than or equal to the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH7
      bit_offset: 29
      bit_width: 1
      description: The memory empty status bit for channel7. in acyclic mode, this
        bit turns to high level when mem_raddr_ex is greater than or equal to the
        configured range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH7
      bit_offset: 30
      bit_width: 1
      description: The apb write memory status bit for channel7 turns to high level
        when the apb write address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH7
      bit_offset: 31
      bit_width: 1
      description: The apb read memory status bit for channel7 turns to high level
        when the apb read address exceeds the configuration range.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0ADDR
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH0
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel0 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1ADDR
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH1
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel1 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2ADDR
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH2
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel2 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3ADDR
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH3
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel3 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH4ADDR
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH4
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel4 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH5ADDR
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH5
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel5 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH6ADDR
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH6
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel6 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH7ADDR
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: APB_MEM_ADDR_CH7
      bit_offset: 0
      bit_width: 32
      description: The ram relative address in channel7 by apb fifo access
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: CH0_TX_END_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for channel 0 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_RX_END_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for channel 0 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for channel 0 turns to high level when channle
        0 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_END_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for channel 1 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_RX_END_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for channel 1 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The interrupt raw bit for channel 1 turns to high level when channle
        1 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_END_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The interrupt raw bit for channel 2 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_END_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The interrupt raw bit for channel 2 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_ERR_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The interrupt raw bit for channel 2 turns to high level when channle
        2 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_END_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The interrupt raw bit for channel 3 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_END_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The interrupt raw bit for channel 3 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_ERR_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The interrupt raw bit for channel 3 turns to high level when channle
        3 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_TX_END_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The interrupt raw bit for channel 4 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_RX_END_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The interrupt raw bit for channel 4 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_ERR_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The interrupt raw bit for channel 4 turns to high level when channle
        4 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_TX_END_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for channel 5 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_RX_END_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The interrupt raw bit for channel 5 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_ERR_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The interrupt raw bit for channel 5 turns to high level when channle
        5 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_TX_END_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: The interrupt raw bit for channel 6 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_RX_END_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: The interrupt raw bit for channel 6 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_ERR_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: The interrupt raw bit for channel 6 turns to high level when channle
        6 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_TX_END_INT_RAW
      bit_offset: 21
      bit_width: 1
      description: The interrupt raw bit for channel 7 turns to high level when the
        transmit process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_RX_END_INT_RAW
      bit_offset: 22
      bit_width: 1
      description: The interrupt raw bit for channel 7 turns to high level when the
        receive process is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_ERR_INT_RAW
      bit_offset: 23
      bit_width: 1
      description: The interrupt raw bit for channel 7 turns to high level when channle
        7 detects some errors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_THR_EVENT_INT_RAW
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for channel 0 turns to high level when transmitter
        in channle0  have send datas more than  reg_rmt_tx_lim_ch0  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_THR_EVENT_INT_RAW
      bit_offset: 25
      bit_width: 1
      description: The interrupt raw bit for channel 1 turns to high level when transmitter
        in channle1  have send datas more than  reg_rmt_tx_lim_ch1  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_THR_EVENT_INT_RAW
      bit_offset: 26
      bit_width: 1
      description: The interrupt raw bit for channel 2 turns to high level when transmitter
        in channle2  have send datas more than  reg_rmt_tx_lim_ch2  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_THR_EVENT_INT_RAW
      bit_offset: 27
      bit_width: 1
      description: The interrupt raw bit for channel 3 turns to high level when transmitter
        in channle3  have send datas more than  reg_rmt_tx_lim_ch3  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_TX_THR_EVENT_INT_RAW
      bit_offset: 28
      bit_width: 1
      description: The interrupt raw bit for channel 4 turns to high level when transmitter
        in channle4  have send datas more than  reg_rmt_tx_lim_ch4  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_TX_THR_EVENT_INT_RAW
      bit_offset: 29
      bit_width: 1
      description: The interrupt raw bit for channel 5 turns to high level when transmitter
        in channle5  have send datas more than  reg_rmt_tx_lim_ch5  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_TX_THR_EVENT_INT_RAW
      bit_offset: 30
      bit_width: 1
      description: The interrupt raw bit for channel 6 turns to high level when transmitter
        in channle6  have send datas more than  reg_rmt_tx_lim_ch6  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_TX_THR_EVENT_INT_RAW
      bit_offset: 31
      bit_width: 1
      description: The interrupt raw bit for channel7 turns to high level when transmitter
        in channle 7  have send datas more than  reg_rmt_tx_lim_ch7  after detecting
        this interrupt  software can updata the old datas with new datas.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: CH0_TX_END_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The interrupt  state bit for channel 0's mt_ch0_tx_end_int_raw
        when mt_ch0_tx_end_int_ena is set to 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_RX_END_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The interrupt  state bit for channel 0's rmt_ch0_rx_end_int_raw
        when  rmt_ch0_rx_end_int_ena is set to 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The interrupt  state bit for channel 0's rmt_ch0_err_int_raw when  rmt_ch0_err_int_ena
        is set to 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_END_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The interrupt  state bit for channel 1's mt_ch1_tx_end_int_raw
        when mt_ch1_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_RX_END_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The interrupt  state bit for channel 1's rmt_ch1_rx_end_int_raw
        when  rmt_ch1_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The interrupt  state bit for channel 1's rmt_ch1_err_int_raw when  rmt_ch1_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_END_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The interrupt  state bit for channel 2's mt_ch2_tx_end_int_raw
        when mt_ch2_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_END_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The interrupt  state bit for channel 2's rmt_ch2_rx_end_int_raw
        when  rmt_ch2_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_ERR_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The interrupt  state bit for channel 2's rmt_ch2_err_int_raw when  rmt_ch2_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_END_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The interrupt  state bit for channel 3's mt_ch3_tx_end_int_raw
        when mt_ch3_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_END_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The interrupt  state bit for channel 3's rmt_ch3_rx_end_int_raw
        when  rmt_ch3_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_ERR_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The interrupt  state bit for channel 3's rmt_ch3_err_int_raw when  rmt_ch3_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_TX_END_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The interrupt  state bit for channel 4's mt_ch4_tx_end_int_raw
        when mt_ch4_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_RX_END_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The interrupt  state bit for channel 4's rmt_ch4_rx_end_int_raw
        when  rmt_ch4_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_ERR_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The interrupt  state bit for channel 4's rmt_ch4_err_int_raw when  rmt_ch4_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_TX_END_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The interrupt  state bit for channel 5's mt_ch5_tx_end_int_raw
        when mt_ch5_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_RX_END_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The interrupt  state bit for channel 5's rmt_ch5_rx_end_int_raw
        when  rmt_ch5_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_ERR_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The interrupt  state bit for channel 5's rmt_ch5_err_int_raw when  rmt_ch5_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_TX_END_INT_ST
      bit_offset: 18
      bit_width: 1
      description: The interrupt  state bit for channel 6's mt_ch6_tx_end_int_raw
        when mt_ch6_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_RX_END_INT_ST
      bit_offset: 19
      bit_width: 1
      description: The interrupt  state bit for channel 6's rmt_ch6_rx_end_int_raw
        when  rmt_ch6_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_ERR_INT_ST
      bit_offset: 20
      bit_width: 1
      description: The interrupt  state bit for channel 6's rmt_ch6_err_int_raw when  rmt_ch6_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_TX_END_INT_ST
      bit_offset: 21
      bit_width: 1
      description: The interrupt  state bit for channel 7's mt_ch7_tx_end_int_raw
        when mt_ch7_tx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_RX_END_INT_ST
      bit_offset: 22
      bit_width: 1
      description: The interrupt  state bit for channel 7's rmt_ch7_rx_end_int_raw
        when  rmt_ch7_rx_end_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_ERR_INT_ST
      bit_offset: 23
      bit_width: 1
      description: The interrupt  state bit for channel 7's rmt_ch7_err_int_raw when  rmt_ch7_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_THR_EVENT_INT_ST
      bit_offset: 24
      bit_width: 1
      description: The interrupt state bit  for channel 0's rmt_ch0_tx_thr_event_int_raw
        when mt_ch0_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_THR_EVENT_INT_ST
      bit_offset: 25
      bit_width: 1
      description: The interrupt state bit  for channel 1's rmt_ch1_tx_thr_event_int_raw
        when mt_ch1_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_THR_EVENT_INT_ST
      bit_offset: 26
      bit_width: 1
      description: The interrupt state bit  for channel 2's rmt_ch2_tx_thr_event_int_raw
        when mt_ch2_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_THR_EVENT_INT_ST
      bit_offset: 27
      bit_width: 1
      description: The interrupt state bit  for channel 3's rmt_ch3_tx_thr_event_int_raw
        when mt_ch3_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH4_TX_THR_EVENT_INT_ST
      bit_offset: 28
      bit_width: 1
      description: The interrupt state bit  for channel 4's rmt_ch4_tx_thr_event_int_raw
        when mt_ch4_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH5_TX_THR_EVENT_INT_ST
      bit_offset: 29
      bit_width: 1
      description: The interrupt state bit  for channel 5's rmt_ch5_tx_thr_event_int_raw
        when mt_ch5_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH6_TX_THR_EVENT_INT_ST
      bit_offset: 30
      bit_width: 1
      description: The interrupt state bit  for channel 6's rmt_ch6_tx_thr_event_int_raw
        when mt_ch6_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH7_TX_THR_EVENT_INT_ST
      bit_offset: 31
      bit_width: 1
      description: The interrupt state bit  for channel 7's rmt_ch7_tx_thr_event_int_raw
        when mt_ch7_tx_thr_event_int_ena is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: CH0_TX_END_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable rmt_ch0_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_RX_END_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable rmt_ch0_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable rmt_ch0_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_END_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable rmt_ch1_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_RX_END_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable rmt_ch1_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable rmt_ch1_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_TX_END_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable rmt_ch2_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_RX_END_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable rmt_ch2_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_ERR_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable rmt_ch2_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_TX_END_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable rmt_ch3_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_RX_END_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable rmt_ch3_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_ERR_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: Set this bit to enable rmt_ch3_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH4_TX_END_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable rmt_ch4_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH4_RX_END_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: Set this bit to enable rmt_ch4_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH4_ERR_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable rmt_ch4_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH5_TX_END_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable rmt_ch5_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH5_RX_END_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable rmt_ch5_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH5_ERR_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: Set this bit to enable rmt_ch5_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6_TX_END_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: Set this bit to enable rmt_ch6_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6_RX_END_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: Set this bit to enable rmt_ch6_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6_ERR_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable rmt_ch6_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_TX_END_INT_ENA
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable rmt_ch7_tx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_RX_END_INT_ENA
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable rmt_ch7_rx_end_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_ERR_INT_ENA
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable rmt_ch7_err_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_TX_THR_EVENT_INT_ENA
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable rmt_ch0_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_THR_EVENT_INT_ENA
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable rmt_ch1_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_TX_THR_EVENT_INT_ENA
      bit_offset: 26
      bit_width: 1
      description: Set this bit to enable rmt_ch2_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_TX_THR_EVENT_INT_ENA
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable rmt_ch3_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH4_TX_THR_EVENT_INT_ENA
      bit_offset: 28
      bit_width: 1
      description: Set this bit to enable rmt_ch4_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH5_TX_THR_EVENT_INT_ENA
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable rmt_ch5_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6_TX_THR_EVENT_INT_ENA
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable rmt_ch6_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7_TX_THR_EVENT_INT_ENA
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable rmt_ch7_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: CH0_TX_END_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rmt_ch0_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_RX_END_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the rmt_ch0_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the  rmt_ch0_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_END_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the rmt_ch1_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_RX_END_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the rmt_ch1_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the  rmt_ch1_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_TX_END_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the rmt_ch2_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_RX_END_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the rmt_ch2_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_ERR_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the  rmt_ch2_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_TX_END_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the rmt_ch3_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_RX_END_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the rmt_ch3_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_ERR_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the  rmt_ch3_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH4_TX_END_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the rmt_ch4_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH4_RX_END_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the rmt_ch4_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH4_ERR_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the  rmt_ch4_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH5_TX_END_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rmt_ch5_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH5_RX_END_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rmt_ch5_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH5_ERR_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the  rmt_ch5_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH6_TX_END_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the rmt_ch6_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH6_RX_END_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the rmt_ch6_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH6_ERR_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: Set this bit to clear the  rmt_ch6_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH7_TX_END_INT_CLR
      bit_offset: 21
      bit_width: 1
      description: Set this bit to clear the rmt_ch7_rx_end_int_raw..
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH7_RX_END_INT_CLR
      bit_offset: 22
      bit_width: 1
      description: Set this bit to clear the rmt_ch7_tx_end_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH7_ERR_INT_CLR
      bit_offset: 23
      bit_width: 1
      description: Set this bit to clear the  rmt_ch7_err_int_raw.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_TX_THR_EVENT_INT_CLR
      bit_offset: 24
      bit_width: 1
      description: Set this bit to clear the  rmt_ch0_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_THR_EVENT_INT_CLR
      bit_offset: 25
      bit_width: 1
      description: Set this bit to clear the  rmt_ch1_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_TX_THR_EVENT_INT_CLR
      bit_offset: 26
      bit_width: 1
      description: Set this bit to clear the  rmt_ch2_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_TX_THR_EVENT_INT_CLR
      bit_offset: 27
      bit_width: 1
      description: Set this bit to clear the  rmt_ch3_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH4_TX_THR_EVENT_INT_CLR
      bit_offset: 28
      bit_width: 1
      description: Set this bit to clear the  rmt_ch4_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH5_TX_THR_EVENT_INT_CLR
      bit_offset: 29
      bit_width: 1
      description: Set this bit to clear the  rmt_ch5_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH6_TX_THR_EVENT_INT_CLR
      bit_offset: 30
      bit_width: 1
      description: Set this bit to clear the  rmt_ch6_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH7_TX_THR_EVENT_INT_CLR
      bit_offset: 31
      bit_width: 1
      description: Set this bit to clear the  rmt_ch7_tx_thr_event_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH0CARRIER_DUTY
    addr: 0xb0
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CARRIER_DUTY
    addr: 0xb4
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH1
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH1
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CARRIER_DUTY
    addr: 0xb8
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH2
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH2
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CARRIER_DUTY
    addr: 0xbc
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH3
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH3
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4CARRIER_DUTY
    addr: 0xc0
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH4
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH4
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5CARRIER_DUTY
    addr: 0xc4
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH5
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH5
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6CARRIER_DUTY
    addr: 0xc8
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH6
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH6
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel6.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7CARRIER_DUTY
    addr: 0xcc
    size_bits: 32
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH7
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave's low level value
        for channel7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH7
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave's high level value
        for channel7.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_TX_LIM
    addr: 0xd0
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH0
      bit_offset: 0
      bit_width: 9
      description: When channel0 sends more than reg_rmt_tx_lim_ch0 datas then channel0
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_TX_LIM
    addr: 0xd4
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH1
      bit_offset: 0
      bit_width: 9
      description: When channel1 sends more than reg_rmt_tx_lim_ch1 datas then channel1
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_TX_LIM
    addr: 0xd8
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH2
      bit_offset: 0
      bit_width: 9
      description: When channel2 sends more than reg_rmt_tx_lim_ch2 datas then channel2
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_TX_LIM
    addr: 0xdc
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH3
      bit_offset: 0
      bit_width: 9
      description: When channel3 sends more than reg_rmt_tx_lim_ch3 datas then channel3
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_TX_LIM
    addr: 0xe0
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH4
      bit_offset: 0
      bit_width: 9
      description: When channel4 sends more than reg_rmt_tx_lim_ch4 datas then channel4
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_TX_LIM
    addr: 0xe4
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH5
      bit_offset: 0
      bit_width: 9
      description: When channel5 sends more than reg_rmt_tx_lim_ch5 datas then channel5
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_TX_LIM
    addr: 0xe8
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH6
      bit_offset: 0
      bit_width: 9
      description: When channel6 sends more than reg_rmt_tx_lim_ch6 datas then channel6
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_TX_LIM
    addr: 0xec
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH7
      bit_offset: 0
      bit_width: 9
      description: When channel7 sends more than reg_rmt_tx_lim_ch7 datas then channel7
        produce the relative interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_CONF
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: APB_FIFO_MASK
      bit_offset: 0
      bit_width: 1
      description: Set this bit to disable apb fifo access
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TX_WRAP_EN
      bit_offset: 1
      bit_width: 1
      description: when datas need to be send is more than channel's mem can store  then
        set this bit to enable reusage of mem this bit is used together with reg_rmt_tx_lim_chn.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x16022600
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
- !Module
  name: RSA
  description: RSA (Rivest Shamir Adleman) Accelerator
  base_addr: 0x3ff02000
  size: 0x1c
  registers:
  - !Register
    name: M_PRIME
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: M_PRIME
      bit_offset: 0
      bit_width: 8
      description: "This register contains M\u2019."
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODEXP_MODE
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: MODEXP_MODE
      bit_offset: 0
      bit_width: 2
      description: This register contains the mode of modular exponentiation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODEXP_START
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: MODEXP_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start modular exponentiation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: MULT_MODE
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: MULT_MODE
      bit_offset: 0
      bit_width: 1
      description: This register contains the mode of modular multiplication and multiplication.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MULT_START
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: MULT_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start modular multiplication or multiplication.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INTERRUPT
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: RSA interrupt status register. Will read 1 once an operation has
        completed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLEAN
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: CLEAN
      bit_offset: 0
      bit_width: 1
      description: This bit will read 1 once the memory initialization is completed.
      read_allowed: true
      write_allowed: false
- !Module
  name: RTC_CNTL
  description: Real-Time Clock Control
  base_addr: 0x3ff48000
  size: 0xdc
  registers:
  - !Register
    name: OPTIONS0
    addr: 0x0
    size_bits: 32
    reset_value: 0x1c492000
    fields:
    - !Field
      name: SW_STALL_APPCPU_C0
      bit_offset: 0
      bit_width: 2
      description: '{reg_sw_stall_appcpu_c1[5:0]   reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C0
      bit_offset: 2
      bit_width: 2
      description: '{reg_sw_stall_procpu_c1[5:0]   reg_sw_stall_procpu_c0[1:0]} ==
        0x86 will stall PRO CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_APPCPU_RST
      bit_offset: 4
      bit_width: 1
      description: APP CPU SW reset
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_PROCPU_RST
      bit_offset: 5
      bit_width: 1
      description: PRO CPU SW reset
      read_allowed: false
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PD
      bit_offset: 6
      bit_width: 1
      description: BB_I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PU
      bit_offset: 7
      bit_width: 1
      description: BB_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PD
      bit_offset: 8
      bit_width: 1
      description: BB_PLL _I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PU
      bit_offset: 9
      bit_width: 1
      description: BB_PLL_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PD
      bit_offset: 10
      bit_width: 1
      description: BB_PLL force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PU
      bit_offset: 11
      bit_width: 1
      description: BB_PLL force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PD
      bit_offset: 12
      bit_width: 1
      description: crystall force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PU
      bit_offset: 13
      bit_width: 1
      description: crystall force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_FOLW_8M
      bit_offset: 14
      bit_width: 1
      description: BIAS_SLEEP follow CK8M
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_FORCE_SLEEP
      bit_offset: 15
      bit_width: 1
      description: BIAS_SLEEP force sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_FORCE_NOSLEEP
      bit_offset: 16
      bit_width: 1
      description: BIAS_SLEEP force no sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_I2C_FOLW_8M
      bit_offset: 17
      bit_width: 1
      description: BIAS_I2C follow CK8M
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_I2C_FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: BIAS_I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_I2C_FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: BIAS_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_CORE_FOLW_8M
      bit_offset: 20
      bit_width: 1
      description: BIAS_CORE follow CK8M
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_CORE_FORCE_PD
      bit_offset: 21
      bit_width: 1
      description: BIAS_CORE force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_CORE_FORCE_PU
      bit_offset: 22
      bit_width: 1
      description: BIAS_CORE force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_ISO
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_ISO
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_NOISO
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_NOISO
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_RST
      bit_offset: 29
      bit_width: 1
      description: digital wrap force reset in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NORST
      bit_offset: 30
      bit_width: 1
      description: digital core force no reset in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_SYS_RST
      bit_offset: 31
      bit_width: 1
      description: SW system reset
      read_allowed: false
      write_allowed: true
  - !Register
    name: SLP_TIMER0
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: SLP_VAL_LO
      bit_offset: 0
      bit_width: 32
      description: RTC sleep timer low 32 bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLP_TIMER1
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: SLP_VAL_HI
      bit_offset: 0
      bit_width: 16
      description: RTC sleep timer high 16 bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAIN_TIMER_ALARM_EN
      bit_offset: 16
      bit_width: 1
      description: timer alarm enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIME_UPDATE
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIME_VALID
      bit_offset: 30
      bit_width: 1
      description: To indicate the register is updated
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_UPDATE
      bit_offset: 31
      bit_width: 1
      description: 'Set 1: to update register with RTC timer'
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIME0
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TIME_LO
      bit_offset: 0
      bit_width: 32
      description: RTC timer low 32 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIME1
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: TIME_HI
      bit_offset: 0
      bit_width: 16
      description: RTC timer high 16 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE0
    addr: 0x18
    size_bits: 32
    reset_value: 0x300000
    fields:
    - !Field
      name: TOUCH_WAKEUP_FORCE_EN
      bit_offset: 20
      bit_width: 1
      description: touch controller force wake up
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_WAKEUP_FORCE_EN
      bit_offset: 21
      bit_width: 1
      description: ULP-coprocessor force wake up
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB2RTC_BRIDGE_SEL
      bit_offset: 22
      bit_width: 1
      description: '1: APB to RTC using bridge   0: APB to RTC using sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_TIMER_EN
      bit_offset: 23
      bit_width: 1
      description: touch timer enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_SLP_TIMER_EN
      bit_offset: 24
      bit_width: 1
      description: ULP-coprocessor timer enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ACTIVE_IND
      bit_offset: 28
      bit_width: 1
      description: SDIO active indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_WAKEUP
      bit_offset: 29
      bit_width: 1
      description: sleep wakeup bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT
      bit_offset: 30
      bit_width: 1
      description: sleep reject bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLEEP_EN
      bit_offset: 31
      bit_width: 1
      description: sleep enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1
    addr: 0x1c
    size_bits: 32
    reset_value: 0x28140403
    fields:
    - !Field
      name: CPU_STALL_EN
      bit_offset: 0
      bit_width: 1
      description: CPU stall enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_STALL_WAIT
      bit_offset: 1
      bit_width: 5
      description: CPU stall wait cycles in fast_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_WAIT
      bit_offset: 6
      bit_width: 8
      description: CK8M wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_BUF_WAIT
      bit_offset: 14
      bit_width: 10
      description: XTAL wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_BUF_WAIT
      bit_offset: 24
      bit_width: 8
      description: PLL wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2
    addr: 0x20
    size_bits: 32
    reset_value: 0x1080000
    fields:
    - !Field
      name: ULPCP_TOUCH_START_WAIT
      bit_offset: 15
      bit_width: 9
      description: wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller
        start to work
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN_TIME_CK8M_OFF
      bit_offset: 24
      bit_width: 8
      description: minimal cycles in slow_clk_rtc for CK8M in power down state
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER3
    addr: 0x24
    size_bits: 32
    reset_value: 0x14160a08
    fields:
    - !Field
      name: WIFI_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM_RAM_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM_RAM_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER4
    addr: 0x28
    size_bits: 32
    reset_value: 0x10200a08
    fields:
    - !Field
      name: WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER5
    addr: 0x2c
    size_bits: 32
    reset_value: 0x12148001
    fields:
    - !Field
      name: ULP_CP_SUBTIMER_PREDIV
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN_SLP_VAL
      bit_offset: 8
      bit_width: 8
      description: minimal sleep cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTCMEM_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTCMEM_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANA_CONF
    addr: 0x30
    size_bits: 32
    reset_value: 0x800000
    fields:
    - !Field
      name: PLLA_FORCE_PD
      bit_offset: 23
      bit_width: 1
      description: PLLA force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLA_FORCE_PU
      bit_offset: 24
      bit_width: 1
      description: PLLA force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_CAL_SLP_START
      bit_offset: 25
      bit_width: 1
      description: start BBPLL calibration during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PVTMON_PU
      bit_offset: 26
      bit_width: 1
      description: '1: PVTMON power up   otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXRF_I2C_PU
      bit_offset: 27
      bit_width: 1
      description: '1: TXRF_I2C power up   otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFRX_PBUS_PU
      bit_offset: 28
      bit_width: 1
      description: '1: RFRX_PBUS power up   otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CKGEN_I2C_PU
      bit_offset: 30
      bit_width: 1
      description: '1: CKGEN_I2C power up   otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_I2C_PU
      bit_offset: 31
      bit_width: 1
      description: '1: PLL_I2C power up   otherwise power down'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RESET_STATE
    addr: 0x34
    size_bits: 32
    reset_value: 0x3000
    fields:
    - !Field
      name: RESET_CAUSE_PROCPU
      bit_offset: 0
      bit_width: 6
      description: reset cause of PRO CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_CAUSE_APPCPU
      bit_offset: 6
      bit_width: 6
      description: reset cause of APP CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: APPCPU_STAT_VECTOR_SEL
      bit_offset: 12
      bit_width: 1
      description: APP CPU state vector sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PROCPU_STAT_VECTOR_SEL
      bit_offset: 13
      bit_width: 1
      description: PRO CPU state vector sel
      read_allowed: true
      write_allowed: true
  - !Register
    name: WAKEUP_STATE
    addr: 0x38
    size_bits: 32
    reset_value: 0x6000
    fields:
    - !Field
      name: WAKEUP_CAUSE
      bit_offset: 0
      bit_width: 11
      description: wakeup cause
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_ENA
      bit_offset: 11
      bit_width: 11
      description: wakeup enable bitmap
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_WAKEUP_FILTER
      bit_offset: 22
      bit_width: 1
      description: enable filter for gpio wakeup event
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: enable sleep wakeup interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: enable sleep reject interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: enable SDIO idle interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: enable RTC WDT interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_VALID_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: enable RTC time valid interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: enable ULP-coprocessor interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: enable touch interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: enable brown out interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAIN_TIMER_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: enable RTC main timer interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SLP_WAKEUP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: sleep wakeup interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: sleep reject interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_IDLE_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: SDIO idle interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: RTC WDT interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_VALID_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: RTC time valid interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: ULP_CP_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: ULP-coprocessor interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: touch interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: brown out interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_TIMER_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: RTC main timer interrupt raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: sleep wakeup interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_ST
      bit_offset: 1
      bit_width: 1
      description: sleep reject interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_IDLE_INT_ST
      bit_offset: 2
      bit_width: 1
      description: SDIO idle interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: RTC WDT interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_VALID_INT_ST
      bit_offset: 4
      bit_width: 1
      description: RTC time valid interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: ULP-coprocessor interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: touch interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_ST
      bit_offset: 7
      bit_width: 1
      description: brown out interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_TIMER_INT_ST
      bit_offset: 8
      bit_width: 1
      description: RTC main timer interrupt state
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: SLP_WAKEUP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Clear sleep wakeup interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Clear sleep reject interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Clear SDIO idle interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Clear RTC WDT interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_VALID_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Clear RTC time valid interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Clear ULP-coprocessor interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Clear touch interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Clear brown out interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: MAIN_TIMER_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Clear RTC main timer interrupt state
      read_allowed: false
      write_allowed: true
  - !Register
    name: STORE0
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH0
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE1
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH1
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE2
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH2
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE3
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH3
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_XTL_CONF
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: XTL_EXT_CTR_LV
      bit_offset: 30
      bit_width: 1
      description: '0: power down XTAL at high level  1: power down XTAL at low level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_EN
      bit_offset: 31
      bit_width: 1
      description: enable control XTAL by external pads
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP_CONF
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: EXT_WAKEUP0_LV
      bit_offset: 30
      bit_width: 1
      description: '0: external wakeup at low level  1: external wakeup at high level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_WAKEUP1_LV
      bit_offset: 31
      bit_width: 1
      description: '0: external wakeup at low level  1: external wakeup at high level'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLP_REJECT_CONF
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: GPIO_REJECT_EN
      bit_offset: 24
      bit_width: 1
      description: enable GPIO reject
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_REJECT_EN
      bit_offset: 25
      bit_width: 1
      description: enable SDIO reject
      read_allowed: true
      write_allowed: true
    - !Field
      name: LIGHT_SLP_REJECT_EN
      bit_offset: 26
      bit_width: 1
      description: enable reject for light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEEP_SLP_REJECT_EN
      bit_offset: 27
      bit_width: 1
      description: enable reject for deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: REJECT_CAUSE
      bit_offset: 28
      bit_width: 4
      description: sleep reject cause
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPU_PERIOD_CONF
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: CPUSEL_CONF
      bit_offset: 29
      bit_width: 1
      description: CPU sel option
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPUPERIOD_SEL
      bit_offset: 30
      bit_width: 2
      description: CPU period sel
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_ACT_CONF
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: SDIO_ACT_DNUM
      bit_offset: 22
      bit_width: 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_CONF
    addr: 0x70
    size_bits: 32
    reset_value: 0x2210
    fields:
    - !Field
      name: CK8M_DIV
      bit_offset: 4
      bit_width: 2
      description: 'CK8M_D256_OUT divider. 00: div128  01: div256  10: div512  11:
        div1024.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M
      bit_offset: 6
      bit_width: 1
      description: disable CK8M and CK8M_D256_OUT
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M_DIV
      bit_offset: 7
      bit_width: 1
      description: '1: CK8M_D256_OUT is actually CK8M  0: CK8M_D256_OUT is CK8M divided
        by 256'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_XTAL32K_EN
      bit_offset: 8
      bit_width: 1
      description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_D256_EN
      bit_offset: 9
      bit_width: 1
      description: enable CK8M_D256_OUT for digital core (no relationship with RTC
        core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_EN
      bit_offset: 10
      bit_width: 1
      description: enable CK8M for digital core (no relationship with RTC core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DFREQ_FORCE
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV_SEL
      bit_offset: 12
      bit_width: 3
      description: divider = reg_ck8m_div_sel + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_FORCE_NOGATING
      bit_offset: 15
      bit_width: 1
      description: XTAL force no gating during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_NOGATING
      bit_offset: 16
      bit_width: 1
      description: CK8M force no gating during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DFREQ
      bit_offset: 17
      bit_width: 8
      description: CK8M_DFREQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PD
      bit_offset: 25
      bit_width: 1
      description: CK8M force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PU
      bit_offset: 26
      bit_width: 1
      description: CK8M force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOC_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'SOC clock sel. 0: XTAL  1: PLL  2: CK8M  3: APLL'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_CLK_RTC_SEL
      bit_offset: 29
      bit_width: 1
      description: 'fast_clk_rtc sel. 0: XTAL div 4  1: CK8M'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANA_CLK_RTC_SEL
      bit_offset: 30
      bit_width: 2
      description: 'slow_clk_rtc sel. 0: SLOW_CK  1: CK_XTAL_32K  2: CK8M_D256_OUT'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_CONF
    addr: 0x74
    size_bits: 32
    reset_value: 0x2a00000
    fields:
    - !Field
      name: SDIO_PD_EN
      bit_offset: 21
      bit_width: 1
      description: power down SDIO_REG in sleep. Only active when reg_sdio_force =
        0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_FORCE
      bit_offset: 22
      bit_width: 1
      description: '1: use SW option to control SDIO_REG  0: use state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_TIEH
      bit_offset: 23
      bit_width: 1
      description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1P8_READY
      bit_offset: 24
      bit_width: 1
      description: read only register for REG1P8_READY
      read_allowed: true
      write_allowed: false
    - !Field
      name: DREFL_SDIO
      bit_offset: 25
      bit_width: 2
      description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFM_SDIO
      bit_offset: 27
      bit_width: 2
      description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFH_SDIO
      bit_offset: 29
      bit_width: 2
      description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SDIO
      bit_offset: 31
      bit_width: 1
      description: SW option for XPD_SDIO_REG. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BIAS_CONF
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: DBG_ATTEN
      bit_offset: 24
      bit_width: 2
      description: DBG_ATTEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_SCK_XTAL
      bit_offset: 26
      bit_width: 1
      description: ENB_SCK_XTAL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INC_HEARTBEAT_REFRESH
      bit_offset: 27
      bit_width: 1
      description: INC_HEARTBEAT_REFRESH
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEC_HEARTBEAT_PERIOD
      bit_offset: 28
      bit_width: 1
      description: DEC_HEARTBEAT_PERIOD
      read_allowed: true
      write_allowed: true
    - !Field
      name: INC_HEARTBEAT_PERIOD
      bit_offset: 29
      bit_width: 1
      description: INC_HEARTBEAT_PERIOD
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEC_HEARTBEAT_WIDTH
      bit_offset: 30
      bit_width: 1
      description: DEC_HEARTBEAT_WIDTH
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_BIAS_I2C
      bit_offset: 31
      bit_width: 1
      description: RST_BIAS_I2C
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG
    addr: 0x7c
    size_bits: 32
    reset_value: 0x29002400
    fields:
    - !Field
      name: SCK_DCAP_FORCE
      bit_offset: 7
      bit_width: 1
      description: N/A
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_DBIAS_SLP
      bit_offset: 8
      bit_width: 3
      description: DIG_REG_DBIAS during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_DBIAS_WAK
      bit_offset: 11
      bit_width: 3
      description: DIG_REG_DBIAS during wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCK_DCAP
      bit_offset: 14
      bit_width: 8
      description: SCK_DCAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBIAS_SLP
      bit_offset: 22
      bit_width: 3
      description: RTC_DBIAS during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBIAS_WAK
      bit_offset: 25
      bit_width: 3
      description: RTC_DBIAS during wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PD
      bit_offset: 28
      bit_width: 1
      description: RTC_DBOOST force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PU
      bit_offset: 29
      bit_width: 1
      description: RTC_DBOOST force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_PD
      bit_offset: 30
      bit_width: 1
      description: RTC_REG force power down (for RTC_REG power down means decrease
        the voltage to 0.8v or lower )
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_PU
      bit_offset: 31
      bit_width: 1
      description: RTC_REG force power up
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWC
    addr: 0x80
    size_bits: 32
    reset_value: 0x12925
    fields:
    - !Field
      name: FASTMEM_FORCE_NOISO
      bit_offset: 0
      bit_width: 1
      description: Fast RTC memory force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_ISO
      bit_offset: 1
      bit_width: 1
      description: Fast RTC memory force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_NOISO
      bit_offset: 2
      bit_width: 1
      description: RTC memory force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_ISO
      bit_offset: 3
      bit_width: 1
      description: RTC memory force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_ISO
      bit_offset: 4
      bit_width: 1
      description: rtc_peri force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_NOISO
      bit_offset: 5
      bit_width: 1
      description: rtc_peri force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FOLW_CPU
      bit_offset: 6
      bit_width: 1
      description: '1: Fast RTC memory PD following CPU  0: fast RTC memory PD following
        RTC state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_LPD
      bit_offset: 7
      bit_width: 1
      description: Fast RTC memory force PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_LPU
      bit_offset: 8
      bit_width: 1
      description: Fast RTC memory force no PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FOLW_CPU
      bit_offset: 9
      bit_width: 1
      description: '1: RTC memory  PD following CPU  0: RTC memory PD following RTC
        state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_LPD
      bit_offset: 10
      bit_width: 1
      description: RTC memory force PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_LPU
      bit_offset: 11
      bit_width: 1
      description: RTC memory force no PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_PD
      bit_offset: 12
      bit_width: 1
      description: Fast RTC memory force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_PU
      bit_offset: 13
      bit_width: 1
      description: Fast RTC memory force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_PD_EN
      bit_offset: 14
      bit_width: 1
      description: enable power down fast RTC memory in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_PD
      bit_offset: 15
      bit_width: 1
      description: RTC memory force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_PU
      bit_offset: 16
      bit_width: 1
      description: RTC memory force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_PD_EN
      bit_offset: 17
      bit_width: 1
      description: enable power down RTC memory in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: rtc_peri force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: rtc_peri force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_EN
      bit_offset: 20
      bit_width: 1
      description: enable power down rtc_peri in sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PWC
    addr: 0x84
    size_bits: 32
    reset_value: 0x155550
    fields:
    - !Field
      name: LSLP_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: memories in digital core force PD in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSLP_MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: memories in digital core force no PD in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_PD
      bit_offset: 5
      bit_width: 1
      description: ROM force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_PU
      bit_offset: 6
      bit_width: 1
      description: ROM force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_PD
      bit_offset: 7
      bit_width: 1
      description: internal SRAM 0 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_PU
      bit_offset: 8
      bit_width: 1
      description: internal SRAM 0 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_PD
      bit_offset: 9
      bit_width: 1
      description: internal SRAM 1 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_PU
      bit_offset: 10
      bit_width: 1
      description: internal SRAM 1 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_PD
      bit_offset: 11
      bit_width: 1
      description: internal SRAM 2 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_PU
      bit_offset: 12
      bit_width: 1
      description: internal SRAM 2 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_PD
      bit_offset: 13
      bit_width: 1
      description: internal SRAM 3 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_PU
      bit_offset: 14
      bit_width: 1
      description: internal SRAM 3 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_PD
      bit_offset: 15
      bit_width: 1
      description: internal SRAM 4 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_PU
      bit_offset: 16
      bit_width: 1
      description: internal SRAM 4 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PD
      bit_offset: 17
      bit_width: 1
      description: wifi force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PU
      bit_offset: 18
      bit_width: 1
      description: wifi force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PD
      bit_offset: 19
      bit_width: 1
      description: digital core force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PU
      bit_offset: 20
      bit_width: 1
      description: digital core force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_PD_EN
      bit_offset: 24
      bit_width: 1
      description: enable power down ROM in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_PD_EN
      bit_offset: 25
      bit_width: 1
      description: enable power down internal SRAM 0 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_PD_EN
      bit_offset: 26
      bit_width: 1
      description: enable power down internal SRAM 1 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_PD_EN
      bit_offset: 27
      bit_width: 1
      description: enable power down internal SRAM 2 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_PD_EN
      bit_offset: 28
      bit_width: 1
      description: enable power down internal SRAM 3 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_PD_EN
      bit_offset: 29
      bit_width: 1
      description: enable power down internal SRAM 4 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_PD_EN
      bit_offset: 30
      bit_width: 1
      description: enable power down wifi in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_PD_EN
      bit_offset: 31
      bit_width: 1
      description: enable power down digital core in sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_ISO
    addr: 0x88
    size_bits: 32
    reset_value: 0xaaaa5000
    fields:
    - !Field
      name: FORCE_OFF
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_ON
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD
      bit_offset: 9
      bit_width: 1
      description: read only register to indicate digital pad auto-hold status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLR_DG_PAD_AUTOHOLD
      bit_offset: 10
      bit_width: 1
      description: wtite only register to clear digital pad auto-hold
      read_allowed: false
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD_EN
      bit_offset: 11
      bit_width: 1
      description: digital pad enable auto-hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_NOISO
      bit_offset: 12
      bit_width: 1
      description: digital pad force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_ISO
      bit_offset: 13
      bit_width: 1
      description: digital pad force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_UNHOLD
      bit_offset: 14
      bit_width: 1
      description: digital pad force un-hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_HOLD
      bit_offset: 15
      bit_width: 1
      description: digital pad force hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_ISO
      bit_offset: 16
      bit_width: 1
      description: ROM force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_NOISO
      bit_offset: 17
      bit_width: 1
      description: ROM force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_ISO
      bit_offset: 18
      bit_width: 1
      description: internal SRAM 0 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_NOISO
      bit_offset: 19
      bit_width: 1
      description: internal SRAM 0 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_ISO
      bit_offset: 20
      bit_width: 1
      description: internal SRAM 1 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_NOISO
      bit_offset: 21
      bit_width: 1
      description: internal SRAM 1 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_ISO
      bit_offset: 22
      bit_width: 1
      description: internal SRAM 2 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_NOISO
      bit_offset: 23
      bit_width: 1
      description: internal SRAM 2 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      description: internal SRAM 3 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_NOISO
      bit_offset: 25
      bit_width: 1
      description: internal SRAM 3 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_ISO
      bit_offset: 26
      bit_width: 1
      description: internal SRAM 4 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      description: internal SRAM 4 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_ISO
      bit_offset: 28
      bit_width: 1
      description: wifi force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_NOISO
      bit_offset: 29
      bit_width: 1
      description: wifi force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_ISO
      bit_offset: 30
      bit_width: 1
      description: digital core force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NOISO
      bit_offset: 31
      bit_width: 1
      description: digital core force no ISO
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG0
    addr: 0x8c
    size_bits: 32
    reset_value: 0x4c80
    fields:
    - !Field
      name: WDT_PAUSE_IN_SLP
      bit_offset: 7
      bit_width: 1
      description: pause WDT in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 8
      bit_width: 1
      description: enable WDT reset APP CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 9
      bit_width: 1
      description: enable WDT reset PRO CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 10
      bit_width: 1
      description: enable WDT in flash boot
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 11
      bit_width: 3
      description: system reset counter length
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 14
      bit_width: 3
      description: CPU reset counter length
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_LEVEL_INT_EN
      bit_offset: 17
      bit_width: 1
      description: N/A
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EDGE_INT_EN
      bit_offset: 18
      bit_width: 1
      description: N/A
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 19
      bit_width: 3
      description: '1: interrupt stage en  2: CPU reset stage en  3: system reset
        stage en  4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 22
      bit_width: 3
      description: '1: interrupt stage en  2: CPU reset stage en  3: system reset
        stage en  4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 25
      bit_width: 3
      description: '1: interrupt stage en  2: CPU reset stage en  3: system reset
        stage en  4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 28
      bit_width: 3
      description: '1: interrupt stage en  2: CPU reset stage en  3: system reset
        stage en  4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: enable RTC WDT
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x90
    size_bits: 32
    reset_value: 0x1f400
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x94
    size_bits: 32
    reset_value: 0x13880
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x98
    size_bits: 32
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x9c
    size_bits: 32
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 31
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0xa4
    size_bits: 32
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEST_MUX
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: ENT_RTC
      bit_offset: 29
      bit_width: 1
      description: ENT_RTC
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEST_RTC
      bit_offset: 30
      bit_width: 2
      description: DTEST_RTC
      read_allowed: true
      write_allowed: true
  - !Register
    name: SW_CPU_STALL
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: SW_STALL_APPCPU_C1
      bit_offset: 20
      bit_width: 6
      description: '{reg_sw_stall_appcpu_c1[5:0]   reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C1
      bit_offset: 26
      bit_width: 6
      description: '{reg_sw_stall_procpu_c1[5:0]   reg_sw_stall_procpu_c0[1:0]} ==
        0x86 will stall PRO CPU'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE4
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH4
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE5
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH5
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE6
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH6
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE7
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: SCRATCH7
      bit_offset: 0
      bit_width: 32
      description: 32-bit general purpose retention register
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOW_POWER_ST
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: LOW_POWER_DIAG0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
    - !Field
      name: RDY_FOR_WAKEUP
      bit_offset: 19
      bit_width: 1
      description: '1 if RTC controller is ready to execute WAKE instruction, 0 otherwise '
      read_allowed: true
      write_allowed: false
  - !Register
    name: DIAG1
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: LOW_POWER_DIAG1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOLD_FORCE
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: ADC1_HOLD_FORCE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_HOLD_FORCE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_HOLD_FORCE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_HOLD_FORCE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_HOLD_FORCE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_HOLD_FORCE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_HOLD_FORCE
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE4_HOLD_FORCE
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_HOLD_FORCE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD1_HOLD_FORCE
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD2_HOLD_FORCE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD3_HOLD_FORCE
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD4_HOLD_FORCE
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD5_HOLD_FORCE
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD6_HOLD_FORCE
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD7_HOLD_FORCE
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_HOLD_FORCE
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_HOLD_FORCE
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP1
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 18
      description: Bitmap to select RTC pads for ext wakeup1
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_CLR
      bit_offset: 18
      bit_width: 1
      description: clear ext wakeup1 status
      read_allowed: false
      write_allowed: true
  - !Register
    name: EXT_WAKEUP1_STATUS
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: EXT_WAKEUP1_STATUS
      bit_offset: 0
      bit_width: 18
      description: ext wakeup1 status
      read_allowed: true
      write_allowed: false
  - !Register
    name: BROWN_OUT
    addr: 0xd4
    size_bits: 32
    reset_value: 0x13ff0000
    fields:
    - !Field
      name: RTC_MEM_PID_CONF
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_START
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_ADDR
      bit_offset: 9
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLOSE_FLASH_ENA
      bit_offset: 14
      bit_width: 1
      description: enable close flash when brown out happens
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_RF_ENA
      bit_offset: 15
      bit_width: 1
      description: enable power down RF when brown out happens
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_WAIT
      bit_offset: 16
      bit_width: 10
      description: brown out reset wait cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_LEN
      bit_offset: 20
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_ENA
      bit_offset: 26
      bit_width: 1
      description: enable brown out reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBROWN_OUT_THRES
      bit_offset: 27
      bit_width: 3
      description: brown out threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENA
      bit_offset: 30
      bit_width: 1
      description: enable brown out
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET
      bit_offset: 31
      bit_width: 1
      description: brown out detect
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MEM_CRC_FINISH
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x13c
    size_bits: 32
    reset_value: 0x1604280
    fields:
    - !Field
      name: CNTL_DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: RTCIO
  description: Peripheral RTCIO
  base_addr: 0x3ff48400
  size: 0xcc
  registers:
  - !Register
    name: OUT
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 output value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_W1TS
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: OUT_DATA_W1TS
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 output value write 1 to set
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_W1TC
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: OUT_DATA_W1TC
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 output value write 1 to clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: ENABLE
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 output enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE_W1TS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: ENABLE_W1TS
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 output enable write 1 to set
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE_W1TC
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: ENABLE_W1TC
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 output enable write 1 to clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: INT
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 interrupt status
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS_W1TS
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: STATUS_INT_W1TS
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 interrupt status write 1 to set
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS_W1TC
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: STATUS_INT_W1TC
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 interrupt status write 1 to clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: IN
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: NEXT
      bit_offset: 14
      bit_width: 18
      description: GPIO0~17 input value
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_DEBUG_SEL
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: DEBUG_SEL0
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_SEL1
      bit_offset: 5
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_SEL2
      bit_offset: 10
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_SEL3
      bit_offset: 15
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_SEL4
      bit_offset: 20
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_12M_NO_GATING
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PAD_HOLD
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: DIG_PAD_HOLD
      bit_offset: 0
      bit_width: 32
      description: select the digital pad hold value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HALL_SENS
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: HALL_PHASE
      bit_offset: 30
      bit_width: 1
      description: Reverse phase of hall sensor
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_HALL
      bit_offset: 31
      bit_width: 1
      description: Power on hall sensor and connect to VP and VN
      read_allowed: true
      write_allowed: true
  - !Register
    name: SENSOR_PADS
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: SENSE4_FUN_IE
      bit_offset: 4
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE4_SLP_IE
      bit_offset: 5
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE4_SLP_SEL
      bit_offset: 6
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE4_FUN_SEL
      bit_offset: 7
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_FUN_IE
      bit_offset: 9
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_SLP_IE
      bit_offset: 10
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_SLP_SEL
      bit_offset: 11
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_FUN_SEL
      bit_offset: 12
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_FUN_IE
      bit_offset: 14
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_FUN_IE
      bit_offset: 19
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_SLP_IE
      bit_offset: 20
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_SLP_SEL
      bit_offset: 21
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_FUN_SEL
      bit_offset: 22
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE4_MUX_SEL
      bit_offset: 24
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_MUX_SEL
      bit_offset: 25
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_MUX_SEL
      bit_offset: 26
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_MUX_SEL
      bit_offset: 27
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE4_HOLD
      bit_offset: 28
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE3_HOLD
      bit_offset: 29
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE2_HOLD
      bit_offset: 30
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SENSE1_HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADC_PAD
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: ADC2_FUN_IE
      bit_offset: 18
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_SLP_IE
      bit_offset: 19
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_SLP_SEL
      bit_offset: 20
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_FUN_SEL
      bit_offset: 21
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_FUN_IE
      bit_offset: 23
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_SLP_IE
      bit_offset: 24
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_SLP_SEL
      bit_offset: 25
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_FUN_SEL
      bit_offset: 26
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_MUX_SEL
      bit_offset: 28
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_MUX_SEL
      bit_offset: 29
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_HOLD
      bit_offset: 30
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAD_DAC1
    addr: 0x84
    size_bits: 32
    reset_value: 0x80000000
    fields:
    - !Field
      name: PDAC1_DAC_XPD_FORCE
      bit_offset: 10
      bit_width: 1
      description: Power on DAC1. Usually  we need to tristate PDAC1 if we power on
        the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_FUN_IE
      bit_offset: 11
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_OE
      bit_offset: 12
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_SEL
      bit_offset: 14
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_FUN_SEL
      bit_offset: 15
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_MUX_SEL
      bit_offset: 17
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_XPD_DAC
      bit_offset: 18
      bit_width: 1
      description: Power on DAC1. Usually  we need to tristate PDAC1 if we power on
        the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_DAC
      bit_offset: 19
      bit_width: 8
      description: PAD DAC1 control code.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_HOLD
      bit_offset: 29
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_DRV
      bit_offset: 30
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAD_DAC2
    addr: 0x88
    size_bits: 32
    reset_value: 0x80000000
    fields:
    - !Field
      name: PDAC2_DAC_XPD_FORCE
      bit_offset: 10
      bit_width: 1
      description: Power on DAC2. Usually  we need to tristate PDAC2 if we power on
        the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_FUN_IE
      bit_offset: 11
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_OE
      bit_offset: 12
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_SEL
      bit_offset: 14
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_FUN_SEL
      bit_offset: 15
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_MUX_SEL
      bit_offset: 17
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_XPD_DAC
      bit_offset: 18
      bit_width: 1
      description: Power on DAC2. Usually  we need to tristate PDAC1 if we power on
        the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_DAC
      bit_offset: 19
      bit_width: 8
      description: PAD DAC2 control code.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_HOLD
      bit_offset: 29
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_DRV
      bit_offset: 30
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32K_PAD
    addr: 0x8c
    size_bits: 32
    reset_value: 0x84100010
    fields:
    - !Field
      name: DBIAS_XTAL_32K
      bit_offset: 1
      bit_width: 2
      description: 32K XTAL self-bias reference control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRES_XTAL_32K
      bit_offset: 3
      bit_width: 2
      description: 32K XTAL resistor bias control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_FUN_IE
      bit_offset: 5
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_OE
      bit_offset: 6
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_IE
      bit_offset: 7
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_SEL
      bit_offset: 8
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_FUN_SEL
      bit_offset: 9
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_FUN_IE
      bit_offset: 11
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_OE
      bit_offset: 12
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_SEL
      bit_offset: 14
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_FUN_SEL
      bit_offset: 15
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_MUX_SEL
      bit_offset: 17
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_MUX_SEL
      bit_offset: 18
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_XTAL_32K
      bit_offset: 19
      bit_width: 1
      description: Power up 32kHz crystal oscillator
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_XTAL_32K
      bit_offset: 20
      bit_width: 2
      description: 32K XTAL bias current DAC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_RUE
      bit_offset: 22
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_RDE
      bit_offset: 23
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_HOLD
      bit_offset: 24
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_DRV
      bit_offset: 25
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_HOLD
      bit_offset: 29
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_DRV
      bit_offset: 30
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_CFG
    addr: 0x90
    size_bits: 32
    reset_value: 0x66000000
    fields:
    - !Field
      name: TOUCH_DCUR
      bit_offset: 23
      bit_width: 2
      description: touch sensor bias current. Should have option to tie with BIAS_SLEEP(When
        BIAS_SLEEP  this setting is available
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DRANGE
      bit_offset: 25
      bit_width: 2
      description: touch sensor saw wave voltage range.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DREFL
      bit_offset: 27
      bit_width: 2
      description: touch sensor saw wave bottom voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DREFH
      bit_offset: 29
      bit_width: 2
      description: touch sensor saw wave top voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_XPD_BIAS
      bit_offset: 31
      bit_width: 1
      description: touch sensor bias power on.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD0
    addr: 0x94
    size_bits: 32
    reset_value: 0x52000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale\
        \ GPIO4"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD1
    addr: 0x98
    size_bits: 32
    reset_value: 0x4a000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.GPIO0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD2
    addr: 0x9c
    size_bits: 32
    reset_value: 0x52000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.GPIO2"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD3
    addr: 0xa0
    size_bits: 32
    reset_value: 0x4a000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.MTDO"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD4
    addr: 0xa4
    size_bits: 32
    reset_value: 0x52000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.MTCK"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD5
    addr: 0xa8
    size_bits: 32
    reset_value: 0x52000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.MTDI"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD6
    addr: 0xac
    size_bits: 32
    reset_value: 0x4a000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.MTMS"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD7
    addr: 0xb0
    size_bits: 32
    reset_value: 0x42000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 12
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale.GPIO27"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: the input enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: the output enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: the input enable of the pad in sleep status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: the sleep status selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: the functional selection signal of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: "\xD21\xD3 select the digital function  \xD30\xD3slection the rtc\
        \ function"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: the pull up enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: the pull down enable of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: the driver strength of the pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD
      bit_offset: 31
      bit_width: 1
      description: "hold the current value of the output when setting the hold to\
        \ \xD21\xD3"
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD8
    addr: 0xb4
    size_bits: 32
    reset_value: 0x2000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 19
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD9
    addr: 0xb8
    size_bits: 32
    reset_value: 0x2000000
    fields:
    - !Field
      name: TO_GPIO
      bit_offset: 19
      bit_width: 1
      description: "connect the rtc pad input to digital pad input \xD30\xD3 is availbale"
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'default touch sensor tie option. 0: tie low  1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC
      bit_offset: 23
      bit_width: 3
      description: touch sensor slope control. 3-bit for each touch panel  default
        100.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP0
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: SEL
      bit_offset: 27
      bit_width: 5
      description: "select the wakeup source \xD30\xD3 select GPIO0 \xD31\xD3 select\
        \ GPIO2 ...\xD217\xD3 select GPIO17"
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTL_EXT_CTR
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: SEL
      bit_offset: 27
      bit_width: 5
      description: "select the external xtl power source \xD30\xD3 select GPIO0 \xD3\
        1\xD3 select GPIO2 ...\xD217\xD3 select GPIO17"
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_I2C_IO
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: SAR_DEBUG_BIT_SEL
      bit_offset: 23
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_SCL_SEL
      bit_offset: 28
      bit_width: 2
      description: "\xD20\xD3 using TOUCH_PAD[0] as i2c clk \xD21\xD3 using TOUCH_PAD[2]\
        \ as i2c clk"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_SDA_SEL
      bit_offset: 30
      bit_width: 2
      description: "\xD20\xD3 using TOUCH_PAD[1] as i2c sda \xD21\xD3 using TOUCH_PAD[3]\
        \ as i2c sda"
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xc8
    size_bits: 32
    reset_value: 0x1603160
    fields:
    - !Field
      name: IO_DATE
      bit_offset: 0
      bit_width: 28
      description: date
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN0
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN1
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN2
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN3
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN4
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN5
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN6
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN7
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN8
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN9
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN10
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN11
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN12
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN13
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN14
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN15
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN16
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN17
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to : normal output  if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to : GPIO interrupt disable  if set to 1: rising edge trigger  if
        set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4:
        low level trigger  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake up enable  only available in light sleep
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC_I2C
  description: Peripheral RTC_I2C
  base_addr: 0x3ff48c00
  size: 0x3c
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 25
      description: 'number of cycles that scl == 0 '
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: 'SDA is push-pull (1) or open-drain (0) '
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: 'SCL is push-pull (1) or open-drain (0) '
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Master (1) or slave (0) '
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: 'Force to generate start condition '
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: 'Send LSB first '
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'Receive LSB first '
      read_allowed: true
      write_allowed: true
  - !Register
    name: DEBUG_STATUS
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: ACK_VAL
      bit_offset: 0
      bit_width: 1
      description: 'The value of an acknowledge signal on the bus '
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'When working as a slave, the value of R/W bit received '
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMED_OUT
      bit_offset: 2
      bit_width: 1
      description: 'Transfer has timed out '
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: 'When working as a master, lost control of I2C bus '
      read_allowed: true
      write_allowed: true
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: 'operation is in progress '
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_ADDR_MATCH
      bit_offset: 5
      bit_width: 1
      description: 'When working as a slave, whether address was matched '
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_TRANS
      bit_offset: 6
      bit_width: 1
      description: '8 bit transmit done '
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAIN_STATE
      bit_offset: 25
      bit_width: 3
      description: 'state of the main state machine '
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_STATE
      bit_offset: 28
      bit_width: 3
      description: 'state of SCL state machine '
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMEOUT
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 20
      description: 'Maximum number of FAST_CLK cycles that the transmission can take '
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: 'local slave address '
      read_allowed: true
      write_allowed: true
    - !Field
      name: _10BIT
      bit_offset: 31
      bit_width: 1
      description: 'Set if local slave address is 10-bit '
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    fields: []
  - !Register
    name: INT_RAW
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: SLAVE_TRANS_COMPLETE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: 'Slave accepted 1 byte and address matched '
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: 'Master lost arbitration '
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_TRANS_COMPLETE_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: 'Stop condition has been detected interrupt raw status '
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: 'time out interrupt raw status '
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: SLAVE_TRANS_COMPLETE_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_TRANS_COMPLETE_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_EN
    addr: 0x28
    size_bits: 32
    fields: []
  - !Register
    name: INT_ST
    addr: 0x2c
    size_bits: 32
    fields: []
  - !Register
    name: SDA_DUTY
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: SDA_DUTY
      bit_offset: 0
      bit_width: 20
      description: 'Number of FAST_CLK cycles SDA will switch after falling edge of
        SCL '
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 20
      description: 'Number of FAST_CLK cycles for SCL to be high '
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_PERIOD
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SCL_START_PERIOD
      bit_offset: 0
      bit_width: 20
      description: 'Number of FAST_CLK cycles to wait before generating start condition '
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_PERIOD
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: SCL_STOP_PERIOD
      bit_offset: 0
      bit_width: 20
      description: 'Number of FAST_CLK cycles to wait before generating stop condition '
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 14
      description: 'Command content '
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 31
      bit_width: 1
      description: 'Bit is set by HW when command is done '
      read_allowed: true
      write_allowed: true
- !Module
  name: SDMMC
  description: SD/MMC Host Controller
  base_addr: 0x3ff68000
  size: 0xa4
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: Control register
    fields:
    - !Field
      name: CONTROLLER_RESET
      bit_offset: 0
      bit_width: 1
      description: To reset controller, firmware should set this bit. This bit is
        auto-cleared after two AHB and two sdhost_cclk_in clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: 'To reset FIFO, firmware should set bit to 1. This bit is auto-cleared
        after completion of reset operation.

        Note: FIFO pointers will be out of reset after 2 cycles of system clocks in
        addition to synchronization delay (2 cycles of card clock), after the fifo_reset
        is cleared.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RESET
      bit_offset: 2
      bit_width: 1
      description: To reset DMA interface, firmware should set bit to 1. This bit
        is auto-cleared after two AHB clocks.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_ENABLE
      bit_offset: 4
      bit_width: 1
      description: 'Global interrupt enable/disable bit. 0: Disable; 1: Enable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: READ_WAIT
      bit_offset: 6
      bit_width: 1
      description: For sending read-wait to SDIO cards.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_IRQ_RESPONSE
      bit_offset: 7
      bit_width: 1
      description: Bit automatically clears once response is sent. To wait for MMC
        card interrupts, host issues CMD40 and waits for interrupt response from MMC
        card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt
        state, it can set this bit, at which time SD/MMC command state-machine sends
        CMD40 response on bus and returns to idle state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABORT_READ_DATA
      bit_offset: 8
      bit_width: 1
      description: After a suspend-command is issued during a read-operation, software
        polls the card to find when the suspend-event occurred. Once the suspend-event
        has occurred, software sets the bit which will reset the data state machine
        that is waiting for the next block of data. This bit is automatically cleared
        once the data state machine is reset to idle.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_CCSD
      bit_offset: 9
      bit_width: 1
      description: "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets\
        \ this bit only if the current command is expecting CCS (that is, RW_BLK),\
        \ and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern\
        \ is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD\
        \ bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register,\
        \ and generates an interrupt for the host, in case the Command Done interrupt\
        \ is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two\
        \ card clock cycles to drive the CCSD on the CMD line. Due to this, within\
        \ the boundary conditions the CCSD may be sent to the CE-ATA device, even\
        \ if the device has signalled CCS."
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_AUTO_STOP_CCSD
      bit_offset: 10
      bit_width: 1
      description: Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits
        together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd.
        When set, SD/MMC automatically sends an internally-generated STOP command
        (CMD12) to the CE-ATA device. After sending this internally-generated STOP
        command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and
        an interrupt is generated for the host, in case the ACD interrupt is not masked.
        After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically
        clears the  SDHOST_SEND_AUTO_STOP_CCSD bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CEATA_DEVICE_INTERRUPT_STATUS
      bit_offset: 11
      bit_width: 1
      description: Software should appropriately write to this bit after the power-on
        reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's
        interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's
        interrupt, then software should set this bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x8
    size_bits: 32
    description: Clock divider configuration register
    fields:
    - !Field
      name: CLK_DIVIDER0
      bit_offset: 0
      bit_width: 8
      description: Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses
        the divider (divisor of 1). For example, a value of 1 means divided by 2*1
        = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIVIDER1
      bit_offset: 8
      bit_width: 8
      description: Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses
        the divider (divisor of 1). For example, a value of 1 means divided by 2*1
        = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIVIDER2
      bit_offset: 16
      bit_width: 8
      description: Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses
        the divider (divisor of 1). For example, a value of 1 means divided by 2*1
        = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIVIDER3
      bit_offset: 24
      bit_width: 8
      description: Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses
        the divider (divisor of 1). For example, a value of 1 means divided by 2*1
        = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKSRC
    addr: 0xc
    size_bits: 32
    description: Clock source selection register
    fields:
    - !Field
      name: CLKSRC
      bit_offset: 0
      bit_width: 4
      description: 'Clock divider source for two SD cards is supported. Each card
        has two bits assigned to it. For example, bit[1:0] are assigned for card 0,
        bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock
        divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.

        00 : Clock divider 0;

        01 : Clock divider 1;

        10 : Clock divider 2;

        11 : Clock divider 3.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKENA
    addr: 0x10
    size_bits: 32
    description: Clock enable register
    fields:
    - !Field
      name: CCLK_ENABLE
      bit_offset: 0
      bit_width: 2
      description: 'Clock-enable control for two SD card clocks and one MMC card clock
        is supported. One bit per card.

        0: Clock disabled;

        1: Clock enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LP_ENABLE
      bit_offset: 16
      bit_width: 2
      description: 'Disable clock when the card is in IDLE state. One bit per card.

        0: clock disabled;

        1: clock enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMOUT
    addr: 0x14
    size_bits: 32
    description: Data and response timeout configuration register
    reset_value: 0xffffff40
    fields:
    - !Field
      name: RESPONSE_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: Response timeout value. Value is specified in terms of number of
        card output clocks, i.e., sdhost_cclk_out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_TIMEOUT
      bit_offset: 8
      bit_width: 24
      description: 'Value for card data read timeout. This value is also used for
        data starvation by host timeout. The timeout counter is started only after
        the card clock is stopped. This value is specified in number of card output
        clocks, i.e. sdhost_cclk_out of the selected card.

        NOTE: The software timer should be used if the timeout value is in the order
        of 100 ms. In this case, read data timeout interrupt needs to be disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTYPE
    addr: 0x18
    size_bits: 32
    description: Card bus width configuration register
    fields:
    - !Field
      name: CARD_WIDTH4
      bit_offset: 0
      bit_width: 2
      description: 'One bit per card indicates if card is 1-bit or 4-bit mode.

        0: 1-bit mode;

        1: 4-bit mode.

        Bit[1:0] correspond to card[1:0] respectively.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARD_WIDTH8
      bit_offset: 16
      bit_width: 2
      description: 'One bit per card indicates if card is in 8-bit mode.

        0: Non 8-bit mode;

        1: 8-bit mode.

        Bit[17:16] correspond to card[1:0] respectively.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLKSIZ
    addr: 0x1c
    size_bits: 32
    description: Card data block size configuration register
    reset_value: 0x200
    fields:
    - !Field
      name: BLOCK_SIZE
      bit_offset: 0
      bit_width: 16
      description: Block size.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BYTCNT
    addr: 0x20
    size_bits: 32
    description: Data transfer length configuration register
    reset_value: 0x200
    fields:
    - !Field
      name: BYTE_COUNT
      bit_offset: 0
      bit_width: 32
      description: Number of bytes to be transferred, should be an integral multiple
        of Block Size for block transfers. For data transfers of undefined byte lengths,
        byte count should be set to 0. When byte count is set to 0, it is the responsibility
        of host to explicitly send stop/abort command to terminate data transfer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTMASK
    addr: 0x24
    size_bits: 32
    description: SDIO interrupt mask register
    fields:
    - !Field
      name: INT_MASK
      bit_offset: 0
      bit_width: 16
      description: "These bits used to mask unwanted interrupts. A value of 0 masks\
        \ interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit\
        \ error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI):\
        \ Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11\
        \ (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host\
        \ timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout;\
        \ \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit\
        \ 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data\
        \ request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done;\
        \ \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_INT_MASK
      bit_offset: 16
      bit_width: 2
      description: SDIO interrupt mask, one bit for each card. Bit[17:16] correspond
        to card[15:0] respectively. When masked, SDIO interrupt detection for that
        card is disabled. 0 masks an interrupt, and 1 enables an interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMDARG
    addr: 0x28
    size_bits: 32
    description: Command argument data register
    fields:
    - !Field
      name: CMDARG
      bit_offset: 0
      bit_width: 32
      description: Value indicates command argument to be passed to the card.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD
    addr: 0x2c
    size_bits: 32
    description: Command and boot configuration register
    reset_value: 0x20000000
    fields:
    - !Field
      name: INDEX
      bit_offset: 0
      bit_width: 6
      description: Command index.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESPONSE_EXPECT
      bit_offset: 6
      bit_width: 1
      description: '0: No response expected from card; 1: Response expected from card.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESPONSE_LENGTH
      bit_offset: 7
      bit_width: 1
      description: '0: Short response expected from card; 1: Long response expected
        from card.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_RESPONSE_CRC
      bit_offset: 8
      bit_width: 1
      description: '0: Do not check; 1: Check response CRC.

        Some of command responses do not return valid CRC bits. Software should disable
        CRC checks for those commands in order to disable CRC checking by controller.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_EXPECTED
      bit_offset: 9
      bit_width: 1
      description: '0: No data transfer expected; 1: Data transfer expected.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: READ_WRITE
      bit_offset: 10
      bit_width: 1
      description: '0: Read from card; 1: Write to card.

        Don''t care if no data is expected from card.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANSFER_MODE
      bit_offset: 11
      bit_width: 1
      description: 'Block data transfer command; 1: Stream data transfer command.

        Don''t care if no data expected.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_AUTO_STOP
      bit_offset: 12
      bit_width: 1
      description: '0: No stop command is sent at the end of data transfer; 1: Send
        stop command at the end of data transfer.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_PRVDATA_COMPLETE
      bit_offset: 13
      bit_width: 1
      description: '0: Send command at once, even if previous data transfer has not
        completed; 1: Wait for previous data transfer to complete before sending Command.

        The SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status
        of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr
        should be same as in previous command.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_ABORT_CMD
      bit_offset: 14
      bit_width: 1
      description: '0: Neither stop nor abort command can stop current data transfer.
        If abort is sent to function-number currently selected or not in data-transfer
        mode, then bit should be set to 0; 1: Stop or abort command intended to stop
        current data transfer in progress.

        When open-ended or predefined data transfer is in progress, and host issues
        stop or abort command to stop data transfer, bit should be set so that command/data
        state-machines of CIU can return correctly to idle state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_INITIALIZATION
      bit_offset: 15
      bit_width: 1
      description: '0: Do not send initialization sequence (80 clocks of 1) before
        sending this command; 1: Send initialization sequence before sending this
        command.

        After powered on, 80 clocks must be sent to card for initialization before
        sending any commands to card. Bit should be set while sending first command
        to card so that controller will initialize clocks before sending command to
        card.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARD_NUMBER
      bit_offset: 16
      bit_width: 5
      description: Card number in use. Represents physical slot number of card being
        accessed. In SD-only mode, up to two cards are supported.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UPDATE_CLOCK_REGISTERS_ONLY
      bit_offset: 21
      bit_width: 1
      description: '0: Normal command sequence; 1: Do not send commands, just update
        clock register value into card clock domain.

        Following register values are transferred into card clock domain: CLKDIV,
        CLRSRC, and CLKENA.

        Changes card clocks (change frequency, truncate off or on, and set low-frequency
        mode). This is provided in order to change clock frequency or stop clock without
        having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only
        = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG,
        TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command
        sequence to card(s). When bit is set, there are no Command Done interrupts
        because no command is sent to SD_MMC_CEATA cards.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: READ_CEATA_DEVICE
      bit_offset: 22
      bit_width: 1
      description: 'Read access flag.

        0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;

        1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.

        Software should set this bit to indicate that CE-ATA device is being accessed
        for read transfer. This bit is used to disable read data timeout indication
        while performing CE-ATA read transfers. Maximum value of I/O transmission
        delay can be no less than 10 seconds. SD/MMC should not indicate read data
        timeout while waiting for data from CE-ATA device.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCS_EXPECTED
      bit_offset: 23
      bit_width: 1
      description: "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts\
        \ are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or\
        \ command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA\
        \ device (nIEN = 0), and RW_BLK command expects command completion signal\
        \ from CE-ATA device. \nIf the command expects Command Completion Signal (CCS)\
        \ from the CE-ATA device, the software should set this control bit. SD/MMC\
        \ sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt\
        \ to host if Data Transfer Over interrupt is not masked."
      read_allowed: true
      write_allowed: true
    - !Field
      name: USE_HOLE
      bit_offset: 29
      bit_width: 1
      description: 'Use Hold Register.

        0: CMD and DATA sent to card bypassing HOLD Register;

        1: CMD and DATA sent to card through the HOLD Register.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START_CMD
      bit_offset: 31
      bit_width: 1
      description: Start command. Once command is served by the CIU, this bit is automatically
        cleared. When this bit is set, host should not attempt to write to any command
        registers. If a write is attempted, hardware lock error is set in raw interrupt
        register. Once command is sent and a response is received from SD_MMC_CEATA
        cards, Command Done bit is set in the raw interrupt Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RESP0
    addr: 0x30
    size_bits: 32
    description: Response data register
    fields:
    - !Field
      name: RESPONSE0
      bit_offset: 0
      bit_width: 32
      description: Bit[31:0] of response.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RESP1
    addr: 0x34
    size_bits: 32
    description: Long response data register
    fields:
    - !Field
      name: RESPONSE1
      bit_offset: 0
      bit_width: 32
      description: Bit[63:32] of long response.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RESP2
    addr: 0x38
    size_bits: 32
    description: Long response data register
    fields:
    - !Field
      name: RESPONSE2
      bit_offset: 0
      bit_width: 32
      description: Bit[95:64] of long response.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RESP3
    addr: 0x3c
    size_bits: 32
    description: Long response data register
    fields:
    - !Field
      name: RESPONSE3
      bit_offset: 0
      bit_width: 32
      description: Bit[127:96] of long response.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MINTSTS
    addr: 0x40
    size_bits: 32
    description: Masked interrupt status register
    fields:
    - !Field
      name: INT_STATUS_MSK
      bit_offset: 0
      bit_width: 16
      description: "Interrupt enabled only if corresponding bit in interrupt mask\
        \ register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD):\
        \ Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE):\
        \ Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\n\
        Bit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read\
        \ timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error;\
        \ \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request;\
        \ \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer\
        \ over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD):\
        \ Card detect."
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_INTERRUPT_MSK
      bit_offset: 16
      bit_width: 2
      description: Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond
        to card1 and card0, respectively. SDIO interrupt for card is enabled only
        if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register
        (Setting mask bit enables interrupt).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RINTSTS
    addr: 0x44
    size_bits: 32
    description: Raw interrupt status register
    fields:
    - !Field
      name: INT_STATUS_RAW
      bit_offset: 0
      bit_width: 16
      description: "Setting a bit clears the corresponding interrupt and writing 0\
        \ has no effect. Bits are logged regardless of interrupt mask status.\nBit\
        \ 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\n\
        Bit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write\
        \ error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data\
        \ starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit\
        \ 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC):\
        \ Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR):\
        \ Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD):\
        \ Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_INTERRUPT_RAW
      bit_offset: 16
      bit_width: 2
      description: 'Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond
        to card1 and card0, respectively. Setting a bit clears the corresponding interrupt
        bit and writing 0 has no effect.

        0: No SDIO interrupt from card;

        1: SDIO interrupt from card.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x48
    size_bits: 32
    description: SD/MMC status register
    reset_value: 0x716
    fields:
    - !Field
      name: FIFO_RX_WATERMARK
      bit_offset: 0
      bit_width: 1
      description: FIFO reached Receive watermark level, not qualified with data transfer.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIFO_TX_WATERMARK
      bit_offset: 1
      bit_width: 1
      description: FIFO reached Transmit watermark level, not qualified with data
        transfer.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIFO_EMPTY
      bit_offset: 2
      bit_width: 1
      description: FIFO is empty status.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIFO_FULL
      bit_offset: 3
      bit_width: 1
      description: FIFO is full status.
      read_allowed: true
      write_allowed: false
    - !Field
      name: COMMAND_FSM_STATES
      bit_offset: 4
      bit_width: 4
      description: "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send\
        \ cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send\
        \ cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive\
        \ resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n\
        11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n\
        14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround."
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA_3_STATUS
      bit_offset: 8
      bit_width: 1
      description: 'Raw selected sdhost_card_data[3], checks whether card is present.

        0: card not present;

        1: card present.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA_BUSY
      bit_offset: 9
      bit_width: 1
      description: 'Inverted version of raw selected sdhost_card_data[0].

        0: Card data not busy;

        1: Card data busy.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA_STATE_MC_BUSY
      bit_offset: 10
      bit_width: 1
      description: Data transmit or receive state-machine is busy.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESPONSE_INDEX
      bit_offset: 11
      bit_width: 6
      description: Index of previous response, including any auto-stop sent by core.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIFO_COUNT
      bit_offset: 17
      bit_width: 13
      description: FIFO count, number of filled locations in FIFO.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFOTH
    addr: 0x4c
    size_bits: 32
    description: FIFO configuration register
    fields:
    - !Field
      name: TX_WMARK
      bit_offset: 0
      bit_width: 12
      description: FIFO threshold watermark level when transmitting data to card.
        When FIFO data count is less than or equal to this number, DMA/FIFO request
        is raised. If Interrupt is enabled, then interrupt  occurs. During end of
        packet, request or interrupt is generated, regardless of threshold programming.In
        non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then
        interrupt is generated instead of DMA request. During end of packet, on last
        interrupt, host is responsible for filling FIFO with only required remaining
        bytes (not before FIFO is full or after CIU completes data transfers, because
        FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is
        less than burst  size, DMA controller does single cycles until required bytes
        are  transferred.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WMARK
      bit_offset: 16
      bit_width: 11
      description: FIFO threshold watermark level when receiving data to card.When
        FIFO data count reaches greater than this number , DMA/FIFO request is raised.
        During end of packet, request is generated regardless of threshold programming
        in order to complete any remaining data.In non-DMA mode, when receiver FIFO
        threshold (RXDR) interrupt is enabled, then interrupt is generated instead
        of DMA request.During end of packet, interrupt is not generated if threshold
        programming is larger than any remaining data. It is responsibility of host
        to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode,
        at end of packet, even if remaining bytes are less than threshold, DMA request
        does single transfers to flush out any remaining bytes before Data Transfer
        Done interrupt is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_MULTIPLE_TRANSACTION_SIZE
      bit_offset: 28
      bit_width: 3
      description: "Burst size of multiple transaction, should be programmed same\
        \ as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000:\
        \ 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011:\
        \ 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110:\
        \ 128-byte transfer; \n111: 256-byte transfer."
      read_allowed: true
      write_allowed: true
  - !Register
    name: CDETECT
    addr: 0x50
    size_bits: 32
    description: Card detect register
    fields:
    - !Field
      name: CARD_DETECT_N
      bit_offset: 0
      bit_width: 2
      description: Value on sdhost_card_detect_n input ports (1 bit per card), read-only
        bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented.
      read_allowed: true
      write_allowed: false
  - !Register
    name: WRTPRT
    addr: 0x54
    size_bits: 32
    description: Card write protection (WP) status register
    fields:
    - !Field
      name: WRITE_PROTECT
      bit_offset: 0
      bit_width: 2
      description: Value on sdhost_card_write_prt input ports (1 bit per card). 1
        represents write protection. Only NUM_CARDS number of bits are implemented.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCBCNT
    addr: 0x5c
    size_bits: 32
    description: Transferred byte count register
    fields:
    - !Field
      name: TCBCNT
      bit_offset: 0
      bit_width: 32
      description: Number of bytes transferred by CIU unit to card.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TBBCNT
    addr: 0x60
    size_bits: 32
    description: Transferred byte count register
    fields:
    - !Field
      name: TBBCNT
      bit_offset: 0
      bit_width: 32
      description: Number of bytes transferred between Host/DMA memory and BIU FIFO.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBNCE
    addr: 0x64
    size_bits: 32
    description: Debounce filter time configuration register
    fields:
    - !Field
      name: DEBOUNCE_COUNT
      bit_offset: 0
      bit_width: 24
      description: Number of host clocks (clk) used by debounce filter logic. The
        typical debounce time is 5 \verb+~+ 25 ms to prevent the card instability
        when the card is inserted or removed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USRID
    addr: 0x68
    size_bits: 32
    description: User ID (scratchpad) register
    fields:
    - !Field
      name: USRID
      bit_offset: 0
      bit_width: 32
      description: User identification register, value set by user. Can also be used
        as a scratchpad register by user.
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERID
    addr: 0x6c
    size_bits: 32
    description: Version ID (scratchpad) register
    reset_value: 0x5432270a
    fields:
    - !Field
      name: VERSIONID
      bit_offset: 0
      bit_width: 32
      description: Hardware version register. Can also be read by fireware.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HCON
    addr: 0x70
    size_bits: 32
    description: Hardware feature register
    reset_value: 0x3444cc3
    fields:
    - !Field
      name: CARD_TYPE
      bit_offset: 0
      bit_width: 1
      description: Hardware support SDIO and MMC.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CARD_NUM
      bit_offset: 1
      bit_width: 5
      description: Support card number is 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_TYPE
      bit_offset: 6
      bit_width: 1
      description: Register config is APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA_WIDTH
      bit_offset: 7
      bit_width: 3
      description: Regisger data widht is 32.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR_WIDTH
      bit_offset: 10
      bit_width: 6
      description: Register address width is 32.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_WIDTH
      bit_offset: 18
      bit_width: 3
      description: DMA data witdth is 32.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RAM_INDISE
      bit_offset: 21
      bit_width: 1
      description: Inside RAM in SDMMC module.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOLD
      bit_offset: 22
      bit_width: 1
      description: Have a hold regiser in data path .
      read_allowed: true
      write_allowed: false
    - !Field
      name: NUM_CLK_DIV
      bit_offset: 24
      bit_width: 2
      description: Have 4 clk divider in design .
      read_allowed: true
      write_allowed: false
  - !Register
    name: UHS
    addr: 0x74
    size_bits: 32
    description: UHS-1 register
    fields:
    - !Field
      name: DDR
      bit_offset: 16
      bit_width: 2
      description: 'DDR mode selecton,1 bit for each card.

        0-Non-DDR mdoe.

        1-DDR mdoe.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RST_N
    addr: 0x78
    size_bits: 32
    description: Card reset register
    reset_value: 0x1
    fields:
    - !Field
      name: CARD_RESET
      bit_offset: 0
      bit_width: 2
      description: "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause\
        \ the cards to enter pre-idle state, which requires them to be re-initialized.\
        \ SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1]\
        \ should be set to 1'b0 to reset card1."
      read_allowed: true
      write_allowed: true
  - !Register
    name: BMOD
    addr: 0x80
    size_bits: 32
    description: Burst mode transfer configuration register
    fields:
    - !Field
      name: SWR
      bit_offset: 0
      bit_width: 1
      description: Software Reset. When set, the DMA Controller resets all its internal
        registers. It is automatically cleared after one clock cycle.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FB
      bit_offset: 1
      bit_width: 1
      description: Fixed Burst. Controls whether the AHB Master interface performs
        fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4,
        INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB
        will use SINGLE and INCR burst transfer operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DE
      bit_offset: 7
      bit_width: 1
      description: IDMAC Enable. When set, the IDMAC is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBL
      bit_offset: 8
      bit_width: 3
      description: "Programmable Burst Length. These bits indicate the maximum number\
        \ of beats to be performed in one IDMAC???Internal DMA Control???transaction.\
        \ The IDMAC will always attempt to burst as specified in PBL each time it\
        \ starts a burst transfer on the host bus. The permissible values are 1, 4,\
        \ 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH\
        \ register. In order to change this value, write the required value to FIFOTH\
        \ register. This is an encode value as follows:\n000: 1-byte transfer; \n\
        001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n\
        100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer;\
        \ \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only\
        \ for data access, it does not apply to descriptor access."
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLDMND
    addr: 0x84
    size_bits: 32
    description: Poll demand configuration register
    fields:
    - !Field
      name: PD
      bit_offset: 0
      bit_width: 32
      description: Poll Demand. If the OWNER bit of a descriptor is not set, the FSM
        goes to the Suspend state. The host needs to write any value into this register
        for the IDMAC FSM to resume normal descriptor fetch operation. This is a write
        only .
      read_allowed: false
      write_allowed: true
  - !Register
    name: DBADDR
    addr: 0x88
    size_bits: 32
    description: Descriptor base address register
    fields:
    - !Field
      name: DBADDR
      bit_offset: 0
      bit_width: 32
      description: Start of Descriptor List. Contains the base address of the First
        Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC
        internally. Hence these LSB bits may be treated as read-only.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDSTS
    addr: 0x8c
    size_bits: 32
    description: IDMAC status register
    fields:
    - !Field
      name: TI
      bit_offset: 0
      bit_width: 1
      description: Transmit Interrupt. Indicates that data transmission is finished
        for a descriptor. Writing 1 clears this bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RI
      bit_offset: 1
      bit_width: 1
      description: Receive Interrupt. Indicates the completion of data reception for
        a descriptor. Writing 1 clears this bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FBE
      bit_offset: 2
      bit_width: 1
      description: Fatal Bus Error Interrupt. Indicates that a Bus Error occurred
        (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses.
        Writing 1 clears this bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DU
      bit_offset: 4
      bit_width: 1
      description: Descriptor Unavailable Interrupt. This bit is set when the descriptor
        is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CES
      bit_offset: 5
      bit_width: 1
      description: "Card Error Summary. Indicates the status of the transaction to/from\
        \ the card, also present in RINTSTS. Indicates the logical OR of the following\
        \ bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \n\
        RCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS\
        \ timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting\
        \ 1 clears this bit. The abort condition of the IDMAC depends on the setting\
        \ of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response\
        \ error."
      read_allowed: true
      write_allowed: true
    - !Field
      name: NIS
      bit_offset: 8
      bit_width: 1
      description: 'Normal Interrupt Summary. Logical OR of the following: IDSTS[0]
        : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect
        this bit. This is a sticky bit and must be cleared each time a corresponding
        bit that causes NIS to be set is cleared. Writing 1 clears this bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AIS
      bit_offset: 9
      bit_width: 1
      description: 'Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2]
        : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect
        this bit. This is a sticky bit and must be cleared each time a corresponding
        bit that causes AIS to be set is cleared. Writing 1 clears this bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FBE_CODE
      bit_offset: 10
      bit_width: 3
      description: 'Fatal Bus Error Code. Indicates the type of error that caused
        a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This
        field does not generate an interrupt.

        001: Host Abort received during transmission;

        010: Host Abort received during reception;

        Others: Reserved.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSM
      bit_offset: 13
      bit_width: 4
      description: "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND\
        \ (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK\
        \ (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting\
        \ state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD\
        \ (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor\
        \ close state)."
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDINTEN
    addr: 0x90
    size_bits: 32
    description: IDMAC interrupt enable register
    fields:
    - !Field
      name: TI
      bit_offset: 0
      bit_width: 1
      description: Transmit Interrupt Enable. When set with Normal Interrupt Summary
        Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RI
      bit_offset: 1
      bit_width: 1
      description: Receive Interrupt Enable. When set with Normal Interrupt Summary
        Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FBE
      bit_offset: 2
      bit_width: 1
      description: Fatal Bus Error Enable. When set with Abnormal Interrupt Summary
        Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error
        Enable Interrupt is disabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DU
      bit_offset: 4
      bit_width: 1
      description: Descriptor Unavailable Interrupt. When set along with Abnormal
        Interrupt Summary Enable, the DU interrupt is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CES
      bit_offset: 5
      bit_width: 1
      description: Card Error summary Interrupt Enable. When set, it enables the Card
        Interrupt summary.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NI
      bit_offset: 8
      bit_width: 1
      description: 'Normal Interrupt Summary Enable. When set, a normal interrupt
        is enabled. When reset, a normal interrupt is disabled. This bit enables the
        following bits:

        IDINTEN[0]: Transmit Interrupt;

        IDINTEN[1]: Receive Interrupt.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AI
      bit_offset: 9
      bit_width: 1
      description: 'Abnormal Interrupt Summary Enable. When set, an abnormal interrupt
        is enabled. This bit enables the following bits:

        IDINTEN[2]: Fatal Bus Error Interrupt;

        IDINTEN[4]: DU Interrupt.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSCADDR
    addr: 0x94
    size_bits: 32
    description: Host descriptor address pointer
    fields:
    - !Field
      name: DSCADDR
      bit_offset: 0
      bit_width: 32
      description: Host Descriptor Address Pointer, updated by IDMAC during operation
        and cleared on reset. This register points to the start address of the current
        descriptor read by the IDMAC.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BUFADDR
    addr: 0x98
    size_bits: 32
    description: Host buffer address pointer register
    fields:
    - !Field
      name: BUFADDR
      bit_offset: 0
      bit_width: 32
      description: Host Buffer Address Pointer, updated by IDMAC during operation
        and cleared on reset. This register points to the current Data Buffer Address
        being accessed by the IDMAC.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CARDTHRCTL
    addr: 0x100
    size_bits: 32
    description: Card Threshold Control register
    fields:
    - !Field
      name: CARDRDTHREN
      bit_offset: 0
      bit_width: 1
      description: 'Card read threshold enable.

        1''b0-Card read threshold disabled.

        1''b1-Card read threshold enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARDCLRINTEN
      bit_offset: 1
      bit_width: 1
      description: 'Busy clear interrupt generation:

        1''b0-Busy clear interrypt disabled.

        1''b1-Busy clear interrypt enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARDWRTHREN
      bit_offset: 2
      bit_width: 1
      description: 'Applicable when HS400 mode is enabled.

        1''b0-Card write Threshold disabled.

        1''b1-Card write Threshold enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARDTHRESHOLD
      bit_offset: 16
      bit_width: 16
      description: The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG
        is set to 1 or SDHOST_CARDRDTHREN_REG set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EMMCDDR
    addr: 0x10c
    size_bits: 32
    description: eMMC DDR register
    fields:
    - !Field
      name: HALFSTARTBIT
      bit_offset: 0
      bit_width: 2
      description: 'Control for start bit detection mechanism duration of start bit.Each
        bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for
        SD applications.For eMMC4.5,start bit can be:

        1''b0-Full cycle.

        1''b1-less than one full cycle.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: HS400_MODE
      bit_offset: 31
      bit_width: 1
      description: Set 1 to enable HS400 mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENSHIFT
    addr: 0x110
    size_bits: 32
    description: Enable Phase Shift register
    fields:
    - !Field
      name: ENABLE_SHIFT
      bit_offset: 0
      bit_width: 4
      description: 'Control for the amount of phase shift provided on the default
        enables in the design.Two bits assigned for each card.

        2''b00-Default phase shift.

        2''b01-Enables shifted to next immediate positive edge.

        2''b10-Enables shifted to next immediate negative edge.

        2''b11-Reserved.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUFFIFO
    addr: 0x200
    size_bits: 32
    description: CPU write and read transmit data by FIFO
    fields:
    - !Field
      name: BUFFIFO
      bit_offset: 0
      bit_width: 32
      description: CPU write and read transmit data by FIFO. This register points
        to the current Data FIFO .
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_EDGE_SEL
    addr: 0x800
    size_bits: 32
    description: SDIO control register.
    reset_value: 0x820200
    fields:
    - !Field
      name: CCLKIN_EDGE_DRV_SEL
      bit_offset: 0
      bit_width: 3
      description: It's used to select the clock phase of the output signal from phase
        0, phase 90, phase 180, phase 270.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCLKIN_EDGE_SAM_SEL
      bit_offset: 3
      bit_width: 3
      description: It's used to select the clock phase of the input signal from phase
        0, phase 90, phase 180, phase 270.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCLKIN_EDGE_SLF_SEL
      bit_offset: 6
      bit_width: 3
      description: It's used to select the clock phase of the internal signal from
        phase 0, phase 90, phase 180, phase 270.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCLLKIN_EDGE_H
      bit_offset: 9
      bit_width: 4
      description: The high level of the divider clock. The value should be smaller
        than CCLKIN_EDGE_L.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCLLKIN_EDGE_L
      bit_offset: 13
      bit_width: 4
      description: The low level of the divider clock. The value should be  larger
        than CCLKIN_EDGE_H.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCLLKIN_EDGE_N
      bit_offset: 17
      bit_width: 4
      description: The value should be equal to CCLKIN_EDGE_L.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESDIO_MODE
      bit_offset: 21
      bit_width: 1
      description: Enable esdio mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESD_MODE
      bit_offset: 22
      bit_width: 1
      description: Enable esd mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCLK_EN
      bit_offset: 23
      bit_width: 1
      description: Sdio clock enable
      read_allowed: true
      write_allowed: true
- !Module
  name: SENS
  description: Peripheral SENS
  base_addr: 0x3ff48800
  size: 0xa8
  registers:
  - !Register
    name: SAR_READ_CTRL
    addr: 0x0
    size_bits: 32
    reset_value: 0x70902
    fields:
    - !Field
      name: SAR1_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_SAMPLE_CYCLE
      bit_offset: 8
      bit_width: 8
      description: sample cycles for SAR ADC1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_SAMPLE_BIT
      bit_offset: 16
      bit_width: 2
      description: '00: for 9-bit width  01: for 10-bit width  10: for 11-bit width  11:
        for 12-bit width'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_CLK_GATED
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_SAMPLE_NUM
      bit_offset: 19
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_DIG_FORCE
      bit_offset: 27
      bit_width: 1
      description: '1: SAR ADC1 controlled by DIG ADC1 CTRL  0: SAR ADC1 controlled
        by RTC ADC1 CTRL'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_DATA_INV
      bit_offset: 28
      bit_width: 1
      description: Invert SAR ADC1 data
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_READ_STATUS1
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: SAR1_READER_STATUS
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_MEAS_WAIT1
    addr: 0x8
    size_bits: 32
    reset_value: 0xa000a
    fields:
    - !Field
      name: SAR_AMP_WAIT1
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_AMP_WAIT2
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS_WAIT2
    addr: 0xc
    size_bits: 32
    reset_value: 0x20000a
    fields:
    - !Field
      name: FORCE_XPD_SAR_SW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_AMP_WAIT3
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XPD_AMP
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XPD_SAR
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_RSTB_WAIT
      bit_offset: 20
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS_CTRL
    addr: 0x10
    size_bits: 32
    reset_value: 0x707338f
    fields:
    - !Field
      name: XPD_SAR_AMP_FSM
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_RST_FB_FSM
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_FSM
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_GND_FSM
      bit_offset: 12
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_FSM
      bit_offset: 16
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_RSTB_FSM
      bit_offset: 20
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_XPD_WAIT
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_READ_STATUS2
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: SAR2_READER_STATUS
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: ULP_CP_SLEEP_CYC0
    addr: 0x18
    size_bits: 32
    reset_value: 0xc8
    fields:
    - !Field
      name: SLEEP_CYCLES_S0
      bit_offset: 0
      bit_width: 32
      description: sleep cycles for ULP-coprocessor timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: ULP_CP_SLEEP_CYC1
    addr: 0x1c
    size_bits: 32
    reset_value: 0x64
    fields:
    - !Field
      name: SLEEP_CYCLES_S1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ULP_CP_SLEEP_CYC2
    addr: 0x20
    size_bits: 32
    reset_value: 0x32
    fields:
    - !Field
      name: SLEEP_CYCLES_S2
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ULP_CP_SLEEP_CYC3
    addr: 0x24
    size_bits: 32
    reset_value: 0x28
    fields:
    - !Field
      name: SLEEP_CYCLES_S3
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ULP_CP_SLEEP_CYC4
    addr: 0x28
    size_bits: 32
    reset_value: 0x14
    fields:
    - !Field
      name: SLEEP_CYCLES_S4
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_START_FORCE
    addr: 0x2c
    size_bits: 32
    reset_value: 0xf
    fields:
    - !Field
      name: SAR1_BIT_WIDTH
      bit_offset: 0
      bit_width: 2
      description: '00: 9 bit  01: 10 bits  10: 11bits  11: 12bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_BIT_WIDTH
      bit_offset: 2
      bit_width: 2
      description: '00: 9 bit  01: 10 bits  10: 11bits  11: 12bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_EN_TEST
      bit_offset: 4
      bit_width: 1
      description: SAR2_EN_TEST  only active when reg_sar2_dig_force = 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_PWDET_CCT
      bit_offset: 5
      bit_width: 3
      description: SAR2_PWDET_CCT  PA power detector capacitance tuning.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_FORCE_START_TOP
      bit_offset: 8
      bit_width: 1
      description: '1: ULP-coprocessor is started by SW  0: ULP-coprocessor is started
        by timer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_START_TOP
      bit_offset: 9
      bit_width: 1
      description: Write 1 to start ULP-coprocessor  only active when reg_ulp_cp_force_start_top
        = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARCLK_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PC_INIT
      bit_offset: 11
      bit_width: 11
      description: initialized PC for ULP-coprocessor
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_STOP
      bit_offset: 22
      bit_width: 1
      description: stop SAR ADC2 conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_STOP
      bit_offset: 23
      bit_width: 1
      description: stop SAR ADC1 conversion
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_PWDET_EN
      bit_offset: 24
      bit_width: 1
      description: N/A
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEM_WR_CTRL
    addr: 0x30
    size_bits: 32
    reset_value: 0x100200
    fields:
    - !Field
      name: MEM_WR_ADDR_INIT
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_ADDR_SIZE
      bit_offset: 11
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_WR_OFFST_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: SAR_ATTEN1
    addr: 0x34
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SAR1_ATTEN
      bit_offset: 0
      bit_width: 32
      description: 2-bit attenuation for each pad  11:1dB  10:6dB  01:3dB  00:0dB
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_ATTEN2
    addr: 0x38
    size_bits: 32
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SAR2_ATTEN
      bit_offset: 0
      bit_width: 32
      description: 2-bit attenuation for each pad  11:1dB  10:6dB  01:3dB  00:0dB
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_SLAVE_ADDR1
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: I2C_SLAVE_ADDR1
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR0
      bit_offset: 11
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEAS_STATUS
      bit_offset: 22
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_SLAVE_ADDR2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: I2C_SLAVE_ADDR3
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR2
      bit_offset: 11
      bit_width: 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_SLAVE_ADDR3
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: I2C_SLAVE_ADDR5
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR4
      bit_offset: 11
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_OUT
      bit_offset: 22
      bit_width: 8
      description: temperature sensor data out
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSENS_RDY_OUT
      bit_offset: 30
      bit_width: 1
      description: indicate temperature sensor out ready
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_SLAVE_ADDR4
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: I2C_SLAVE_ADDR7
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR6
      bit_offset: 11
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_RDATA
      bit_offset: 22
      bit_width: 8
      description: I2C read data
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2C_DONE
      bit_offset: 30
      bit_width: 1
      description: indicate I2C done
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TSENS_CTRL
    addr: 0x4c
    size_bits: 32
    reset_value: 0x66002
    fields:
    - !Field
      name: TSENS_XPD_WAIT
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_XPD_FORCE
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_INV
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_GATED
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_IN_INV
      bit_offset: 15
      bit_width: 1
      description: invert temperature sensor data
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_DIV
      bit_offset: 16
      bit_width: 8
      description: temperature sensor clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_POWER_UP
      bit_offset: 24
      bit_width: 1
      description: temperature sensor power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_POWER_UP_FORCE
      bit_offset: 25
      bit_width: 1
      description: '1: dump out & power up controlled by SW  0: by FSM'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_DUMP_OUT
      bit_offset: 26
      bit_width: 1
      description: temperature sensor dump out  only active when reg_tsens_power_up_force
        = 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_I2C_CTRL
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: SAR_I2C_CTRL
      bit_offset: 0
      bit_width: 28
      description: I2C control data  only active when reg_sar_i2c_start_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_START
      bit_offset: 28
      bit_width: 1
      description: start I2C  only active when reg_sar_i2c_start_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_START_FORCE
      bit_offset: 29
      bit_width: 1
      description: '1: I2C started by SW  0: I2C started by FSM'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS_START1
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: MEAS1_DATA_SAR
      bit_offset: 0
      bit_width: 16
      description: SAR ADC1 data
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS1_DONE_SAR
      bit_offset: 16
      bit_width: 1
      description: SAR ADC1 conversion done indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS1_START_SAR
      bit_offset: 17
      bit_width: 1
      description: SAR ADC1 controller (in RTC) starts conversion  only active when
        reg_meas1_start_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEAS1_START_FORCE
      bit_offset: 18
      bit_width: 1
      description: '1: SAR ADC1 controller (in RTC) is started by SW  0: SAR ADC1
        controller is started by ULP-coprocessor'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_EN_PAD
      bit_offset: 19
      bit_width: 12
      description: SAR ADC1 pad enable bitmap  only active when reg_sar1_en_pad_force
        = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_EN_PAD_FORCE
      bit_offset: 31
      bit_width: 1
      description: '1: SAR ADC1 pad enable bitmap is controlled by SW  0: SAR ADC1
        pad enable bitmap is controlled by ULP-coprocessor'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_CTRL1
    addr: 0x58
    size_bits: 32
    reset_value: 0x2041000
    fields:
    - !Field
      name: TOUCH_MEAS_DELAY
      bit_offset: 0
      bit_width: 16
      description: the meas length (in 8MHz)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_XPD_WAIT
      bit_offset: 16
      bit_width: 8
      description: the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_SEL
      bit_offset: 24
      bit_width: 1
      description: '1: when the counter is greater then the threshold  the touch pad
        is considered as "touched"  0: when the counter is less than the threshold  the
        touch pad is considered as "touched"'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_1EN
      bit_offset: 25
      bit_width: 1
      description: '1: wakeup interrupt is generated if SET1 is "touched"  0: wakeup
        interrupt is generated only if SET1 & SET2 is both "touched"'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_HALL_FORCE
      bit_offset: 26
      bit_width: 1
      description: '1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by
        FSM in ULP-coprocessor'
      read_allowed: true
      write_allowed: true
    - !Field
      name: HALL_PHASE_FORCE
      bit_offset: 27
      bit_width: 1
      description: '1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled
        by FSM in ULP-coprocessor'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_OUT_TH1
      bit_offset: 0
      bit_width: 16
      description: the threshold for touch pad 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_TH0
      bit_offset: 16
      bit_width: 16
      description: the threshold for touch pad 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES2
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_OUT_TH3
      bit_offset: 0
      bit_width: 16
      description: the threshold for touch pad 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_TH2
      bit_offset: 16
      bit_width: 16
      description: the threshold for touch pad 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES3
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_OUT_TH5
      bit_offset: 0
      bit_width: 16
      description: the threshold for touch pad 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_TH4
      bit_offset: 16
      bit_width: 16
      description: the threshold for touch pad 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES4
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_OUT_TH7
      bit_offset: 0
      bit_width: 16
      description: the threshold for touch pad 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_TH6
      bit_offset: 16
      bit_width: 16
      description: the threshold for touch pad 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES5
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_OUT_TH9
      bit_offset: 0
      bit_width: 16
      description: the threshold for touch pad 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_TH8
      bit_offset: 16
      bit_width: 16
      description: the threshold for touch pad 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_OUT1
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_MEAS_OUT1
      bit_offset: 0
      bit_width: 16
      description: the counter for touch pad 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_MEAS_OUT0
      bit_offset: 16
      bit_width: 16
      description: the counter for touch pad 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_OUT2
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_MEAS_OUT3
      bit_offset: 0
      bit_width: 16
      description: the counter for touch pad 3
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_MEAS_OUT2
      bit_offset: 16
      bit_width: 16
      description: the counter for touch pad 2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_OUT3
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_MEAS_OUT5
      bit_offset: 0
      bit_width: 16
      description: the counter for touch pad 5
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_MEAS_OUT4
      bit_offset: 16
      bit_width: 16
      description: the counter for touch pad 4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_OUT4
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_MEAS_OUT7
      bit_offset: 0
      bit_width: 16
      description: the counter for touch pad 7
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_MEAS_OUT6
      bit_offset: 16
      bit_width: 16
      description: the counter for touch pad 6
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_OUT5
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: TOUCH_MEAS_OUT9
      bit_offset: 0
      bit_width: 16
      description: the counter for touch pad 9
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_MEAS_OUT8
      bit_offset: 16
      bit_width: 16
      description: the counter for touch pad 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_CTRL2
    addr: 0x84
    size_bits: 32
    reset_value: 0x400800
    fields:
    - !Field
      name: TOUCH_MEAS_EN
      bit_offset: 0
      bit_width: 10
      description: 10-bit register to indicate which pads are "touched"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_MEAS_DONE
      bit_offset: 10
      bit_width: 1
      description: fsm set 1 to indicate touch touch meas is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_START_FSM_EN
      bit_offset: 11
      bit_width: 1
      description: '1: TOUCH_START & TOUCH_XPD is controlled by touch fsm  0: TOUCH_START
        & TOUCH_XPD is controlled by registers'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_EN
      bit_offset: 12
      bit_width: 1
      description: '1: start touch fsm  valid when reg_touch_start_force is set'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_FORCE
      bit_offset: 13
      bit_width: 1
      description: '1: to start touch fsm by SW  0: to start touch fsm by timer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLEEP_CYCLES
      bit_offset: 14
      bit_width: 16
      description: sleep cycles for timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_MEAS_EN_CLR
      bit_offset: 30
      bit_width: 1
      description: to clear reg_touch_meas_en
      read_allowed: false
      write_allowed: true
  - !Register
    name: SAR_TOUCH_ENABLE
    addr: 0x8c
    size_bits: 32
    reset_value: 0x3fffffff
    fields:
    - !Field
      name: TOUCH_PAD_WORKEN
      bit_offset: 0
      bit_width: 10
      description: Bitmap defining the working set during the measurement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD_OUTEN2
      bit_offset: 10
      bit_width: 10
      description: Bitmap defining SET2 for generating wakeup interrupt. SET2 is "touched"
        only if at least one of touch pad in SET2 is "touched".
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD_OUTEN1
      bit_offset: 20
      bit_width: 10
      description: Bitmap defining SET1 for generating wakeup interrupt. SET1 is "touched"
        only if at least one of touch pad in SET1 is "touched".
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_READ_CTRL2
    addr: 0x90
    size_bits: 32
    reset_value: 0x70902
    fields:
    - !Field
      name: SAR2_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_SAMPLE_CYCLE
      bit_offset: 8
      bit_width: 8
      description: sample cycles for SAR ADC2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_SAMPLE_BIT
      bit_offset: 16
      bit_width: 2
      description: '00: for 9-bit width  01: for 10-bit width  10: for 11-bit width  11:
        for 12-bit width'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_CLK_GATED
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_SAMPLE_NUM
      bit_offset: 19
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_PWDET_FORCE
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_DIG_FORCE
      bit_offset: 28
      bit_width: 1
      description: '1: SAR ADC2 controlled by DIG ADC2 CTRL or PWDET CTRL  0: SAR
        ADC2 controlled by RTC ADC2 CTRL'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_DATA_INV
      bit_offset: 29
      bit_width: 1
      description: Invert SAR ADC2 data
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS_START2
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: MEAS2_DATA_SAR
      bit_offset: 0
      bit_width: 16
      description: SAR ADC2 data
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS2_DONE_SAR
      bit_offset: 16
      bit_width: 1
      description: SAR ADC2 conversion done indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS2_START_SAR
      bit_offset: 17
      bit_width: 1
      description: SAR ADC2 controller (in RTC) starts conversion  only active when
        reg_meas2_start_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEAS2_START_FORCE
      bit_offset: 18
      bit_width: 1
      description: '1: SAR ADC2 controller (in RTC) is started by SW  0: SAR ADC2
        controller is started by ULP-coprocessor'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_EN_PAD
      bit_offset: 19
      bit_width: 12
      description: SAR ADC2 pad enable bitmap  only active when reg_sar2_en_pad_force
        = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_EN_PAD_FORCE
      bit_offset: 31
      bit_width: 1
      description: '1: SAR ADC2 pad enable bitmap is controlled by SW  0: SAR ADC2
        pad enable bitmap is controlled by ULP-coprocessor'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_DAC_CTRL1
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: SW_FSTEP
      bit_offset: 0
      bit_width: 16
      description: frequency step for CW generator  can be used to adjust the frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_TONE_EN
      bit_offset: 16
      bit_width: 1
      description: '1: enable CW generator  0: disable CW generator'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_BIT_SEL
      bit_offset: 17
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_DIG_FORCE
      bit_offset: 22
      bit_width: 1
      description: '1: DAC1 & DAC2 use DMA  0: DAC1 & DAC2 do not use DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_FORCE_LOW
      bit_offset: 23
      bit_width: 1
      description: '1: force PDAC_CLK to low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_FORCE_HIGH
      bit_offset: 24
      bit_width: 1
      description: '1: force PDAC_CLK to high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_INV
      bit_offset: 25
      bit_width: 1
      description: '1: invert PDAC_CLK'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_DAC_CTRL2
    addr: 0x9c
    size_bits: 32
    reset_value: 0x3000000
    fields:
    - !Field
      name: DAC_DC1
      bit_offset: 0
      bit_width: 8
      description: DC offset for DAC1 CW generator
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_DC2
      bit_offset: 8
      bit_width: 8
      description: DC offset for DAC2 CW generator
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_SCALE1
      bit_offset: 16
      bit_width: 2
      description: '00: no scale  01: scale to 1/2  10: scale to 1/4  scale to 1/8'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_SCALE2
      bit_offset: 18
      bit_width: 2
      description: '00: no scale  01: scale to 1/2  10: scale to 1/4  scale to 1/8'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_INV1
      bit_offset: 20
      bit_width: 2
      description: '00: do not invert any bits  01: invert all bits  10: invert MSB  11:
        invert all bits except MSB'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_INV2
      bit_offset: 22
      bit_width: 2
      description: '00: do not invert any bits  01: invert all bits  10: invert MSB  11:
        invert all bits except MSB'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CW_EN1
      bit_offset: 24
      bit_width: 1
      description: '1: to select CW generator as source to PDAC1_DAC[7:0]  0: to select
        register reg_pdac1_dac[7:0] as source to PDAC1_DAC[7:0]'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CW_EN2
      bit_offset: 25
      bit_width: 1
      description: '1: to select CW generator as source to PDAC2_DAC[7:0]  0: to select
        register reg_pdac2_dac[7:0] as source to PDAC2_DAC[7:0]'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS_CTRL2
    addr: 0xa0
    size_bits: 32
    reset_value: 0x3
    fields:
    - !Field
      name: SAR1_DAC_XPD_FSM
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_DAC_XPD_FSM_IDLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_AMP_FSM_IDLE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_RST_FB_FSM_IDLE
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_FSM_IDLE
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_GND_FSM_IDLE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_FSM_IDLE
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_RSTB_FSM_IDLE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_RSTB_FORCE
      bit_offset: 11
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_RST_FB_FORCE
      bit_offset: 13
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_FORCE
      bit_offset: 15
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_GND_FORCE
      bit_offset: 17
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_NOUSE
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: SAR_NOUSE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARDATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x1605180
    fields:
    - !Field
      name: SAR_DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: SHA
  description: SHA (Secure Hash Algorithm) Accelerator
  base_addr: 0x3ff03000
  size: 0xc0
  registers:
  - !Register
    name: SHA1_START
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: SHA1_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start an SHA-1 operation on the first message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA1_CONTINUE
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: SHA1_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Write 1 to continue the SHA-1 operation with subsequent blocks.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA1_LOAD
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: SHA1_LOAD
      bit_offset: 0
      bit_width: 1
      description: Write 1 to finish the SHA-1 operation to calculate the final message
        hash.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA1_BUSY
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: SHA1_BUSY
      bit_offset: 0
      bit_width: 1
      description: 'SHA-1 operation status: 1 if the SHA accelerator is processing
        data, 0 if it is idle.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA256_START
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: SHA256_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start an SHA-256 operation on the first message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA256_LOAD
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: SHA256_LOAD
      bit_offset: 0
      bit_width: 1
      description: Write 1 to finish the SHA-256 operation to calculate the final
        message hash.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA256_CONTINUE
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: SHA256_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Write 1 to continue the SHA-256 operation with subsequent blocks.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA256_BUSY
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: SHA256_BUSY
      bit_offset: 0
      bit_width: 1
      description: 'SHA-256 operation status: 1 if the SHA accelerator is processing
        data, 0 if it is idle.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SHA384_START
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: SHA384_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start an SHA-384 operation on the first message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA384_CONTINUE
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: SHA384_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Write 1 to continue the SHA-384 operation with subsequent blocks.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA384_LOAD
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: SHA384_LOAD
      bit_offset: 0
      bit_width: 1
      description: Write 1 to finish the SHA-384 operation to calculate the final
        message hash.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA384_BUSY
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: SHA384_BUSY
      bit_offset: 0
      bit_width: 1
      description: 'SHA-384 operation status: 1 if the SHA accelerator is processing
        data, 0 if it is idle.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SHA512_START
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: SHA512_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start an SHA-512 operation on the first message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA512_CONTINUE
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: SHA512_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Write 1 to continue the SHA-512 operation with subsequent blocks.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA512_LOAD
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: SHA512_LOAD
      bit_offset: 0
      bit_width: 1
      description: Write 1 to finish the SHA-512 operation to calculate the final
        message hash.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SHA512_BUSY
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: SHA512_BUSY
      bit_offset: 0
      bit_width: 1
      description: 'SHA-512 operation status: 1 if the SHA accelerator is processing
        data, 0 if it is idle.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TEXT_0
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_1
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_2
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_3
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_4
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_5
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_6
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_7
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_8
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_9
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_10
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_11
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_12
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_13
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_14
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_15
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_16
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_17
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_18
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_19
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_20
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_21
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_22
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_23
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_24
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_25
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_26
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_27
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_28
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_29
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_30
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_31
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: TEXT
      bit_offset: 0
      bit_width: 8
      description: SHA Message block and hash result register.
      read_allowed: true
      write_allowed: true
- !Module
  name: SLC
  description: Peripheral SLC
  base_addr: 0x3ff58000
  size: 0x14c
  registers:
  - !Register
    name: CONF0
    addr: 0x0
    size_bits: 32
    reset_value: 0xff3cff30
    fields:
    - !Field
      name: SLC0_TX_RST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_RST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXDSCR_BURST_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXDATA_BURST_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXLINK_AUTO_RET
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXLINK_AUTO_RET
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXDSCR_BURST_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXDATA_BURST_EN
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOKEN_AUTO_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOKEN_SEL
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_RST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_RST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_WR_RETRY_MASK_EN
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_WR_RETRY_MASK_EN
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_LOOP_TEST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_LOOP_TEST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_AUTO_WRBACK
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_NO_RESTART_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXDSCR_BURST_EN
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXDATA_BURST_EN
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXLINK_AUTO_RET
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXLINK_AUTO_RET
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXDSCR_BURST_EN
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXDATA_BURST_EN
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN_AUTO_CLR
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN_SEL
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0INT_RAW
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT0_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT1_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT2_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT3_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT4_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT5_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT6_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT7_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_START_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_UDF_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOKEN0_1TO0_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOKEN1_1TO0_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_SUC_EOF_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_DONE_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_EOF_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOHOST_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DSCR_ERR_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_DSCR_ERR_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DSCR_EMPTY_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_HOST_RD_ACK_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_WR_RETRY_DONE_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_ERR_EOF_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMD_DTC_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_QUICK_EOF_INT_RAW
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0INT_ST
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT0_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT1_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT2_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT3_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT4_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT5_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT6_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT7_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_START_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_START_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_UDF_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOKEN0_1TO0_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOKEN1_1TO0_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_SUC_EOF_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_DONE_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_EOF_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOHOST_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DSCR_ERR_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_DSCR_ERR_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DSCR_EMPTY_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_HOST_RD_ACK_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_WR_RETRY_DONE_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_ERR_EOF_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMD_DTC_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_QUICK_EOF_INT_ST
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0INT_ENA
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_START_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_UDF_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0_1TO0_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1_1TO0_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_SUC_EOF_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_DONE_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_EOF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOHOST_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DSCR_ERR_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_DSCR_ERR_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DSCR_EMPTY_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_HOST_RD_ACK_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_WR_RETRY_DONE_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_ERR_EOF_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTC_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_QUICK_EOF_INT_ENA
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0INT_CLR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT0_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT1_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT2_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT3_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT4_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT5_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT6_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT7_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_START_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_UDF_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0_1TO0_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1_1TO0_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_SUC_EOF_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_DONE_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_EOF_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOHOST_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_DSCR_ERR_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_DSCR_ERR_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_DSCR_EMPTY_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_HOST_RD_ACK_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_WR_RETRY_DONE_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_ERR_EOF_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMD_DTC_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_QUICK_EOF_INT_CLR
      bit_offset: 26
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: _1INT_RAW
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT8_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT9_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT10_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT11_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT12_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT13_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT14_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT15_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_START_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_UDF_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN0_1TO0_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN1_1TO0_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_SUC_EOF_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_DONE_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_EOF_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOHOST_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DSCR_ERR_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_DSCR_ERR_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DSCR_EMPTY_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_HOST_RD_ACK_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_WR_RETRY_DONE_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_ERR_EOF_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1INT_ST
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT8_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT9_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT10_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT11_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT12_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT13_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT14_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT15_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_START_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_START_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_UDF_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN0_1TO0_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN1_1TO0_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_SUC_EOF_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_DONE_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_EOF_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOHOST_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DSCR_ERR_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_DSCR_ERR_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DSCR_EMPTY_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_HOST_RD_ACK_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_WR_RETRY_DONE_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_ERR_EOF_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1INT_ENA
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT8_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT9_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT10_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT11_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT12_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT13_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT14_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT15_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_START_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_UDF_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0_1TO0_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1_1TO0_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_SUC_EOF_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_DONE_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_EOF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOHOST_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DSCR_ERR_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_DSCR_ERR_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DSCR_EMPTY_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_HOST_RD_ACK_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_WR_RETRY_DONE_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_ERR_EOF_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _1INT_CLR
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT8_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT9_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT10_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT11_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT12_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT13_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT14_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRHOST_BIT15_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_RX_START_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_RX_UDF_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0_1TO0_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1_1TO0_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_SUC_EOF_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_RX_DONE_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_RX_EOF_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOHOST_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_DSCR_ERR_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_RX_DSCR_ERR_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_DSCR_EMPTY_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_HOST_RD_ACK_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_WR_RETRY_DONE_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TX_ERR_EOF_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_STATUS
    addr: 0x24
    size_bits: 32
    reset_value: 0x20002
    fields:
    - !Field
      name: SLC0_RX_FULL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_EMPTY
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_FULL
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_EMPTY
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0RXFIFO_PUSH
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RXFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _1RXFIFO_PUSH
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: SLC1_RXFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_STATUS
    addr: 0x30
    size_bits: 32
    reset_value: 0x20002
    fields:
    - !Field
      name: SLC0_TX_FULL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_EMPTY
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_FULL
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_EMPTY
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0TXFIFO_POP
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TXFIFO_RDATA
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TXFIFO_POP
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _1TXFIFO_POP
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TXFIFO_RDATA
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TXFIFO_POP
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0RX_LINK
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RXLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RXLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0TX_LINK
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TXLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TXLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1RX_LINK
    addr: 0x44
    size_bits: 32
    reset_value: 0x100000
    fields:
    - !Field
      name: SLC1_RXLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_BT_PACKET
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RXLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1TX_LINK
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TXLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TXLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTVEC_TOHOST
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TOHOST_INTVEC
      bit_offset: 0
      bit_width: 8
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOHOST_INTVEC
      bit_offset: 16
      bit_width: 8
      read_allowed: false
      write_allowed: true
  - !Register
    name: _0TOKEN0
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TOKEN0_WDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0_WR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0_INC
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0_INC_MORE
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0TOKEN1
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TOKEN1_WDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1_WR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1_INC
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1_INC_MORE
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1TOKEN0
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TOKEN0_WDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0_WR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0_INC
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0_INC_MORE
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1TOKEN1
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TOKEN1_WDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1_WR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1_INC
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1_INC_MORE
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF1
    addr: 0x60
    size_bits: 32
    reset_value: 0x300078
    fields:
    - !Field
      name: SLC0_CHECK_OWNER
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_CHECK_SUM_EN
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_CHECK_SUM_EN
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_HOLD_EN
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_LEN_AUTO_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_STITCH_EN
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_STITCH_EN
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_CHECK_OWNER
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_CHECK_SUM_EN
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_CHECK_SUM_EN
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_INT_LEVEL_SEL
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_STITCH_EN
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_STITCH_EN
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_STATE0
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: SLC0_STATE0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_STATE1
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: SLC0_STATE1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_STATE0
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: SLC1_STATE0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_STATE1
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: SLC1_STATE1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: BRIDGE_CONF
    addr: 0x74
    size_bits: 32
    reset_value: 0xa7720
    fields:
    - !Field
      name: TXEOF_ENA
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_MAP_ENA
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DUMMY_MODE
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDA_MAP_128K
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DUMMY_MODE
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PUSH_IDLE_NUM
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_TO_EOF_DES_ADDR
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TO_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TX_EOF_DES_ADDR
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TX_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TO_EOF_BFR_DES_ADDR
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TO_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TO_EOF_DES_ADDR
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TO_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TX_EOF_DES_ADDR
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TX_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TO_EOF_BFR_DES_ADDR
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TO_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: AHB_TEST
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_ST
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: CMD_ST
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: false
    - !Field
      name: FUNC_ST
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_WAKEUP
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_ST
      bit_offset: 12
      bit_width: 3
      read_allowed: true
      write_allowed: false
    - !Field
      name: FUNC1_ACC_STATE
      bit_offset: 16
      bit_width: 5
      read_allowed: true
      write_allowed: false
    - !Field
      name: FUNC2_ACC_STATE
      bit_offset: 24
      bit_width: 5
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_DSCR_CONF
    addr: 0x98
    size_bits: 32
    reset_value: 0x101b101a
    fields:
    - !Field
      name: SLC0_TOKEN_NO_REPLACE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_INFOR_NO_REPLACE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_FILL_MODE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_EOF_MODE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_FILL_EN
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RD_RETRY_THRESHOLD
      bit_offset: 5
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN_NO_REPLACE
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_INFOR_NO_REPLACE
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_FILL_MODE
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_EOF_MODE
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_FILL_EN
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RD_RETRY_THRESHOLD
      bit_offset: 21
      bit_width: 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_TXLINK_DSCR
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TXLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TXLINK_DSCR_BF0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TXLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TXLINK_DSCR_BF1
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TXLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_RXLINK_DSCR
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RXLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_RXLINK_DSCR_BF0
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RXLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_RXLINK_DSCR_BF1
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RXLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TXLINK_DSCR
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TXLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TXLINK_DSCR_BF0
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TXLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TXLINK_DSCR_BF1
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TXLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_RXLINK_DSCR
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: SLC1_RXLINK_DSCR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_RXLINK_DSCR_BF0
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: SLC1_RXLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_RXLINK_DSCR_BF1
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: SLC1_RXLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TX_ERREOF_DES_ADDR
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TX_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1_TX_ERREOF_DES_ADDR
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: SLC1_TX_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: TOKEN_LAT
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TOKEN
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_DSCR_CONF
    addr: 0xd8
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: WR_RETRY_THRESHOLD
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD_INFOR0
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: CMD_CONTENT0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD_INFOR1
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: CMD_CONTENT1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_LEN_CONF
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: SLC0_LEN_WDATA
      bit_offset: 0
      bit_width: 20
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_LEN_WR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_LEN_INC
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_LEN_INC_MORE
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_PACKET_LOAD_EN
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_PACKET_LOAD_EN
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_GET_USED_DSCR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_TX_GET_USED_DSCR
      bit_offset: 26
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLC0_RX_NEW_PKT_IND
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_NEW_PKT_IND
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_LENGTH
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: SLC0_LEN
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TXPKT_H_DSCR
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TX_PKT_H_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_TXPKT_E_DSCR
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TX_PKT_E_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_RXPKT_H_DSCR
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_PKT_H_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_RXPKT_E_DSCR
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_PKT_E_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_TXPKTU_H_DSCR
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TX_PKT_START_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_TXPKTU_E_DSCR
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: SLC0_TX_PKT_END_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_RXPKTU_H_DSCR
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_PKT_START_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_RXPKTU_E_DSCR
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_PKT_END_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: SEQ_POSITION
    addr: 0x114
    size_bits: 32
    reset_value: 0x509
    fields:
    - !Field
      name: SLC0_SEQ_POSITION
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_SEQ_POSITION
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_DSCR_REC_CONF
    addr: 0x118
    size_bits: 32
    reset_value: 0x3ff
    fields:
    - !Field
      name: SLC0_RX_DSCR_REC_LIM
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_CRC_ST0
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: DAT0_CRC_ERR_CNT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAT1_CRC_ERR_CNT
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAT2_CRC_ERR_CNT
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAT3_CRC_ERR_CNT
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDIO_CRC_ST1
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: CMD_CRC_ERR_CNT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR_CNT_CLR
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0_EOF_START_DES
    addr: 0x124
    size_bits: 32
    fields:
    - !Field
      name: SLC0_EOF_START_DES_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_PUSH_DSCR_ADDR
    addr: 0x128
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_PUSH_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_DONE_DSCR_ADDR
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_DONE_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_SUB_START_DES
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: SLC0_SUB_PAC_START_DSCR_ADDR
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_DSCR_CNT
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: SLC0_RX_DSCR_CNT_LAT
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_GET_EOF_OCC
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0_LEN_LIM_CONF
    addr: 0x138
    size_bits: 32
    reset_value: 0x5400
    fields:
    - !Field
      name: SLC0_LEN_LIM
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
  - !Register
    name: _0INT_ST1
    addr: 0x13c
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT0_INT_ST1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT1_INT_ST1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT2_INT_ST1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT3_INT_ST1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT4_INT_ST1
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT5_INT_ST1
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT6_INT_ST1
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT7_INT_ST1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_START_INT_ST1
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_START_INT_ST1
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_UDF_INT_ST1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_OVF_INT_ST1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOKEN0_1TO0_INT_ST1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOKEN1_1TO0_INT_ST1
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DONE_INT_ST1
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_SUC_EOF_INT_ST1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_DONE_INT_ST1
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_EOF_INT_ST1
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TOHOST_INT_ST1
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DSCR_ERR_INT_ST1
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_DSCR_ERR_INT_ST1
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_DSCR_EMPTY_INT_ST1
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_HOST_RD_ACK_INT_ST1
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_WR_RETRY_DONE_INT_ST1
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_TX_ERR_EOF_INT_ST1
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMD_DTC_INT_ST1
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC0_RX_QUICK_EOF_INT_ST1
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _0INT_ENA1
    addr: 0x140
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT0_INT_ENA1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT1_INT_ENA1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT2_INT_ENA1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT3_INT_ENA1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT4_INT_ENA1
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT5_INT_ENA1
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT6_INT_ENA1
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT7_INT_ENA1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_START_INT_ENA1
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_START_INT_ENA1
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_UDF_INT_ENA1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_OVF_INT_ENA1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOKEN0_1TO0_INT_ENA1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOKEN1_1TO0_INT_ENA1
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DONE_INT_ENA1
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_SUC_EOF_INT_ENA1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_DONE_INT_ENA1
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_EOF_INT_ENA1
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TOHOST_INT_ENA1
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DSCR_ERR_INT_ENA1
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_DSCR_ERR_INT_ENA1
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_DSCR_EMPTY_INT_ENA1
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_HOST_RD_ACK_INT_ENA1
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_WR_RETRY_DONE_INT_ENA1
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_TX_ERR_EOF_INT_ENA1
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTC_INT_ENA1
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC0_RX_QUICK_EOF_INT_ENA1
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: _1INT_ST1
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT8_INT_ST1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT9_INT_ST1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT10_INT_ST1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT11_INT_ST1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT12_INT_ST1
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT13_INT_ST1
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT14_INT_ST1
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRHOST_BIT15_INT_ST1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_START_INT_ST1
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_START_INT_ST1
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_UDF_INT_ST1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_OVF_INT_ST1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN0_1TO0_INT_ST1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOKEN1_1TO0_INT_ST1
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DONE_INT_ST1
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_SUC_EOF_INT_ST1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_DONE_INT_ST1
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_EOF_INT_ST1
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TOHOST_INT_ST1
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DSCR_ERR_INT_ST1
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_RX_DSCR_ERR_INT_ST1
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_DSCR_EMPTY_INT_ST1
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_HOST_RD_ACK_INT_ST1
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_WR_RETRY_DONE_INT_ST1
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLC1_TX_ERR_EOF_INT_ST1
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: _1INT_ENA1
    addr: 0x148
    size_bits: 32
    fields:
    - !Field
      name: FRHOST_BIT8_INT_ENA1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT9_INT_ENA1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT10_INT_ENA1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT11_INT_ENA1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT12_INT_ENA1
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT13_INT_ENA1
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT14_INT_ENA1
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRHOST_BIT15_INT_ENA1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_START_INT_ENA1
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_START_INT_ENA1
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_UDF_INT_ENA1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_OVF_INT_ENA1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN0_1TO0_INT_ENA1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOKEN1_1TO0_INT_ENA1
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DONE_INT_ENA1
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_SUC_EOF_INT_ENA1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_DONE_INT_ENA1
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_EOF_INT_ENA1
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TOHOST_INT_ENA1
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DSCR_ERR_INT_ENA1
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_RX_DSCR_ERR_INT_ENA1
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_DSCR_EMPTY_INT_ENA1
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_HOST_RD_ACK_INT_ENA1
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_WR_RETRY_DONE_INT_ENA1
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC1_TX_ERR_EOF_INT_ENA1
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1f8
    size_bits: 32
    reset_value: 0x16022500
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x1fc
    size_bits: 32
    reset_value: 0x100
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: SLCHOST
  description: Peripheral SLCHOST
  base_addr: 0x3ff55000
  size: 0x104
  registers:
  - !Register
    name: HOST_SLCHOST_FUNC2_0
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC_FUNC2_INT
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_FUNC2_1
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC_FUNC2_INT_EN
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_FUNC2_2
    addr: 0x20
    size_bits: 32
    reset_value: 0x1
    fields:
    - !Field
      name: HOST_SLC_FUNC1_MDSTAT
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_GPIO_STATUS0
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: HOST_GPIO_SDIO_INT0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_GPIO_STATUS1
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: HOST_GPIO_SDIO_INT1
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_GPIO_IN0
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: HOST_GPIO_SDIO_IN0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_GPIO_IN1
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: HOST_GPIO_SDIO_IN1
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC0HOST_TOKEN_RDATA
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_TOKEN0
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_PF_VALID
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_HOSTSLC0_TOKEN1
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_PF_EOF
      bit_offset: 28
      bit_width: 4
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC0_HOST_PF
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_PF_DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC1_HOST_PF
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_PF_DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC0HOST_INT_RAW
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_TOHOST_BIT0_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT1_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT2_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT3_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT4_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT5_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT6_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT7_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN0_1TO0_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN1_1TO0_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN0_0TO1_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN1_0TO1_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_RX_SOF_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_RX_EOF_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_RX_START_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_TX_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_UDF_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TX_OVF_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_PF_VALID_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT0_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT1_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT2_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT3_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_NEW_PACKET_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_HOST_RD_RETRY_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_GPIO_SDIO_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC1HOST_INT_RAW
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_TOHOST_BIT0_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT1_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT2_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT3_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT4_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT5_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT6_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT7_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN0_1TO0_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN1_1TO0_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN0_0TO1_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN1_0TO1_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_RX_SOF_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_RX_EOF_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_RX_START_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_TX_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_RX_UDF_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TX_OVF_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_RX_PF_VALID_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT0_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT1_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT2_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT3_INT_RAW
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_HOST_RD_RETRY_INT_RAW
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC0HOST_INT_ST
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_TOHOST_BIT0_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT1_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT2_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT3_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT4_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT5_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT6_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOHOST_BIT7_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN0_1TO0_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN1_1TO0_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN0_0TO1_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TOKEN1_0TO1_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_RX_SOF_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_RX_EOF_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_RX_START_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0HOST_TX_START_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_UDF_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_TX_OVF_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_PF_VALID_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT0_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT1_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT2_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_EXT_BIT3_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_RX_NEW_PACKET_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC0_HOST_RD_RETRY_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_GPIO_SDIO_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC1HOST_INT_ST
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_TOHOST_BIT0_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT1_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT2_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT3_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT4_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT5_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT6_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOHOST_BIT7_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN0_1TO0_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN1_1TO0_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN0_0TO1_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TOKEN1_0TO1_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_RX_SOF_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_RX_EOF_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_RX_START_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1HOST_TX_START_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_RX_UDF_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_TX_OVF_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_RX_PF_VALID_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT0_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT1_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT2_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_EXT_BIT3_INT_ST
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_HOST_RD_RETRY_INT_ST
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_BT_RX_NEW_PACKET_INT_ST
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_PKT_LEN
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: HOST_HOSTSLC0_LEN
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_HOSTSLC0_LEN_CHECK
      bit_offset: 20
      bit_width: 12
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_STATE_W0
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_STATE0
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLCHOST_STATE1
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLCHOST_STATE2
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLCHOST_STATE3
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_STATE_W1
    addr: 0x68
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_STATE4
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLCHOST_STATE5
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLCHOST_STATE6
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLCHOST_STATE7
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_CONF_W0
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF0
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF1
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF2
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF3
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W1
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF4
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF5
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF6
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF7
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W2
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF8
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF9
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF10
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF11
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W3
    addr: 0x78
    size_bits: 32
    reset_value: 0xc0
    fields:
    - !Field
      name: HOST_SLCHOST_CONF12
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF13
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF14
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF15
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W4
    addr: 0x7c
    size_bits: 32
    reset_value: 0x1ff
    fields:
    - !Field
      name: HOST_SLCHOST_CONF16
      bit_offset: 0
      bit_width: 8
      description: SLC timeout value
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF17
      bit_offset: 8
      bit_width: 8
      description: SLC timeout enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF18
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF19
      bit_offset: 24
      bit_width: 8
      description: Interrupt to target CPU
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W5
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF20
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF21
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF22
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF23
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_WIN_CMD
    addr: 0x84
    size_bits: 32
    fields: []
  - !Register
    name: HOST_SLCHOST_CONF_W6
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF24
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF25
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF26
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF27
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W7
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF28
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF29
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF30
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF31
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_PKT_LEN0
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: HOST_HOSTSLC0_LEN0
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_PKT_LEN1
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: HOST_HOSTSLC0_LEN1
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_PKT_LEN2
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: HOST_HOSTSLC0_LEN2
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_CONF_W8
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF32
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF33
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF34
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF35
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W9
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF36
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF37
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF38
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF39
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W10
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF40
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF41
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF42
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF43
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W11
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF44
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF45
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF46
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF47
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W12
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF48
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF49
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF50
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF51
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W13
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF52
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF53
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF54
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF55
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W14
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF56
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF57
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF58
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF59
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF_W15
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CONF60
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF61
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF62
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_CONF63
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CHECK_SUM0
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CHECK_SUM0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_CHECK_SUM1
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLCHOST_CHECK_SUM1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC1HOST_TOKEN_RDATA
    addr: 0xc4
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_TOKEN0
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_RX_PF_VALID
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_HOSTSLC1_TOKEN1
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SLC1_RX_PF_EOF
      bit_offset: 28
      bit_width: 4
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLC0HOST_TOKEN_WDATA
    addr: 0xc8
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0HOST_TOKEN0_WD
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TOKEN1_WD
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_TOKEN_WDATA
    addr: 0xcc
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1HOST_TOKEN0_WD
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TOKEN1_WD
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_TOKEN_CON
    addr: 0xd0
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0HOST_TOKEN0_DEC
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TOKEN1_DEC
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TOKEN0_WR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TOKEN1_WR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TOKEN0_DEC
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TOKEN1_DEC
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TOKEN0_WR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TOKEN1_WR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_LEN_WR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_INT_CLR
    addr: 0xd4
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_TOHOST_BIT0_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT1_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT2_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT3_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT4_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT5_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT6_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT7_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN0_1TO0_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN1_1TO0_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN0_0TO1_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN1_0TO1_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_SOF_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_EOF_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_START_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TX_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_UDF_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_TX_OVF_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_PF_VALID_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT0_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT1_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT2_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT3_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_NEW_PACKET_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC0_HOST_RD_RETRY_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_GPIO_SDIO_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_INT_CLR
    addr: 0xd8
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_TOHOST_BIT0_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT1_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT2_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT3_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT4_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT5_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT6_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT7_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN0_1TO0_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN1_1TO0_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN0_0TO1_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN1_0TO1_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_SOF_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_EOF_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_START_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TX_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_RX_UDF_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_TX_OVF_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_RX_PF_VALID_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT0_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT1_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT2_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT3_INT_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR
      bit_offset: 23
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_HOST_RD_RETRY_INT_CLR
      bit_offset: 24
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR
      bit_offset: 25
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_FUNC1_INT_ENA
    addr: 0xdc
    size_bits: 32
    fields:
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0HOST_RX_SOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0HOST_RX_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0HOST_RX_START_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0HOST_TX_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_RX_UDF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_TX_OVF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_RX_PF_VALID_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_EXT_BIT0_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_EXT_BIT1_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_EXT_BIT2_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_EXT_BIT3_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_GPIO_SDIO_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_FUNC1_INT_ENA
    addr: 0xe0
    size_bits: 32
    fields:
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1HOST_RX_SOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1HOST_RX_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1HOST_RX_START_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1HOST_TX_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_RX_UDF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_TX_OVF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_RX_PF_VALID_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_EXT_BIT0_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_EXT_BIT1_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_EXT_BIT2_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_EXT_BIT3_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_FUNC2_INT_ENA
    addr: 0xe4
    size_bits: 32
    fields:
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0HOST_RX_SOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0HOST_RX_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0HOST_RX_START_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0HOST_TX_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_RX_UDF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_TX_OVF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_RX_PF_VALID_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_EXT_BIT0_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_EXT_BIT1_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_EXT_BIT2_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_EXT_BIT3_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_GPIO_SDIO_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_FUNC2_INT_ENA
    addr: 0xe8
    size_bits: 32
    fields:
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1HOST_RX_SOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1HOST_RX_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1HOST_RX_START_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1HOST_TX_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_RX_UDF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_TX_OVF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_RX_PF_VALID_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_EXT_BIT0_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_EXT_BIT1_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_EXT_BIT2_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_EXT_BIT3_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_INT_ENA
    addr: 0xec
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_TOHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN0_1TO0_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN1_1TO0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN0_0TO1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN1_0TO1_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_SOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_START_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TX_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_UDF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TX_OVF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_PF_VALID_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT0_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT1_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT2_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT3_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_NEW_PACKET_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_HOST_RD_RETRY_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_GPIO_SDIO_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_INT_ENA
    addr: 0xf0
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_TOHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN0_1TO0_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN1_1TO0_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN0_0TO1_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN1_0TO1_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_SOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_START_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TX_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_RX_UDF_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TX_OVF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_RX_PF_VALID_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT0_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT1_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT2_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT3_INT_ENA
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_HOST_RD_RETRY_INT_ENA
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_RX_INFOR
    addr: 0xf4
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0HOST_RX_INFOR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_RX_INFOR
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1HOST_RX_INFOR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_LEN_WD
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0HOST_LEN_WD
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC_APBWIN_WDATA
    addr: 0x100
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC_APBWIN_WDATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC_APBWIN_CONF
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC_APBWIN_ADDR
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC_APBWIN_WR
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC_APBWIN_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC_APBWIN_RDATA
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC_APBWIN_RDATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: HOST_SLCHOST_RDCLR0
    addr: 0x10c
    size_bits: 32
    reset_value: 0x3c044
    fields:
    - !Field
      name: HOST_SLCHOST_SLC0_BIT7_CLRADDR
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_SLC0_BIT6_CLRADDR
      bit_offset: 9
      bit_width: 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_RDCLR1
    addr: 0x110
    size_bits: 32
    reset_value: 0x3c1e0
    fields:
    - !Field
      name: HOST_SLCHOST_SLC1_BIT7_CLRADDR
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLCHOST_SLC1_BIT6_CLRADDR
      bit_offset: 9
      bit_width: 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC0HOST_INT_ENA1
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC0_TOHOST_BIT0_INT_ENA1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT1_INT_ENA1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT2_INT_ENA1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT3_INT_ENA1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT4_INT_ENA1
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT5_INT_ENA1
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT6_INT_ENA1
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOHOST_BIT7_INT_ENA1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN0_1TO0_INT_ENA1
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN1_1TO0_INT_ENA1
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN0_0TO1_INT_ENA1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TOKEN1_0TO1_INT_ENA1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_SOF_INT_ENA1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_EOF_INT_ENA1
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_RX_START_INT_ENA1
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0HOST_TX_START_INT_ENA1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_UDF_INT_ENA1
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_TX_OVF_INT_ENA1
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_PF_VALID_INT_ENA1
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT0_INT_ENA1
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT1_INT_ENA1
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT2_INT_ENA1
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_EXT_BIT3_INT_ENA1
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_RX_NEW_PACKET_INT_ENA1
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC0_HOST_RD_RETRY_INT_ENA1
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_GPIO_SDIO_INT_ENA1
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLC1HOST_INT_ENA1
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: HOST_SLC1_TOHOST_BIT0_INT_ENA1
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT1_INT_ENA1
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT2_INT_ENA1
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT3_INT_ENA1
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT4_INT_ENA1
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT5_INT_ENA1
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT6_INT_ENA1
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOHOST_BIT7_INT_ENA1
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN0_1TO0_INT_ENA1
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN1_1TO0_INT_ENA1
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN0_0TO1_INT_ENA1
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TOKEN1_0TO1_INT_ENA1
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_SOF_INT_ENA1
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_EOF_INT_ENA1
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_RX_START_INT_ENA1
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1HOST_TX_START_INT_ENA1
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_RX_UDF_INT_ENA1
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_TX_OVF_INT_ENA1
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_RX_PF_VALID_INT_ENA1
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT0_INT_ENA1
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT1_INT_ENA1
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT2_INT_ENA1
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_EXT_BIT3_INT_ENA1
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_HOST_RD_RETRY_INT_ENA1
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOSTDATE
    addr: 0x178
    size_bits: 32
    reset_value: 0x16022500
    fields:
    - !Field
      name: HOST_SLCHOST_DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOSTID
    addr: 0x17c
    size_bits: 32
    reset_value: 0x600
    fields:
    - !Field
      name: HOST_SLCHOST_ID
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_CONF
    addr: 0x1f0
    size_bits: 32
    fields:
    - !Field
      name: HOST_FRC_SDIO11
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FRC_SDIO20
      bit_offset: 5
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FRC_NEG_SAMP
      bit_offset: 10
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FRC_POS_SAMP
      bit_offset: 15
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_FRC_QUICK_IN
      bit_offset: 20
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SDIO20_INT_DELAY
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_SDIO_PAD_PULLUP
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_HSPEED_CON_EN
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_SLCHOST_INF_ST
    addr: 0x1f4
    size_bits: 32
    fields:
    - !Field
      name: HOST_SDIO20_MODE
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SDIO_NEG_SAMP
      bit_offset: 5
      bit_width: 5
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_SDIO_QUICK_IN
      bit_offset: 10
      bit_width: 5
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI0
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3ff43000
  size: 0x110
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 16
      bit_width: 1
      description: 'program erase resume bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 17
      bit_width: 1
      description: 'program erase suspend bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with reg_resandres bit releases Flash from the
        power-down state or high performance mode and obtains the devices ID. The
        bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable. A 64KB block is erased via SPI command D8H.  Block
        erase operation will be triggered when the bit is set. The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable. A 4KB sector is erased via SPI command 20H.
        Sector erase operation will be triggered when the bit is set. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~256 bytes data to be programmed).
        Page program operation  will be triggered when the bit is set. The bit will
        be cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    fields: []
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    reset_value: 0x20a400
    fields:
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1  enable crc32 when writing encrypted data to flash. 1:
        enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_FLASH_IDLE_EN
      bit_offset: 12
      bit_width: 1
      description: 'wait flash idle when program flash or erase flash. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: 'This bit enable the bits: spi_fread_qio  spi_fread_dio  spi_fread_qout
        and spi_fread_dout. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations  read-data phase apply 2 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_RD_STATUS register, this bit
        combine with spi_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high  0:
        output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        2 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        4 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    reset_value: 0x5fff0000
    fields:
    - !Field
      name: CS_HOLD_DELAY_RES
      bit_offset: 16
      bit_width: 12
      description: Delay cycles of resume Flash when resume Flash is enable by spi
        clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 28
      bit_width: 4
      description: SPI cs signal is delayed by spi clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: In the slave mode, it is the status for master to read out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_EXT
      bit_offset: 24
      bit_width: 8
      description: In the slave mode,it is the status for master to read out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x14
    size_bits: 32
    reset_value: 0x11
    fields:
    - !Field
      name: SETUP_TIME
      bit_offset: 0
      bit_width: 4
      description: "(cycles-1) of \xA1\xB0prepare\xA1\xB1 phase by spi clock, this\
        \ bits combined with spi_cs_setup bit."
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD_TIME
      bit_offset: 4
      bit_width: 4
      description: delay cycles of cs pin by spi clock, this bits combined with spi_cs_hold
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_LOW_MODE
      bit_offset: 8
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_L bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_HIGH_MODE
      bit_offset: 12
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_H bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_MODE
      bit_offset: 16
      bit_width: 2
      description: 'MISO signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_NUM
      bit_offset: 18
      bit_width: 3
      description: MISO signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_MODE
      bit_offset: 21
      bit_width: 2
      description: 'MOSI signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_NUM
      bit_offset: 23
      bit_width: 3
      description: MOSI signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 2
      description: 'spi_cs signal is delayed by spi_clk . 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle   else
        delayed by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 28
      bit_width: 4
      description: spi_cs signal is delayed by system clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x18
    size_bits: 32
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to spi_clkcnt_N. In the slave
        mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the
        slave mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x1c
    size_bits: 32
    reset_value: 0x80000040
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 4
      bit_width: 1
      description: "spi cs keep low when spi is in \xA1\xB0done\xA1\xB1 phase. 1:\
        \ enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 5
      bit_width: 1
      description: "spi cs is enable when spi is in \xA1\xB0prepare\xA1\xB1 phase.\
        \ 1: enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_I_EDGE
      bit_offset: 6
      bit_width: 1
      description: In the slave mode  the bit is same as spi_ck_out_edge in master
        mode. It is combined with  spi_miso_delay_mode bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 7
      bit_width: 1
      description: the bit combined with spi_mosi_delay_mode bits to set mosi signal
        delay mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        2 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        4 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication  mosi and
        miso signals share the same pin. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line  1: spi will be held when spi hold line is high  0: spi will be held
        when spi hold line is low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x20
    size_bits: 32
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of address phase. The register value shall be
        (bit_num-1).
      read_allowed: true
      write_allowed: false
  - !Register
    name: USER2
    addr: 0x24
    size_bits: 32
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of write-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WR_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: SLV_WR_ST
      bit_offset: 0
      bit_width: 32
      description: In the slave mode this register are the status register for the
        master to write into. In the master mode this register are the higher 32bits
        in the 64 bits address condition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN
    addr: 0x34
    size_bits: 32
    reset_value: 0x6
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to
        CS0 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to
        CS1 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to
        CS2 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 5
      bit_width: 1
      description: '1: spi clk out disable  0: spi clk out enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 6
      bit_width: 3
      description: In the master mode  the bits are the polarity of spi cs line  the
        value is equivalent to spi_cs ^ spi_master_cs_pol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CK_SEL
      bit_offset: 11
      bit_width: 3
      description: In the master mode  spi cs line is enable as spi clk  it is combined
        with spi_cs0_dis spi_cs1_dis spi_cs2_dis.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x38
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_STA_DONE
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for the completion of read-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_STA_DONE
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for the completion of write-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_EN
      bit_offset: 5
      bit_width: 5
      description: Interrupt enable bits for the below 5 sources
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_I_MODE
      bit_offset: 10
      bit_width: 2
      description: In the slave mode  this bits used to synchronize the input spi
        cs signal and eliminate spi cs  jitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 17
      bit_width: 3
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_LAST_STATE
      bit_offset: 20
      bit_width: 3
      description: In the slave mode it is the state of spi state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: 'The operations counter in both the master mode and the slave mode.
        4: read-status'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_DEFINE
      bit_offset: 27
      bit_width: 1
      description: '1: slave mode commands are defined in SPI_SLAVE3.  0: slave mode
        commands are fixed as: 1: write-status 2: write-buffer and 3: read-buffer.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_STA_EN
      bit_offset: 28
      bit_width: 1
      description: write and read status enable  in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_BUF_EN
      bit_offset: 29
      bit_width: 1
      description: write and read buffer enable in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: '1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3c
    size_bits: 32
    reset_value: 0x2000000
    fields:
    - !Field
      name: SLV_RDBUF_DUMMY_EN
      bit_offset: 0
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_EN
      bit_offset: 1
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_DUMMY_EN
      bit_offset: 2
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_EN
      bit_offset: 3
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_ADDR_BITLEN
      bit_offset: 4
      bit_width: 6
      description: In the slave mode it is the address length in bits for write-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_ADDR_BITLEN
      bit_offset: 10
      bit_width: 6
      description: In the slave mode it is the address length in bits for read-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_READBACK
      bit_offset: 25
      bit_width: 1
      description: 'In the slave mode  1:read register of SPI_SLV_WR_STATUS  0: read
        register of SPI_RD_STATUS.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_FAST_EN
      bit_offset: 26
      bit_width: 1
      description: In the slave mode enable fast read status.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_BITLEN
      bit_offset: 27
      bit_width: 5
      description: In the slave mode it is the length of status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDSTA_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_CYCLELEN
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_DUMMY_CYCLELEN
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_CYCLELEN
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE3
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_CMD_VALUE
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the value of read-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_CMD_VALUE
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the value of write-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_CMD_VALUE
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of read-status command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_CMD_VALUE
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of write-status command.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: SLV_WRBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for write-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for read-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_FCTRL
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: CACHE_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: 'For SPI0  Cache access enable  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_USR_CMD_4BYTE
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  cache  read flash with 4 bytes command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_USR_CMD
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  cache  read flash for user define command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_PES_EN
      bit_offset: 3
      bit_width: 1
      description: 'For SPI0  spi1 send suspend command before cache read flash 1:
        enable  0:disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_SCTRL
    addr: 0x54
    size_bits: 32
    reset_value: 0x15c04830
    fields:
    - !Field
      name: USR_SRAM_DIO
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi dual I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_SRAM_QIO
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi quad I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_WR_SRAM_DUMMY
      bit_offset: 3
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for write operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_RD_SRAM_DUMMY
      bit_offset: 4
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for read operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RCMD
      bit_offset: 5
      bit_width: 1
      description: For SPI0  In the spi sram mode cache read sram for user define
        command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_BYTES_LEN
      bit_offset: 6
      bit_width: 8
      description: For SPI0  In the sram mode  it is the byte length of spi read sram
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_DUMMY_CYCLELEN
      bit_offset: 14
      bit_width: 8
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_ADDR_BITLEN
      bit_offset: 22
      bit_width: 6
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WCMD
      bit_offset: 28
      bit_width: 1
      description: For SPI0  In the spi sram mode cache write sram for user define
        command
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CMD
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: SRAM_DIO
      bit_offset: 0
      bit_width: 1
      description: For SPI0 SRAM DIO mode enable .  SRAM DIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_QIO
      bit_offset: 1
      bit_width: 1
      description: For SPI0 SRAM QIO mode enable .  SRAM QIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_RSTIO
      bit_offset: 4
      bit_width: 1
      description: For SPI0 SRAM IO mode reset enable. SRAM IO mode reset operation
        will be triggered when the bit is set. The bit will be cleared once the operation
        done
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DRD_CMD
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the read command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the length in bits of
        command phase for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DWR_CMD
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the write command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the in bits of command
        phase  for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BIT
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDATA_BIT
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the bit length of read data. The value
        is the length - 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1  the value of crc32 for 256 bits data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT0
    addr: 0xf0
    size_bits: 32
    reset_value: 0x800a0050
    fields:
    - !Field
      name: T_PP_TIME
      bit_offset: 0
      bit_width: 12
      description: page program delay time  by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_SHIFT
      bit_offset: 16
      bit_width: 4
      description: page program delay time shift .
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_ENA
      bit_offset: 31
      bit_width: 1
      description: page program delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT1
    addr: 0xf4
    size_bits: 32
    reset_value: 0x800f0000
    fields:
    - !Field
      name: T_ERASE_TIME
      bit_offset: 0
      bit_width: 12
      description: erase flash delay time by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_SHIFT
      bit_offset: 16
      bit_width: 4
      description: erase flash delay time shift.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_ENA
      bit_offset: 31
      bit_width: 1
      description: erase flash delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT2
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 3
      description: The status of spi state machine .
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXT3
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: "This register is for two SPI masters to share the same cs clock\
        \ and data signals. The bits of one SPI are set  if the other SPI is busy\
        \  the SPI will be hold. 1(3): hold at \xA1\xB0idle\xA1\xB1 phase 2: hold\
        \ at \xA1\xB0prepare\xA1\xB1 phase."
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x100
    size_bits: 32
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the link is empty   jump to next automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set  inlink descriptor returns to the next descriptor
        while a packet is wrong
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_STATUS
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: DMA_RX_EN
      bit_offset: 0
      bit_width: 1
      description: spi dma read data status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_TX_EN
      bit_offset: 1
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor .
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x124
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x128
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x138
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x13c
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x140
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_RSTATUS
    addr: 0x148
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma read data from memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_TSTATUS
    addr: 0x14c
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma write data to memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    reset_value: 0x1604270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI1
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3ff42000
  size: 0x110
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 16
      bit_width: 1
      description: 'program erase resume bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 17
      bit_width: 1
      description: 'program erase suspend bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with reg_resandres bit releases Flash from the
        power-down state or high performance mode and obtains the devices ID. The
        bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable. A 64KB block is erased via SPI command D8H.  Block
        erase operation will be triggered when the bit is set. The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable. A 4KB sector is erased via SPI command 20H.
        Sector erase operation will be triggered when the bit is set. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~256 bytes data to be programmed).
        Page program operation  will be triggered when the bit is set. The bit will
        be cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    fields: []
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    reset_value: 0x20a400
    fields:
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1  enable crc32 when writing encrypted data to flash. 1:
        enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_FLASH_IDLE_EN
      bit_offset: 12
      bit_width: 1
      description: 'wait flash idle when program flash or erase flash. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: 'This bit enable the bits: spi_fread_qio  spi_fread_dio  spi_fread_qout
        and spi_fread_dout. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations  read-data phase apply 2 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_RD_STATUS register, this bit
        combine with spi_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high  0:
        output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        2 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        4 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    reset_value: 0x5fff0000
    fields:
    - !Field
      name: CS_HOLD_DELAY_RES
      bit_offset: 16
      bit_width: 12
      description: Delay cycles of resume Flash when resume Flash is enable by spi
        clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 28
      bit_width: 4
      description: SPI cs signal is delayed by spi clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: In the slave mode, it is the status for master to read out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_EXT
      bit_offset: 24
      bit_width: 8
      description: In the slave mode,it is the status for master to read out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x14
    size_bits: 32
    reset_value: 0x11
    fields:
    - !Field
      name: SETUP_TIME
      bit_offset: 0
      bit_width: 4
      description: "(cycles-1) of \xA1\xB0prepare\xA1\xB1 phase by spi clock, this\
        \ bits combined with spi_cs_setup bit."
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD_TIME
      bit_offset: 4
      bit_width: 4
      description: delay cycles of cs pin by spi clock, this bits combined with spi_cs_hold
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_LOW_MODE
      bit_offset: 8
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_L bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_HIGH_MODE
      bit_offset: 12
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_H bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_MODE
      bit_offset: 16
      bit_width: 2
      description: 'MISO signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_NUM
      bit_offset: 18
      bit_width: 3
      description: MISO signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_MODE
      bit_offset: 21
      bit_width: 2
      description: 'MOSI signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_NUM
      bit_offset: 23
      bit_width: 3
      description: MOSI signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 2
      description: 'spi_cs signal is delayed by spi_clk . 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle   else
        delayed by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 28
      bit_width: 4
      description: spi_cs signal is delayed by system clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x18
    size_bits: 32
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to spi_clkcnt_N. In the slave
        mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the
        slave mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x1c
    size_bits: 32
    reset_value: 0x80000040
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 4
      bit_width: 1
      description: "spi cs keep low when spi is in \xA1\xB0done\xA1\xB1 phase. 1:\
        \ enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 5
      bit_width: 1
      description: "spi cs is enable when spi is in \xA1\xB0prepare\xA1\xB1 phase.\
        \ 1: enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_I_EDGE
      bit_offset: 6
      bit_width: 1
      description: In the slave mode  the bit is same as spi_ck_out_edge in master
        mode. It is combined with  spi_miso_delay_mode bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 7
      bit_width: 1
      description: the bit combined with spi_mosi_delay_mode bits to set mosi signal
        delay mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        2 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        4 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication  mosi and
        miso signals share the same pin. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line  1: spi will be held when spi hold line is high  0: spi will be held
        when spi hold line is low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x20
    size_bits: 32
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of address phase. The register value shall be
        (bit_num-1).
      read_allowed: true
      write_allowed: false
  - !Register
    name: USER2
    addr: 0x24
    size_bits: 32
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of write-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WR_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: SLV_WR_ST
      bit_offset: 0
      bit_width: 32
      description: In the slave mode this register are the status register for the
        master to write into. In the master mode this register are the higher 32bits
        in the 64 bits address condition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN
    addr: 0x34
    size_bits: 32
    reset_value: 0x6
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to
        CS0 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to
        CS1 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to
        CS2 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 5
      bit_width: 1
      description: '1: spi clk out disable  0: spi clk out enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 6
      bit_width: 3
      description: In the master mode  the bits are the polarity of spi cs line  the
        value is equivalent to spi_cs ^ spi_master_cs_pol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CK_SEL
      bit_offset: 11
      bit_width: 3
      description: In the master mode  spi cs line is enable as spi clk  it is combined
        with spi_cs0_dis spi_cs1_dis spi_cs2_dis.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x38
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_STA_DONE
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for the completion of read-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_STA_DONE
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for the completion of write-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_EN
      bit_offset: 5
      bit_width: 5
      description: Interrupt enable bits for the below 5 sources
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_I_MODE
      bit_offset: 10
      bit_width: 2
      description: In the slave mode  this bits used to synchronize the input spi
        cs signal and eliminate spi cs  jitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 17
      bit_width: 3
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_LAST_STATE
      bit_offset: 20
      bit_width: 3
      description: In the slave mode it is the state of spi state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: 'The operations counter in both the master mode and the slave mode.
        4: read-status'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_DEFINE
      bit_offset: 27
      bit_width: 1
      description: '1: slave mode commands are defined in SPI_SLAVE3.  0: slave mode
        commands are fixed as: 1: write-status 2: write-buffer and 3: read-buffer.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_STA_EN
      bit_offset: 28
      bit_width: 1
      description: write and read status enable  in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_BUF_EN
      bit_offset: 29
      bit_width: 1
      description: write and read buffer enable in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: '1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3c
    size_bits: 32
    reset_value: 0x2000000
    fields:
    - !Field
      name: SLV_RDBUF_DUMMY_EN
      bit_offset: 0
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_EN
      bit_offset: 1
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_DUMMY_EN
      bit_offset: 2
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_EN
      bit_offset: 3
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_ADDR_BITLEN
      bit_offset: 4
      bit_width: 6
      description: In the slave mode it is the address length in bits for write-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_ADDR_BITLEN
      bit_offset: 10
      bit_width: 6
      description: In the slave mode it is the address length in bits for read-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_READBACK
      bit_offset: 25
      bit_width: 1
      description: 'In the slave mode  1:read register of SPI_SLV_WR_STATUS  0: read
        register of SPI_RD_STATUS.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_FAST_EN
      bit_offset: 26
      bit_width: 1
      description: In the slave mode enable fast read status.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_BITLEN
      bit_offset: 27
      bit_width: 5
      description: In the slave mode it is the length of status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDSTA_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_CYCLELEN
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_DUMMY_CYCLELEN
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_CYCLELEN
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE3
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_CMD_VALUE
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the value of read-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_CMD_VALUE
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the value of write-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_CMD_VALUE
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of read-status command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_CMD_VALUE
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of write-status command.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: SLV_WRBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for write-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for read-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_FCTRL
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: CACHE_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: 'For SPI0  Cache access enable  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_USR_CMD_4BYTE
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  cache  read flash with 4 bytes command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_USR_CMD
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  cache  read flash for user define command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_PES_EN
      bit_offset: 3
      bit_width: 1
      description: 'For SPI0  spi1 send suspend command before cache read flash 1:
        enable  0:disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_SCTRL
    addr: 0x54
    size_bits: 32
    reset_value: 0x15c04830
    fields:
    - !Field
      name: USR_SRAM_DIO
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi dual I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_SRAM_QIO
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi quad I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_WR_SRAM_DUMMY
      bit_offset: 3
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for write operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_RD_SRAM_DUMMY
      bit_offset: 4
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for read operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RCMD
      bit_offset: 5
      bit_width: 1
      description: For SPI0  In the spi sram mode cache read sram for user define
        command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_BYTES_LEN
      bit_offset: 6
      bit_width: 8
      description: For SPI0  In the sram mode  it is the byte length of spi read sram
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_DUMMY_CYCLELEN
      bit_offset: 14
      bit_width: 8
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_ADDR_BITLEN
      bit_offset: 22
      bit_width: 6
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WCMD
      bit_offset: 28
      bit_width: 1
      description: For SPI0  In the spi sram mode cache write sram for user define
        command
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CMD
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: SRAM_DIO
      bit_offset: 0
      bit_width: 1
      description: For SPI0 SRAM DIO mode enable .  SRAM DIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_QIO
      bit_offset: 1
      bit_width: 1
      description: For SPI0 SRAM QIO mode enable .  SRAM QIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_RSTIO
      bit_offset: 4
      bit_width: 1
      description: For SPI0 SRAM IO mode reset enable. SRAM IO mode reset operation
        will be triggered when the bit is set. The bit will be cleared once the operation
        done
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DRD_CMD
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the read command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the length in bits of
        command phase for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DWR_CMD
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the write command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the in bits of command
        phase  for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BIT
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDATA_BIT
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the bit length of read data. The value
        is the length - 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1  the value of crc32 for 256 bits data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT0
    addr: 0xf0
    size_bits: 32
    reset_value: 0x800a0050
    fields:
    - !Field
      name: T_PP_TIME
      bit_offset: 0
      bit_width: 12
      description: page program delay time  by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_SHIFT
      bit_offset: 16
      bit_width: 4
      description: page program delay time shift .
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_ENA
      bit_offset: 31
      bit_width: 1
      description: page program delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT1
    addr: 0xf4
    size_bits: 32
    reset_value: 0x800f0000
    fields:
    - !Field
      name: T_ERASE_TIME
      bit_offset: 0
      bit_width: 12
      description: erase flash delay time by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_SHIFT
      bit_offset: 16
      bit_width: 4
      description: erase flash delay time shift.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_ENA
      bit_offset: 31
      bit_width: 1
      description: erase flash delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT2
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 3
      description: The status of spi state machine .
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXT3
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: "This register is for two SPI masters to share the same cs clock\
        \ and data signals. The bits of one SPI are set  if the other SPI is busy\
        \  the SPI will be hold. 1(3): hold at \xA1\xB0idle\xA1\xB1 phase 2: hold\
        \ at \xA1\xB0prepare\xA1\xB1 phase."
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x100
    size_bits: 32
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the link is empty   jump to next automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set  inlink descriptor returns to the next descriptor
        while a packet is wrong
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_STATUS
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: DMA_RX_EN
      bit_offset: 0
      bit_width: 1
      description: spi dma read data status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_TX_EN
      bit_offset: 1
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor .
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x124
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x128
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x138
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x13c
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x140
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_RSTATUS
    addr: 0x148
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma read data from memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_TSTATUS
    addr: 0x14c
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma write data to memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    reset_value: 0x1604270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI2
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3ff64000
  size: 0x110
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 16
      bit_width: 1
      description: 'program erase resume bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 17
      bit_width: 1
      description: 'program erase suspend bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with reg_resandres bit releases Flash from the
        power-down state or high performance mode and obtains the devices ID. The
        bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable. A 64KB block is erased via SPI command D8H.  Block
        erase operation will be triggered when the bit is set. The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable. A 4KB sector is erased via SPI command 20H.
        Sector erase operation will be triggered when the bit is set. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~256 bytes data to be programmed).
        Page program operation  will be triggered when the bit is set. The bit will
        be cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    fields: []
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    reset_value: 0x20a400
    fields:
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1  enable crc32 when writing encrypted data to flash. 1:
        enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_FLASH_IDLE_EN
      bit_offset: 12
      bit_width: 1
      description: 'wait flash idle when program flash or erase flash. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: 'This bit enable the bits: spi_fread_qio  spi_fread_dio  spi_fread_qout
        and spi_fread_dout. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations  read-data phase apply 2 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_RD_STATUS register, this bit
        combine with spi_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high  0:
        output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        2 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        4 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    reset_value: 0x5fff0000
    fields:
    - !Field
      name: CS_HOLD_DELAY_RES
      bit_offset: 16
      bit_width: 12
      description: Delay cycles of resume Flash when resume Flash is enable by spi
        clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 28
      bit_width: 4
      description: SPI cs signal is delayed by spi clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: In the slave mode, it is the status for master to read out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_EXT
      bit_offset: 24
      bit_width: 8
      description: In the slave mode,it is the status for master to read out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x14
    size_bits: 32
    reset_value: 0x11
    fields:
    - !Field
      name: SETUP_TIME
      bit_offset: 0
      bit_width: 4
      description: "(cycles-1) of \xA1\xB0prepare\xA1\xB1 phase by spi clock, this\
        \ bits combined with spi_cs_setup bit."
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD_TIME
      bit_offset: 4
      bit_width: 4
      description: delay cycles of cs pin by spi clock, this bits combined with spi_cs_hold
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_LOW_MODE
      bit_offset: 8
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_L bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_HIGH_MODE
      bit_offset: 12
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_H bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_MODE
      bit_offset: 16
      bit_width: 2
      description: 'MISO signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_NUM
      bit_offset: 18
      bit_width: 3
      description: MISO signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_MODE
      bit_offset: 21
      bit_width: 2
      description: 'MOSI signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_NUM
      bit_offset: 23
      bit_width: 3
      description: MOSI signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 2
      description: 'spi_cs signal is delayed by spi_clk . 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle   else
        delayed by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 28
      bit_width: 4
      description: spi_cs signal is delayed by system clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x18
    size_bits: 32
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to spi_clkcnt_N. In the slave
        mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the
        slave mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x1c
    size_bits: 32
    reset_value: 0x80000040
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 4
      bit_width: 1
      description: "spi cs keep low when spi is in \xA1\xB0done\xA1\xB1 phase. 1:\
        \ enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 5
      bit_width: 1
      description: "spi cs is enable when spi is in \xA1\xB0prepare\xA1\xB1 phase.\
        \ 1: enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_I_EDGE
      bit_offset: 6
      bit_width: 1
      description: In the slave mode  the bit is same as spi_ck_out_edge in master
        mode. It is combined with  spi_miso_delay_mode bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 7
      bit_width: 1
      description: the bit combined with spi_mosi_delay_mode bits to set mosi signal
        delay mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        2 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        4 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication  mosi and
        miso signals share the same pin. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line  1: spi will be held when spi hold line is high  0: spi will be held
        when spi hold line is low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x20
    size_bits: 32
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of address phase. The register value shall be
        (bit_num-1).
      read_allowed: true
      write_allowed: false
  - !Register
    name: USER2
    addr: 0x24
    size_bits: 32
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of write-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WR_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: SLV_WR_ST
      bit_offset: 0
      bit_width: 32
      description: In the slave mode this register are the status register for the
        master to write into. In the master mode this register are the higher 32bits
        in the 64 bits address condition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN
    addr: 0x34
    size_bits: 32
    reset_value: 0x6
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to
        CS0 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to
        CS1 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to
        CS2 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 5
      bit_width: 1
      description: '1: spi clk out disable  0: spi clk out enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 6
      bit_width: 3
      description: In the master mode  the bits are the polarity of spi cs line  the
        value is equivalent to spi_cs ^ spi_master_cs_pol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CK_SEL
      bit_offset: 11
      bit_width: 3
      description: In the master mode  spi cs line is enable as spi clk  it is combined
        with spi_cs0_dis spi_cs1_dis spi_cs2_dis.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x38
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_STA_DONE
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for the completion of read-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_STA_DONE
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for the completion of write-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_EN
      bit_offset: 5
      bit_width: 5
      description: Interrupt enable bits for the below 5 sources
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_I_MODE
      bit_offset: 10
      bit_width: 2
      description: In the slave mode  this bits used to synchronize the input spi
        cs signal and eliminate spi cs  jitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 17
      bit_width: 3
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_LAST_STATE
      bit_offset: 20
      bit_width: 3
      description: In the slave mode it is the state of spi state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: 'The operations counter in both the master mode and the slave mode.
        4: read-status'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_DEFINE
      bit_offset: 27
      bit_width: 1
      description: '1: slave mode commands are defined in SPI_SLAVE3.  0: slave mode
        commands are fixed as: 1: write-status 2: write-buffer and 3: read-buffer.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_STA_EN
      bit_offset: 28
      bit_width: 1
      description: write and read status enable  in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_BUF_EN
      bit_offset: 29
      bit_width: 1
      description: write and read buffer enable in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: '1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3c
    size_bits: 32
    reset_value: 0x2000000
    fields:
    - !Field
      name: SLV_RDBUF_DUMMY_EN
      bit_offset: 0
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_EN
      bit_offset: 1
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_DUMMY_EN
      bit_offset: 2
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_EN
      bit_offset: 3
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_ADDR_BITLEN
      bit_offset: 4
      bit_width: 6
      description: In the slave mode it is the address length in bits for write-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_ADDR_BITLEN
      bit_offset: 10
      bit_width: 6
      description: In the slave mode it is the address length in bits for read-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_READBACK
      bit_offset: 25
      bit_width: 1
      description: 'In the slave mode  1:read register of SPI_SLV_WR_STATUS  0: read
        register of SPI_RD_STATUS.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_FAST_EN
      bit_offset: 26
      bit_width: 1
      description: In the slave mode enable fast read status.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_BITLEN
      bit_offset: 27
      bit_width: 5
      description: In the slave mode it is the length of status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDSTA_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_CYCLELEN
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_DUMMY_CYCLELEN
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_CYCLELEN
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE3
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_CMD_VALUE
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the value of read-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_CMD_VALUE
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the value of write-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_CMD_VALUE
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of read-status command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_CMD_VALUE
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of write-status command.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: SLV_WRBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for write-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for read-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_FCTRL
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: CACHE_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: 'For SPI0  Cache access enable  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_USR_CMD_4BYTE
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  cache  read flash with 4 bytes command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_USR_CMD
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  cache  read flash for user define command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_PES_EN
      bit_offset: 3
      bit_width: 1
      description: 'For SPI0  spi1 send suspend command before cache read flash 1:
        enable  0:disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_SCTRL
    addr: 0x54
    size_bits: 32
    reset_value: 0x15c04830
    fields:
    - !Field
      name: USR_SRAM_DIO
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi dual I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_SRAM_QIO
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi quad I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_WR_SRAM_DUMMY
      bit_offset: 3
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for write operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_RD_SRAM_DUMMY
      bit_offset: 4
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for read operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RCMD
      bit_offset: 5
      bit_width: 1
      description: For SPI0  In the spi sram mode cache read sram for user define
        command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_BYTES_LEN
      bit_offset: 6
      bit_width: 8
      description: For SPI0  In the sram mode  it is the byte length of spi read sram
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_DUMMY_CYCLELEN
      bit_offset: 14
      bit_width: 8
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_ADDR_BITLEN
      bit_offset: 22
      bit_width: 6
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WCMD
      bit_offset: 28
      bit_width: 1
      description: For SPI0  In the spi sram mode cache write sram for user define
        command
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CMD
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: SRAM_DIO
      bit_offset: 0
      bit_width: 1
      description: For SPI0 SRAM DIO mode enable .  SRAM DIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_QIO
      bit_offset: 1
      bit_width: 1
      description: For SPI0 SRAM QIO mode enable .  SRAM QIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_RSTIO
      bit_offset: 4
      bit_width: 1
      description: For SPI0 SRAM IO mode reset enable. SRAM IO mode reset operation
        will be triggered when the bit is set. The bit will be cleared once the operation
        done
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DRD_CMD
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the read command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the length in bits of
        command phase for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DWR_CMD
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the write command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the in bits of command
        phase  for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BIT
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDATA_BIT
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the bit length of read data. The value
        is the length - 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1  the value of crc32 for 256 bits data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT0
    addr: 0xf0
    size_bits: 32
    reset_value: 0x800a0050
    fields:
    - !Field
      name: T_PP_TIME
      bit_offset: 0
      bit_width: 12
      description: page program delay time  by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_SHIFT
      bit_offset: 16
      bit_width: 4
      description: page program delay time shift .
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_ENA
      bit_offset: 31
      bit_width: 1
      description: page program delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT1
    addr: 0xf4
    size_bits: 32
    reset_value: 0x800f0000
    fields:
    - !Field
      name: T_ERASE_TIME
      bit_offset: 0
      bit_width: 12
      description: erase flash delay time by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_SHIFT
      bit_offset: 16
      bit_width: 4
      description: erase flash delay time shift.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_ENA
      bit_offset: 31
      bit_width: 1
      description: erase flash delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT2
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 3
      description: The status of spi state machine .
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXT3
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: "This register is for two SPI masters to share the same cs clock\
        \ and data signals. The bits of one SPI are set  if the other SPI is busy\
        \  the SPI will be hold. 1(3): hold at \xA1\xB0idle\xA1\xB1 phase 2: hold\
        \ at \xA1\xB0prepare\xA1\xB1 phase."
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x100
    size_bits: 32
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the link is empty   jump to next automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set  inlink descriptor returns to the next descriptor
        while a packet is wrong
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_STATUS
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: DMA_RX_EN
      bit_offset: 0
      bit_width: 1
      description: spi dma read data status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_TX_EN
      bit_offset: 1
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor .
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x124
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x128
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x138
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x13c
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x140
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_RSTATUS
    addr: 0x148
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma read data from memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_TSTATUS
    addr: 0x14c
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma write data to memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    reset_value: 0x1604270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI3
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3ff65000
  size: 0x110
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 16
      bit_width: 1
      description: 'program erase resume bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 17
      bit_width: 1
      description: 'program erase suspend bit  program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with reg_resandres bit releases Flash from the
        power-down state or high performance mode and obtains the devices ID. The
        bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable. A 64KB block is erased via SPI command D8H.  Block
        erase operation will be triggered when the bit is set. The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable. A 4KB sector is erased via SPI command 20H.
        Sector erase operation will be triggered when the bit is set. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~256 bytes data to be programmed).
        Page program operation  will be triggered when the bit is set. The bit will
        be cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    fields: []
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    reset_value: 0x20a400
    fields:
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1  enable crc32 when writing encrypted data to flash. 1:
        enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_FLASH_IDLE_EN
      bit_offset: 12
      bit_width: 1
      description: 'wait flash idle when program flash or erase flash. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: 'This bit enable the bits: spi_fread_qio  spi_fread_dio  spi_fread_qout
        and spi_fread_dout. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations  read-data phase apply 2 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_RD_STATUS register, this bit
        combine with spi_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high  0:
        output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        2 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        4 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    reset_value: 0x5fff0000
    fields:
    - !Field
      name: CS_HOLD_DELAY_RES
      bit_offset: 16
      bit_width: 12
      description: Delay cycles of resume Flash when resume Flash is enable by spi
        clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 28
      bit_width: 4
      description: SPI cs signal is delayed by spi clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: In the slave mode, it is the status for master to read out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_EXT
      bit_offset: 24
      bit_width: 8
      description: In the slave mode,it is the status for master to read out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x14
    size_bits: 32
    reset_value: 0x11
    fields:
    - !Field
      name: SETUP_TIME
      bit_offset: 0
      bit_width: 4
      description: "(cycles-1) of \xA1\xB0prepare\xA1\xB1 phase by spi clock, this\
        \ bits combined with spi_cs_setup bit."
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD_TIME
      bit_offset: 4
      bit_width: 4
      description: delay cycles of cs pin by spi clock, this bits combined with spi_cs_hold
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_LOW_MODE
      bit_offset: 8
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_L bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_HIGH_MODE
      bit_offset: 12
      bit_width: 4
      description: modify spi clock duty ratio when the value is lager than 8, the
        bits are combined with spi_clkcnt_N bits and spi_clkcnt_H bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_MODE
      bit_offset: 16
      bit_width: 2
      description: 'MISO signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISO_DELAY_NUM
      bit_offset: 18
      bit_width: 3
      description: MISO signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_MODE
      bit_offset: 21
      bit_width: 2
      description: 'MOSI signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed
        by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOSI_DELAY_NUM
      bit_offset: 23
      bit_width: 3
      description: MOSI signals are delayed by system clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 2
      description: 'spi_cs signal is delayed by spi_clk . 0: zero  1: if spi_ck_out_edge
        or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2:
        if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle   else
        delayed by half cycle  3: delayed one cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 28
      bit_width: 4
      description: spi_cs signal is delayed by system clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x18
    size_bits: 32
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to spi_clkcnt_N. In the slave
        mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the
        slave mode it must be 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x1c
    size_bits: 32
    reset_value: 0x80000040
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 4
      bit_width: 1
      description: "spi cs keep low when spi is in \xA1\xB0done\xA1\xB1 phase. 1:\
        \ enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 5
      bit_width: 1
      description: "spi cs is enable when spi is in \xA1\xB0prepare\xA1\xB1 phase.\
        \ 1: enable 0: disable."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_I_EDGE
      bit_offset: 6
      bit_width: 1
      description: In the slave mode  the bit is same as spi_ck_out_edge in master
        mode. It is combined with  spi_miso_delay_mode bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 7
      bit_width: 1
      description: the bit combined with spi_mosi_delay_mode bits to set mosi signal
        delay mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        2 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        4 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication  mosi and
        miso signals share the same pin. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line  1: spi will be held when spi hold line is high  0: spi will be held
        when spi hold line is low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state  the bit combined with spi_usr_hold_pol
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x20
    size_bits: 32
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of address phase. The register value shall be
        (bit_num-1).
      read_allowed: true
      write_allowed: false
  - !Register
    name: USER2
    addr: 0x24
    size_bits: 32
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of write-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WR_STATUS
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: SLV_WR_ST
      bit_offset: 0
      bit_width: 32
      description: In the slave mode this register are the status register for the
        master to write into. In the master mode this register are the higher 32bits
        in the 64 bits address condition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN
    addr: 0x34
    size_bits: 32
    reset_value: 0x6
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to
        CS0 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to
        CS1 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to
        CS2 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 5
      bit_width: 1
      description: '1: spi clk out disable  0: spi clk out enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 6
      bit_width: 3
      description: In the master mode  the bits are the polarity of spi cs line  the
        value is equivalent to spi_cs ^ spi_master_cs_pol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CK_SEL
      bit_offset: 11
      bit_width: 3
      description: In the master mode  spi cs line is enable as spi clk  it is combined
        with spi_cs0_dis spi_cs1_dis spi_cs2_dis.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x38
    size_bits: 32
    reset_value: 0x20
    fields:
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_STA_DONE
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for the completion of read-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_STA_DONE
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for the completion of write-status operation
        in the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_EN
      bit_offset: 5
      bit_width: 5
      description: Interrupt enable bits for the below 5 sources
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_I_MODE
      bit_offset: 10
      bit_width: 2
      description: In the slave mode  this bits used to synchronize the input spi
        cs signal and eliminate spi cs  jitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 17
      bit_width: 3
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_LAST_STATE
      bit_offset: 20
      bit_width: 3
      description: In the slave mode it is the state of spi state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: 'The operations counter in both the master mode and the slave mode.
        4: read-status'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_DEFINE
      bit_offset: 27
      bit_width: 1
      description: '1: slave mode commands are defined in SPI_SLAVE3.  0: slave mode
        commands are fixed as: 1: write-status 2: write-buffer and 3: read-buffer.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_STA_EN
      bit_offset: 28
      bit_width: 1
      description: write and read status enable  in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_RD_BUF_EN
      bit_offset: 29
      bit_width: 1
      description: write and read buffer enable in the slave mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: '1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3c
    size_bits: 32
    reset_value: 0x2000000
    fields:
    - !Field
      name: SLV_RDBUF_DUMMY_EN
      bit_offset: 0
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_EN
      bit_offset: 1
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-buffer
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_DUMMY_EN
      bit_offset: 2
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for read-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_EN
      bit_offset: 3
      bit_width: 1
      description: In the slave mode it is the enable bit of dummy phase for write-status
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_ADDR_BITLEN
      bit_offset: 4
      bit_width: 6
      description: In the slave mode it is the address length in bits for write-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_ADDR_BITLEN
      bit_offset: 10
      bit_width: 6
      description: In the slave mode it is the address length in bits for read-buffer
        operation. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_READBACK
      bit_offset: 25
      bit_width: 1
      description: 'In the slave mode  1:read register of SPI_SLV_WR_STATUS  0: read
        register of SPI_RD_STATUS.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_FAST_EN
      bit_offset: 26
      bit_width: 1
      description: In the slave mode enable fast read status.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_STATUS_BITLEN
      bit_offset: 27
      bit_width: 5
      description: In the slave mode it is the length of status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE2
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDSTA_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_DUMMY_CYCLELEN
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-status operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_DUMMY_CYCLELEN
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for read-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_DUMMY_CYCLELEN
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the length in spi_clk cycles of dummy phase
        for write-buffer operations. The register value shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE3
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_CMD_VALUE
      bit_offset: 0
      bit_width: 8
      description: In the slave mode it is the value of read-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_CMD_VALUE
      bit_offset: 8
      bit_width: 8
      description: In the slave mode it is the value of write-buffer command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDSTA_CMD_VALUE
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of read-status command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRSTA_CMD_VALUE
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of write-status command.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: SLV_WRBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for write-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDBUF_DBITLEN
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the length in bits for read-buffer operations.
        The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_FCTRL
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: CACHE_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: 'For SPI0  Cache access enable  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_USR_CMD_4BYTE
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  cache  read flash with 4 bytes command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_USR_CMD
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  cache  read flash for user define command  1: enable  0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_PES_EN
      bit_offset: 3
      bit_width: 1
      description: 'For SPI0  spi1 send suspend command before cache read flash 1:
        enable  0:disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_SCTRL
    addr: 0x54
    size_bits: 32
    reset_value: 0x15c04830
    fields:
    - !Field
      name: USR_SRAM_DIO
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi dual I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_SRAM_QIO
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0  In the spi sram mode  spi quad I/O mode enable  1: enable  0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_WR_SRAM_DUMMY
      bit_offset: 3
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for write operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_RD_SRAM_DUMMY
      bit_offset: 4
      bit_width: 1
      description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase
        for read operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RCMD
      bit_offset: 5
      bit_width: 1
      description: For SPI0  In the spi sram mode cache read sram for user define
        command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_BYTES_LEN
      bit_offset: 6
      bit_width: 8
      description: For SPI0  In the sram mode  it is the byte length of spi read sram
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_DUMMY_CYCLELEN
      bit_offset: 14
      bit_width: 8
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_ADDR_BITLEN
      bit_offset: 22
      bit_width: 6
      description: For SPI0  In the sram mode  it is the length in bits of address
        phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WCMD
      bit_offset: 28
      bit_width: 1
      description: For SPI0  In the spi sram mode cache write sram for user define
        command
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CMD
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: SRAM_DIO
      bit_offset: 0
      bit_width: 1
      description: For SPI0 SRAM DIO mode enable .  SRAM DIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_QIO
      bit_offset: 1
      bit_width: 1
      description: For SPI0 SRAM QIO mode enable .  SRAM QIO enable command will be
        send when the bit is set. The bit will be cleared once the operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_RSTIO
      bit_offset: 4
      bit_width: 1
      description: For SPI0 SRAM IO mode reset enable. SRAM IO mode reset operation
        will be triggered when the bit is set. The bit will be cleared once the operation
        done
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DRD_CMD
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the read command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_RD_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the length in bits of
        command phase for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_DWR_CMD
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_VALUE
      bit_offset: 0
      bit_width: 16
      description: For SPI0 When cache mode is enable it is the write command value
        of command phase for SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_USR_WR_CMD_BITLEN
      bit_offset: 28
      bit_width: 4
      description: For SPI0 When cache mode is enable it is the in bits of command
        phase  for SRAM. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BIT
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: SLV_RDATA_BIT
      bit_offset: 0
      bit_width: 24
      description: In the slave mode it is the bit length of read data. The value
        is the length - 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0xb0
    size_bits: 32
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0xb4
    size_bits: 32
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0xb8
    size_bits: 32
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0xbc
    size_bits: 32
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0xc0
    size_bits: 32
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1  the value of crc32 for 256 bits data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT0
    addr: 0xf0
    size_bits: 32
    reset_value: 0x800a0050
    fields:
    - !Field
      name: T_PP_TIME
      bit_offset: 0
      bit_width: 12
      description: page program delay time  by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_SHIFT
      bit_offset: 16
      bit_width: 4
      description: page program delay time shift .
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_PP_ENA
      bit_offset: 31
      bit_width: 1
      description: page program delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT1
    addr: 0xf4
    size_bits: 32
    reset_value: 0x800f0000
    fields:
    - !Field
      name: T_ERASE_TIME
      bit_offset: 0
      bit_width: 12
      description: erase flash delay time by system clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_SHIFT
      bit_offset: 16
      bit_width: 4
      description: erase flash delay time shift.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T_ERASE_ENA
      bit_offset: 31
      bit_width: 1
      description: erase flash delay enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT2
    addr: 0xf8
    size_bits: 32
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 3
      description: The status of spi state machine .
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXT3
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: "This register is for two SPI masters to share the same cs clock\
        \ and data signals. The bits of one SPI are set  if the other SPI is busy\
        \  the SPI will be hold. 1(3): hold at \xA1\xB0idle\xA1\xB1 phase 2: hold\
        \ at \xA1\xB0prepare\xA1\xB1 phase."
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x100
    size_bits: 32
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the link is empty   jump to next automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x104
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x108
    size_bits: 32
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set  inlink descriptor returns to the next descriptor
        while a packet is wrong
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_STATUS
    addr: 0x10c
    size_bits: 32
    fields:
    - !Field
      name: DMA_RX_EN
      bit_offset: 0
      bit_width: 1
      description: spi dma read data status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_TX_EN
      bit_offset: 1
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ENA
    addr: 0x110
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor .
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x114
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_ST
    addr: 0x118
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INT_CLR
    addr: 0x11c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x120
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x124
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x128
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x12c
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x130
    size_bits: 32
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x134
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x138
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x13c
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x140
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x144
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_RSTATUS
    addr: 0x148
    size_bits: 32
    fields:
    - !Field
      name: DMA_OUT_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma read data from memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_TSTATUS
    addr: 0x14c
    size_bits: 32
    fields:
    - !Field
      name: DMA_IN_STATUS
      bit_offset: 0
      bit_width: 32
      description: spi dma write data to memory status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    reset_value: 0x1604270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: false
- !Module
  name: SYSCON
  description: Peripheral SYSCON
  base_addr: 0x3ff66000
  size: 0x44
  registers:
  - !Register
    name: SYSCLK_CONF
    addr: 0x0
    size_bits: 32
    reset_value: 0x2000
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_320M_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_TICK_CNT
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUICK_CLK_CHNG
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_TICK_CONF
    addr: 0x4
    size_bits: 32
    reset_value: 0x27
    fields:
    - !Field
      name: XTAL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_TICK_CONF
    addr: 0x8
    size_bits: 32
    reset_value: 0x4f
    fields:
    - !Field
      name: PLL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: CK8M_TICK_CONF
    addr: 0xc
    size_bits: 32
    reset_value: 0xb
    fields:
    - !Field
      name: CK8M_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_CTRL
    addr: 0x10
    size_bits: 32
    reset_value: 0x7f8240
    fields:
    - !Field
      name: SARADC_START_FORCE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_START
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_MUX
      bit_offset: 2
      bit_width: 1
      description: '1: SAR ADC2 is controlled by DIG ADC2 CTRL  0: SAR ADC2 is controlled
        by PWDET CTRL'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_WORK_MODE
      bit_offset: 3
      bit_width: 2
      description: '0: single mode  1: double mode  2: alternate mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_SEL
      bit_offset: 5
      bit_width: 1
      description: '0: SAR1  1: SAR2  only work for single SAR mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_GATED
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_DIV
      bit_offset: 7
      bit_width: 8
      description: SAR clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_PATT_LEN
      bit_offset: 15
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_PATT_LEN
      bit_offset: 19
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_PATT_P_CLEAR
      bit_offset: 23
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC1 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_PATT_P_CLEAR
      bit_offset: 24
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC2 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_DATA_SAR_SEL
      bit_offset: 25
      bit_width: 1
      description: '1: sar_sel will be coded by the MSB of the 16-bit output data  in
        this case the resolution should not be larger than 11 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_DATA_TO_I2S
      bit_offset: 26
      bit_width: 1
      description: '1: I2S input data is from SAR ADC (for DMA)  0: I2S input data
        is from GPIO matrix'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_CTRL2
    addr: 0x14
    size_bits: 32
    reset_value: 0x1fe
    fields:
    - !Field
      name: SARADC_MEAS_NUM_LIMIT
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_MAX_MEAS_NUM
      bit_offset: 1
      bit_width: 8
      description: max conversion number
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_INV
      bit_offset: 9
      bit_width: 1
      description: '1: data to DIG ADC1 CTRL is inverted  otherwise not'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_INV
      bit_offset: 10
      bit_width: 1
      description: '1: data to DIG ADC2 CTRL is inverted  otherwise not'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_FSM
    addr: 0x18
    size_bits: 32
    reset_value: 0x208ff08
    fields:
    - !Field
      name: SARADC_RSTB_WAIT
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_STANDBY_WAIT
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_START_WAIT
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAMPLE_CYCLE
      bit_offset: 24
      bit_width: 8
      description: sample cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR1_PATT_TAB1
    addr: 0x1c
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB1
      bit_offset: 0
      bit_width: 32
      description: item 0 ~ 3 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR1_PATT_TAB2
    addr: 0x20
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB2
      bit_offset: 0
      bit_width: 32
      description: Item 4 ~ 7 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR1_PATT_TAB3
    addr: 0x24
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB3
      bit_offset: 0
      bit_width: 32
      description: Item 8 ~ 11 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR1_PATT_TAB4
    addr: 0x28
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB4
      bit_offset: 0
      bit_width: 32
      description: Item 12 ~ 15 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR2_PATT_TAB1
    addr: 0x2c
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB1
      bit_offset: 0
      bit_width: 32
      description: item 0 ~ 3 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR2_PATT_TAB2
    addr: 0x30
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB2
      bit_offset: 0
      bit_width: 32
      description: Item 4 ~ 7 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR2_PATT_TAB3
    addr: 0x34
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB3
      bit_offset: 0
      bit_width: 32
      description: Item 8 ~ 11 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARADC_SAR2_PATT_TAB4
    addr: 0x38
    size_bits: 32
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB4
      bit_offset: 0
      bit_width: 32
      description: Item 12 ~ 15 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APLL_TICK_CONF
    addr: 0x3c
    size_bits: 32
    reset_value: 0x63
    fields:
    - !Field
      name: APLL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    reset_value: 0x16042000
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: TIMG0
  description: Timer Group
  base_addr: 0x3ff5f000
  size: 0xb0
  registers:
  - !Register
    name: T0CONFIG
    addr: 0x0
    size_bits: 32
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set  alarm is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set  level type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set  edge type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer 0 clock (T0_clk) prescale value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set  timer 0 auto-reload at alarming is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set  timer 0 time-base counter increment. When cleared timer
        0 time-base counter decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set  timer 0 time-base counter is enabled
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 0 time-base counter current value lower
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 0 time-base counter current value higher
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger a timer 0 time-base counter value
        update (timer 0 current value will be stored in registers above)
      read_allowed: false
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer 0 time-base counter value lower 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: Timer 0 time-base counter value higher 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Lower 32 bits of the value that will load into timer 0 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: higher 32 bits of the value that will load into timer 0 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger timer 0 time-base counter reload
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1CONFIG
    addr: 0x24
    size_bits: 32
    reset_value: 0x60002000
    fields:
    - !Field
      name: T1_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set  alarm is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set  level type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set  edge type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer 1 clock (T1_clk) prescale value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set  timer 1 auto-reload at alarming is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set  timer 1 time-base counter increment. When cleared timer
        1 time-base counter decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_EN
      bit_offset: 31
      bit_width: 1
      description: When set  timer 1 time-base counter is enabled
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LO
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: T1_LO
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 1 time-base counter current value lower
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1HI
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: T1_HI
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 1 time-base counter current value higher
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1UPDATE
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: T1_UPDATE
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger a timer 1 time-base counter value
        update (timer 1 current value will be stored in registers above)
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1ALARMLO
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: T1_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer 1 time-base counter value lower 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMHI
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: T1_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: Timer 1 time-base counter value higher 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADLO
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: T1_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Lower 32 bits of the value that will load into timer 1 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADHI
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: T1_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: higher 32 bits of the value that will load into timer 1 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOAD
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: T1_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger timer 1 time-base counter reload
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTCONFIG0
    addr: 0x48
    size_bits: 32
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: When set  flash boot protection is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: 'length of system reset selection. 0: 100ns  1: 200ns  2: 300ns  3:
        400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: 'length of CPU reset selection. 0: 100ns  1: 200ns  2: 300ns 3:
        400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_LEVEL_INT_EN
      bit_offset: 21
      bit_width: 1
      description: When set  level type interrupt generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EDGE_INT_EN
      bit_offset: 22
      bit_width: 1
      description: When set  edge type interrupt generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: 'Stage 3 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: 'Stage 2 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: 'Stage 1 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: 'Stage 0 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: When set  SWDT is enabled
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x4c
    size_bits: 32
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_CLK_PRESCALE
      bit_offset: 16
      bit_width: 16
      description: SWDT clock prescale value. Period = 12.5ns * value stored in this
        register
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x50
    size_bits: 32
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 0 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x54
    size_bits: 32
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 1 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x58
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 2 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x5c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 3 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: Write any value will feed SWDT
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x64
    size_bits: 32
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: If change its value from default  then write protection is on.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x68
    size_bits: 32
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTCONFIG
    addr: 0x70
    size_bits: 32
    reset_value: 0x60002300
    fields:
    - !Field
      name: LACT_RTC_ONLY
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_CPST_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LAC_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_ALARM_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_DIVIDER
      bit_offset: 13
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INCREASE
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EN
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTRTC
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: LACT_RTC_STEP_LEN
      bit_offset: 6
      bit_width: 26
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLO
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: LACT_LO
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTHI
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: LACT_HI
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTUPDATE
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: LACT_UPDATE
      bit_offset: 0
      bit_width: 32
      read_allowed: false
      write_allowed: true
  - !Register
    name: LACTALARMLO
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: LACT_ALARM_LO
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTALARMHI
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: LACT_ALARM_HI
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADLO
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: LACT_LOAD_LO
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADHI
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: LACT_LOAD_HI
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOAD
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: LACT_LOAD
      bit_offset: 0
      bit_width: 32
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA_TIMERS
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMERS
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: false
      write_allowed: true
    - !Field
      name: T1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: false
      write_allowed: true
    - !Field
      name: LACT_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: NTIMERS_DATE
    addr: 0xf8
    size_bits: 32
    reset_value: 0x1604290
    fields:
    - !Field
      name: NTIMERS_DATE
      bit_offset: 0
      bit_width: 28
      description: Version of this regfile
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMGCLK
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Force clock enable for this regfile
      read_allowed: true
      write_allowed: true
- !Module
  name: TIMG1
  description: Timer Group
  base_addr: 0x3ff60000
  size: 0xb0
  registers:
  - !Register
    name: T0CONFIG
    addr: 0x0
    size_bits: 32
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set  alarm is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set  level type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set  edge type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer 0 clock (T0_clk) prescale value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set  timer 0 auto-reload at alarming is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set  timer 0 time-base counter increment. When cleared timer
        0 time-base counter decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set  timer 0 time-base counter is enabled
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 0 time-base counter current value lower
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 0 time-base counter current value higher
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger a timer 0 time-base counter value
        update (timer 0 current value will be stored in registers above)
      read_allowed: false
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer 0 time-base counter value lower 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x14
    size_bits: 32
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: Timer 0 time-base counter value higher 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Lower 32 bits of the value that will load into timer 0 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: higher 32 bits of the value that will load into timer 0 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger timer 0 time-base counter reload
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1CONFIG
    addr: 0x24
    size_bits: 32
    reset_value: 0x60002000
    fields:
    - !Field
      name: T1_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set  alarm is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set  level type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set  edge type interrupt will be generated during alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer 1 clock (T1_clk) prescale value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set  timer 1 auto-reload at alarming is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set  timer 1 time-base counter increment. When cleared timer
        1 time-base counter decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_EN
      bit_offset: 31
      bit_width: 1
      description: When set  timer 1 time-base counter is enabled
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LO
    addr: 0x28
    size_bits: 32
    fields:
    - !Field
      name: T1_LO
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 1 time-base counter current value lower
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1HI
    addr: 0x2c
    size_bits: 32
    fields:
    - !Field
      name: T1_HI
      bit_offset: 0
      bit_width: 32
      description: Register to store timer 1 time-base counter current value higher
        32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1UPDATE
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: T1_UPDATE
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger a timer 1 time-base counter value
        update (timer 1 current value will be stored in registers above)
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1ALARMLO
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: T1_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer 1 time-base counter value lower 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMHI
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: T1_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: Timer 1 time-base counter value higher 32 bits that will trigger
        the alarm
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADLO
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: T1_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Lower 32 bits of the value that will load into timer 1 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADHI
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: T1_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: higher 32 bits of the value that will load into timer 1 time-base
        counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOAD
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: T1_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value will trigger timer 1 time-base counter reload
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTCONFIG0
    addr: 0x48
    size_bits: 32
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: When set  flash boot protection is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: 'length of system reset selection. 0: 100ns  1: 200ns  2: 300ns  3:
        400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: 'length of CPU reset selection. 0: 100ns  1: 200ns  2: 300ns 3:
        400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_LEVEL_INT_EN
      bit_offset: 21
      bit_width: 1
      description: When set  level type interrupt generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EDGE_INT_EN
      bit_offset: 22
      bit_width: 1
      description: When set  edge type interrupt generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: 'Stage 3 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: 'Stage 2 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: 'Stage 1 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: 'Stage 0 configuration. 0: off  1: interrupt  2: reset CPU  3:
        reset system'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: When set  SWDT is enabled
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x4c
    size_bits: 32
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_CLK_PRESCALE
      bit_offset: 16
      bit_width: 16
      description: SWDT clock prescale value. Period = 12.5ns * value stored in this
        register
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x50
    size_bits: 32
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 0 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x54
    size_bits: 32
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 1 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x58
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 2 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x5c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 3 timeout value in SWDT clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: Write any value will feed SWDT
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x64
    size_bits: 32
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: If change its value from default  then write protection is on.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x68
    size_bits: 32
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x6c
    size_bits: 32
    fields:
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTCONFIG
    addr: 0x70
    size_bits: 32
    reset_value: 0x60002300
    fields:
    - !Field
      name: LACT_RTC_ONLY
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_CPST_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LAC_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_ALARM_EN
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_DIVIDER
      bit_offset: 13
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INCREASE
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EN
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTRTC
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: LACT_RTC_STEP_LEN
      bit_offset: 6
      bit_width: 26
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLO
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: LACT_LO
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTHI
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: LACT_HI
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTUPDATE
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: LACT_UPDATE
      bit_offset: 0
      bit_width: 32
      read_allowed: false
      write_allowed: true
  - !Register
    name: LACTALARMLO
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: LACT_ALARM_LO
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTALARMHI
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: LACT_ALARM_HI
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADLO
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: LACT_LOAD_LO
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADHI
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: LACT_LOAD_HI
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOAD
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: LACT_LOAD
      bit_offset: 0
      bit_width: 32
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA_TIMERS
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMERS
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: interrupt when timer0 alarm
      read_allowed: false
      write_allowed: true
    - !Field
      name: T1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: interrupt when timer1 alarm
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Interrupt when an interrupt stage timeout
      read_allowed: false
      write_allowed: true
    - !Field
      name: LACT_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: NTIMERS_DATE
    addr: 0xf8
    size_bits: 32
    reset_value: 0x1604290
    fields:
    - !Field
      name: NTIMERS_DATE
      bit_offset: 0
      bit_width: 28
      description: Version of this regfile
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMGCLK
    addr: 0xfc
    size_bits: 32
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Force clock enable for this regfile
      read_allowed: true
      write_allowed: true
- !Module
  name: UART0
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x3ff40000
  size: 0x7c
  registers:
  - !Register
    name: FIFO_AHB
    addr: 0x0
    size_bits: 32
    fields: []
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: This register stores one byte data  read by rx fifo.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than (rx_flow_thrhd_h3 rx_flow_thrhd).
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in transmitter's fifo is less than ((tx_mem_cnttxfifo_cnt) .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the parity error of data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        data's frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the fifo can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of dsrn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of ctsn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        xoff char with uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        xon char with uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sendding  0
        after all the datas in transmitter's fifo are send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after the  last data has been send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send all the data in fifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        parity error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        data frame error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        clash between transmitter and receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd chars.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_fm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 20
      description: The register value is  the  integer part of the frequency divider's
        factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The register  value is the decimal part of the frequency divider's
        factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AUTOBAUD
    addr: 0x18
    size_bits: 32
    reset_value: 0x1000
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT
      bit_offset: 8
      bit_width: 8
      description: when input pulse width is lower then this value igore this pulse.this
        register is used in autobaud detect process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 8
      description: (rx_mem_cnt rxfifo_cnt) stores the byte num of valid datas in receiver's
        fifo. rx_mem_cnt register stores the 3 most significant bits  rxfifo_cnt stores
        the 8 least significant bits.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_URX_OUT
      bit_offset: 8
      bit_width: 4
      description: This register stores the value of receiver's finite state machine.
        0:RX_IDLE  1:RX_STRT  2:RX_DAT0  3:RX_DAT1  4:RX_DAT2  5:RX_DAT3  6:RX_DAT4  7:RX_DAT5  8:RX_DAT6  9:RX_DAT7   10:RX_PRTY   11:RX_STP1  12:RX_STP2
        13:RX_DL1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: This register stores the level value of the internal uart dsr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register stores the level value of the internal uart cts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register stores the level value of the internal uart rxd signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 8
      description: (tx_mem_cnt txfifo_cnt) stores the byte num of valid datas in transmitter's
        fifo.tx_mem_cnt stores the 3 most significant bits  txfifo_cnt stores the
        8 least significant bits.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 24
      bit_width: 4
      description: This register stores the value of transmitter's finite state machine.
        0:TX_IDLE  1:TX_STRT  2:TX_DAT0  3:TX_DAT1  4:TX_DAT2   5:TX_DAT3 6:TX_DAT4  7:TX_DAT5  8:TX_DAT6
        9:TX_DAT7  10:TX_PRTY   11:TX_STP1  12:TX_STP2  13:TX_DL0   14:TX_DL1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    reset_value: 0x800001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.  0:even
        1:odd
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: 'This registe is used to set the length of data:  0:5bits 1:6bits
        2:7bits 3:8bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit. 1:1bit  2:1.5bits  3:2bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control..
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send 0 when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable irda loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for irda transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: 1.the irda transmitter's 11th bit is the same to the 10th bit.
        0.set irda transmitter's 11th bit to 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to inverse the level value of  irda transmitter's
        level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to inverse the level value of irda receiver's level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable transmitter's flow control function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable irda protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset uart receiver's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset uart transmitter's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: 1.force clock on for registers.support clock only when write registers
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: 1.receiver stops storing data int fifo when data is wrong. 0.receiver
        stores the data even if the  received data is wrong.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_REF_ALWAYS_ON
      bit_offset: 27
      bit_width: 1
      description: This register is used to select the clock.1.apb clock 0:ref_tick
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    reset_value: 0x6060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 7
      description: When receiver receives more data than its threshold value.receiver
        will produce rxfifo_full_int_raw interrupt.the threshold value is (rx_flow_thrhd_h3
        rxfifo_full_thrhd).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 8
      bit_width: 7
      description: when the data amount in transmitter fifo is less than its threshold
        value. it will produce txfifo_empty_int_raw interrupt. the threshold value
        is (tx_mem_empty_thrhd txfifo_empty_thrhd)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 16
      bit_width: 7
      description: when receiver receives more data than its threshold value. receiver
        produce signal to tell the transmitter stop transferring data. the threshold
        value is (rx_flow_thrhd_h3 rx_flow_thrhd).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 23
      bit_width: 1
      description: This is the flow enable bit for uart receiver. 1:choose software
        flow control with configuring sw_rts signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 24
      bit_width: 7
      description: This register is used to configure the timeout value for uart receiver
        receiving a byte.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 31
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the value of the minimum duration time for
        the low level pulse. it is used in baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. it is used in baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. it is used in
        baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software  flow control. it is used with
        register sw_xon or sw_xoff .
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear ctsn to stop the  transmitter from sending
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to set ctsn to enable the transmitter to go on sending
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send xon char. it is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send xoff char. it is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the input rxd edge changes more than this register value.
        the uart is active from light sleeping mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF
    addr: 0x3c
    size_bits: 32
    reset_value: 0x1311e000
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 8
      description: when the data amount in receiver's fifo is more than this register
        value. it will send a xoff char with uart_sw_flow_con_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 8
      bit_width: 8
      description: When the data amount in receiver's fifo is less than this register
        value. it will send a xon char with uart_sw_flow_con_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 16
      bit_width: 8
      description: This register stores the xon flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 24
      bit_width: 8
      description: This register stores the xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x40
    size_bits: 32
    reset_value: 0xa40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: when receiver takes more time than this register value to receive
        a byte data. it will produce frame end signal for uhci to stop receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_NUM
      bit_offset: 20
      bit_width: 8
      description: This register is used to configure the num of 0 send after the
        process of sending data is done. it is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable loopback transmitter's output data signal
        to receiver's input data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1: enable rs485''s transmitter to send data when rs485''s receiver
        is busy. 0:rs485''s transmitter should not send data when its receiver is
        busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x48
    size_bits: 32
    reset_value: 0x186a00
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver. when the the duration is less than
        this register value it will not take the next data received as at_cmd char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x4c
    size_bits: 32
    reset_value: 0x186a00
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the duration time between the
        last at_cmd and the next data. when the duration is less than this register
        value  it will not take the previous data as at_cmd char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x50
    size_bits: 32
    reset_value: 0x1e00
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the duration time between the
        at_cmd chars. when the duration time is less than this register value it will
        not take the datas as continous at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x54
    size_bits: 32
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x58
    size_bits: 32
    reset_value: 0x88
    fields:
    - !Field
      name: MEM_PD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to power down mem.when reg_mem_pd registers in the
        3 uarts are all set to 1  mem will enter low power mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SIZE
      bit_offset: 3
      bit_width: 4
      description: This register is used to configure the amount of mem allocated
        to receiver's fifo. the default byte num is 128.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 7
      bit_width: 4
      description: This register is used to configure the amount of mem allocated
        to transmitter's fifo.the default byte num is 128.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD_H3
      bit_offset: 15
      bit_width: 3
      description: refer to the rx_flow_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD_H3
      bit_offset: 18
      bit_width: 3
      description: refer to the rx_tout_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_THRESHOLD_H2
      bit_offset: 21
      bit_width: 2
      description: refer to the uart_xon_threshold's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_THRESHOLD_H2
      bit_offset: 23
      bit_width: 2
      description: refer to the uart_xoff_threshold's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MEM_FULL_THRHD
      bit_offset: 25
      bit_width: 3
      description: refer to the rxfifo_full_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MEM_EMPTY_THRHD
      bit_offset: 28
      bit_width: 3
      description: refer to txfifo_empty_thrhd 's describtion.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: MEM_TX_STATUS
      bit_offset: 0
      bit_width: 24
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: MEM_RX_STATUS
      bit_offset: 0
      bit_width: 24
      description: 'This register stores the current uart rx mem read address  and
        rx mem write address '
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RX_RD_ADDR
      bit_offset: 2
      bit_width: 11
      description: 'This register stores the rx mem read address '
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RX_WR_ADDR
      bit_offset: 13
      bit_width: 11
      description: 'This register stores the rx mem write address '
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_CNT_STATUS
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: RX_MEM_CNT
      bit_offset: 0
      bit_width: 3
      description: refer to the rxfifo_cnt's describtion.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_MEM_CNT
      bit_offset: 3
      bit_width: 3
      description: refer to the txfifo_cnt's describtion.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x68
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the count of rxd posedge edge. it is used
        in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x6c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the count of rxd negedge edge. it is used
        in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x78
    size_bits: 32
    reset_value: 0x15122500
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x7c
    size_bits: 32
    reset_value: 0x500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: UART1
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x3ff50000
  size: 0x7c
  registers:
  - !Register
    name: FIFO_AHB
    addr: 0x0
    size_bits: 32
    fields: []
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: This register stores one byte data  read by rx fifo.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than (rx_flow_thrhd_h3 rx_flow_thrhd).
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in transmitter's fifo is less than ((tx_mem_cnttxfifo_cnt) .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the parity error of data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        data's frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the fifo can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of dsrn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of ctsn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        xoff char with uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        xon char with uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sendding  0
        after all the datas in transmitter's fifo are send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after the  last data has been send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send all the data in fifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        parity error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        data frame error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        clash between transmitter and receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd chars.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_fm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 20
      description: The register value is  the  integer part of the frequency divider's
        factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The register  value is the decimal part of the frequency divider's
        factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AUTOBAUD
    addr: 0x18
    size_bits: 32
    reset_value: 0x1000
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT
      bit_offset: 8
      bit_width: 8
      description: when input pulse width is lower then this value igore this pulse.this
        register is used in autobaud detect process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 8
      description: (rx_mem_cnt rxfifo_cnt) stores the byte num of valid datas in receiver's
        fifo. rx_mem_cnt register stores the 3 most significant bits  rxfifo_cnt stores
        the 8 least significant bits.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_URX_OUT
      bit_offset: 8
      bit_width: 4
      description: This register stores the value of receiver's finite state machine.
        0:RX_IDLE  1:RX_STRT  2:RX_DAT0  3:RX_DAT1  4:RX_DAT2  5:RX_DAT3  6:RX_DAT4  7:RX_DAT5  8:RX_DAT6  9:RX_DAT7   10:RX_PRTY   11:RX_STP1  12:RX_STP2
        13:RX_DL1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: This register stores the level value of the internal uart dsr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register stores the level value of the internal uart cts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register stores the level value of the internal uart rxd signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 8
      description: (tx_mem_cnt txfifo_cnt) stores the byte num of valid datas in transmitter's
        fifo.tx_mem_cnt stores the 3 most significant bits  txfifo_cnt stores the
        8 least significant bits.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 24
      bit_width: 4
      description: This register stores the value of transmitter's finite state machine.
        0:TX_IDLE  1:TX_STRT  2:TX_DAT0  3:TX_DAT1  4:TX_DAT2   5:TX_DAT3 6:TX_DAT4  7:TX_DAT5  8:TX_DAT6
        9:TX_DAT7  10:TX_PRTY   11:TX_STP1  12:TX_STP2  13:TX_DL0   14:TX_DL1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    reset_value: 0x800001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.  0:even
        1:odd
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: 'This registe is used to set the length of data:  0:5bits 1:6bits
        2:7bits 3:8bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit. 1:1bit  2:1.5bits  3:2bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control..
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send 0 when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable irda loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for irda transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: 1.the irda transmitter's 11th bit is the same to the 10th bit.
        0.set irda transmitter's 11th bit to 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to inverse the level value of  irda transmitter's
        level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to inverse the level value of irda receiver's level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable transmitter's flow control function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable irda protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset uart receiver's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset uart transmitter's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: 1.force clock on for registers.support clock only when write registers
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: 1.receiver stops storing data int fifo when data is wrong. 0.receiver
        stores the data even if the  received data is wrong.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_REF_ALWAYS_ON
      bit_offset: 27
      bit_width: 1
      description: This register is used to select the clock.1.apb clock 0:ref_tick
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    reset_value: 0x6060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 7
      description: When receiver receives more data than its threshold value.receiver
        will produce rxfifo_full_int_raw interrupt.the threshold value is (rx_flow_thrhd_h3
        rxfifo_full_thrhd).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 8
      bit_width: 7
      description: when the data amount in transmitter fifo is less than its threshold
        value. it will produce txfifo_empty_int_raw interrupt. the threshold value
        is (tx_mem_empty_thrhd txfifo_empty_thrhd)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 16
      bit_width: 7
      description: when receiver receives more data than its threshold value. receiver
        produce signal to tell the transmitter stop transferring data. the threshold
        value is (rx_flow_thrhd_h3 rx_flow_thrhd).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 23
      bit_width: 1
      description: This is the flow enable bit for uart receiver. 1:choose software
        flow control with configuring sw_rts signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 24
      bit_width: 7
      description: This register is used to configure the timeout value for uart receiver
        receiving a byte.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 31
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the value of the minimum duration time for
        the low level pulse. it is used in baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. it is used in baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. it is used in
        baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software  flow control. it is used with
        register sw_xon or sw_xoff .
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear ctsn to stop the  transmitter from sending
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to set ctsn to enable the transmitter to go on sending
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send xon char. it is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send xoff char. it is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the input rxd edge changes more than this register value.
        the uart is active from light sleeping mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF
    addr: 0x3c
    size_bits: 32
    reset_value: 0x1311e000
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 8
      description: when the data amount in receiver's fifo is more than this register
        value. it will send a xoff char with uart_sw_flow_con_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 8
      bit_width: 8
      description: When the data amount in receiver's fifo is less than this register
        value. it will send a xon char with uart_sw_flow_con_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 16
      bit_width: 8
      description: This register stores the xon flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 24
      bit_width: 8
      description: This register stores the xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x40
    size_bits: 32
    reset_value: 0xa40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: when receiver takes more time than this register value to receive
        a byte data. it will produce frame end signal for uhci to stop receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_NUM
      bit_offset: 20
      bit_width: 8
      description: This register is used to configure the num of 0 send after the
        process of sending data is done. it is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable loopback transmitter's output data signal
        to receiver's input data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1: enable rs485''s transmitter to send data when rs485''s receiver
        is busy. 0:rs485''s transmitter should not send data when its receiver is
        busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x48
    size_bits: 32
    reset_value: 0x186a00
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver. when the the duration is less than
        this register value it will not take the next data received as at_cmd char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x4c
    size_bits: 32
    reset_value: 0x186a00
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the duration time between the
        last at_cmd and the next data. when the duration is less than this register
        value  it will not take the previous data as at_cmd char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x50
    size_bits: 32
    reset_value: 0x1e00
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the duration time between the
        at_cmd chars. when the duration time is less than this register value it will
        not take the datas as continous at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x54
    size_bits: 32
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x58
    size_bits: 32
    reset_value: 0x88
    fields:
    - !Field
      name: MEM_PD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to power down mem.when reg_mem_pd registers in the
        3 uarts are all set to 1  mem will enter low power mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SIZE
      bit_offset: 3
      bit_width: 4
      description: This register is used to configure the amount of mem allocated
        to receiver's fifo. the default byte num is 128.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 7
      bit_width: 4
      description: This register is used to configure the amount of mem allocated
        to transmitter's fifo.the default byte num is 128.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD_H3
      bit_offset: 15
      bit_width: 3
      description: refer to the rx_flow_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD_H3
      bit_offset: 18
      bit_width: 3
      description: refer to the rx_tout_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_THRESHOLD_H2
      bit_offset: 21
      bit_width: 2
      description: refer to the uart_xon_threshold's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_THRESHOLD_H2
      bit_offset: 23
      bit_width: 2
      description: refer to the uart_xoff_threshold's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MEM_FULL_THRHD
      bit_offset: 25
      bit_width: 3
      description: refer to the rxfifo_full_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MEM_EMPTY_THRHD
      bit_offset: 28
      bit_width: 3
      description: refer to txfifo_empty_thrhd 's describtion.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: MEM_TX_STATUS
      bit_offset: 0
      bit_width: 24
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: MEM_RX_STATUS
      bit_offset: 0
      bit_width: 24
      description: 'This register stores the current uart rx mem read address  and
        rx mem write address '
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RX_RD_ADDR
      bit_offset: 2
      bit_width: 11
      description: 'This register stores the rx mem read address '
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RX_WR_ADDR
      bit_offset: 13
      bit_width: 11
      description: 'This register stores the rx mem write address '
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_CNT_STATUS
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: RX_MEM_CNT
      bit_offset: 0
      bit_width: 3
      description: refer to the rxfifo_cnt's describtion.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_MEM_CNT
      bit_offset: 3
      bit_width: 3
      description: refer to the txfifo_cnt's describtion.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x68
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the count of rxd posedge edge. it is used
        in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x6c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the count of rxd negedge edge. it is used
        in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x78
    size_bits: 32
    reset_value: 0x15122500
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x7c
    size_bits: 32
    reset_value: 0x500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: UART2
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x3ff6e000
  size: 0x7c
  registers:
  - !Register
    name: FIFO_AHB
    addr: 0x0
    size_bits: 32
    fields: []
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: This register stores one byte data  read by rx fifo.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than (rx_flow_thrhd_h3 rx_flow_thrhd).
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in transmitter's fifo is less than ((tx_mem_cnttxfifo_cnt) .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the parity error of data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        data's frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the fifo can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of dsrn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of ctsn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        xoff char with uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        xon char with uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sendding  0
        after all the datas in transmitter's fifo are send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after the  last data has been send.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send all the data in fifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        parity error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        data frame error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when rs485 detects the
        clash between transmitter and receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd chars.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_fm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 20
      description: The register value is  the  integer part of the frequency divider's
        factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The register  value is the decimal part of the frequency divider's
        factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AUTOBAUD
    addr: 0x18
    size_bits: 32
    reset_value: 0x1000
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT
      bit_offset: 8
      bit_width: 8
      description: when input pulse width is lower then this value igore this pulse.this
        register is used in autobaud detect process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 8
      description: (rx_mem_cnt rxfifo_cnt) stores the byte num of valid datas in receiver's
        fifo. rx_mem_cnt register stores the 3 most significant bits  rxfifo_cnt stores
        the 8 least significant bits.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_URX_OUT
      bit_offset: 8
      bit_width: 4
      description: This register stores the value of receiver's finite state machine.
        0:RX_IDLE  1:RX_STRT  2:RX_DAT0  3:RX_DAT1  4:RX_DAT2  5:RX_DAT3  6:RX_DAT4  7:RX_DAT5  8:RX_DAT6  9:RX_DAT7   10:RX_PRTY   11:RX_STP1  12:RX_STP2
        13:RX_DL1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: This register stores the level value of the internal uart dsr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register stores the level value of the internal uart cts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register stores the level value of the internal uart rxd signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 8
      description: (tx_mem_cnt txfifo_cnt) stores the byte num of valid datas in transmitter's
        fifo.tx_mem_cnt stores the 3 most significant bits  txfifo_cnt stores the
        8 least significant bits.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 24
      bit_width: 4
      description: This register stores the value of transmitter's finite state machine.
        0:TX_IDLE  1:TX_STRT  2:TX_DAT0  3:TX_DAT1  4:TX_DAT2   5:TX_DAT3 6:TX_DAT4  7:TX_DAT5  8:TX_DAT6
        9:TX_DAT7  10:TX_PRTY   11:TX_STP1  12:TX_STP2  13:TX_DL0   14:TX_DL1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    reset_value: 0x800001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.  0:even
        1:odd
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: 'This registe is used to set the length of data:  0:5bits 1:6bits
        2:7bits 3:8bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit. 1:1bit  2:1.5bits  3:2bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control..
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send 0 when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable irda loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for irda transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: 1.the irda transmitter's 11th bit is the same to the 10th bit.
        0.set irda transmitter's 11th bit to 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to inverse the level value of  irda transmitter's
        level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to inverse the level value of irda receiver's level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable transmitter's flow control function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable irda protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset uart receiver's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset uart transmitter's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: 1.force clock on for registers.support clock only when write registers
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: 1.receiver stops storing data int fifo when data is wrong. 0.receiver
        stores the data even if the  received data is wrong.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_REF_ALWAYS_ON
      bit_offset: 27
      bit_width: 1
      description: This register is used to select the clock.1.apb clock 0:ref_tick
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    reset_value: 0x6060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 7
      description: When receiver receives more data than its threshold value.receiver
        will produce rxfifo_full_int_raw interrupt.the threshold value is (rx_flow_thrhd_h3
        rxfifo_full_thrhd).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 8
      bit_width: 7
      description: when the data amount in transmitter fifo is less than its threshold
        value. it will produce txfifo_empty_int_raw interrupt. the threshold value
        is (tx_mem_empty_thrhd txfifo_empty_thrhd)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 16
      bit_width: 7
      description: when receiver receives more data than its threshold value. receiver
        produce signal to tell the transmitter stop transferring data. the threshold
        value is (rx_flow_thrhd_h3 rx_flow_thrhd).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 23
      bit_width: 1
      description: This is the flow enable bit for uart receiver. 1:choose software
        flow control with configuring sw_rts signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 24
      bit_width: 7
      description: This register is used to configure the timeout value for uart receiver
        receiving a byte.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 31
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the value of the minimum duration time for
        the low level pulse. it is used in baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. it is used in baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. it is used in
        baudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software  flow control. it is used with
        register sw_xon or sw_xoff .
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear ctsn to stop the  transmitter from sending
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to set ctsn to enable the transmitter to go on sending
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send xon char. it is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send xoff char. it is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the input rxd edge changes more than this register value.
        the uart is active from light sleeping mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF
    addr: 0x3c
    size_bits: 32
    reset_value: 0x1311e000
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 8
      description: when the data amount in receiver's fifo is more than this register
        value. it will send a xoff char with uart_sw_flow_con_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 8
      bit_width: 8
      description: When the data amount in receiver's fifo is less than this register
        value. it will send a xon char with uart_sw_flow_con_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 16
      bit_width: 8
      description: This register stores the xon flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 24
      bit_width: 8
      description: This register stores the xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x40
    size_bits: 32
    reset_value: 0xa40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: when receiver takes more time than this register value to receive
        a byte data. it will produce frame end signal for uhci to stop receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_NUM
      bit_offset: 20
      bit_width: 8
      description: This register is used to configure the num of 0 send after the
        process of sending data is done. it is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable loopback transmitter's output data signal
        to receiver's input data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1: enable rs485''s transmitter to send data when rs485''s receiver
        is busy. 0:rs485''s transmitter should not send data when its receiver is
        busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x48
    size_bits: 32
    reset_value: 0x186a00
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver. when the the duration is less than
        this register value it will not take the next data received as at_cmd char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x4c
    size_bits: 32
    reset_value: 0x186a00
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the duration time between the
        last at_cmd and the next data. when the duration is less than this register
        value  it will not take the previous data as at_cmd char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x50
    size_bits: 32
    reset_value: 0x1e00
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the duration time between the
        at_cmd chars. when the duration time is less than this register value it will
        not take the datas as continous at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x54
    size_bits: 32
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x58
    size_bits: 32
    reset_value: 0x88
    fields:
    - !Field
      name: MEM_PD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to power down mem.when reg_mem_pd registers in the
        3 uarts are all set to 1  mem will enter low power mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SIZE
      bit_offset: 3
      bit_width: 4
      description: This register is used to configure the amount of mem allocated
        to receiver's fifo. the default byte num is 128.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 7
      bit_width: 4
      description: This register is used to configure the amount of mem allocated
        to transmitter's fifo.the default byte num is 128.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD_H3
      bit_offset: 15
      bit_width: 3
      description: refer to the rx_flow_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD_H3
      bit_offset: 18
      bit_width: 3
      description: refer to the rx_tout_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_THRESHOLD_H2
      bit_offset: 21
      bit_width: 2
      description: refer to the uart_xon_threshold's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_THRESHOLD_H2
      bit_offset: 23
      bit_width: 2
      description: refer to the uart_xoff_threshold's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MEM_FULL_THRHD
      bit_offset: 25
      bit_width: 3
      description: refer to the rxfifo_full_thrhd's describtion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MEM_EMPTY_THRHD
      bit_offset: 28
      bit_width: 3
      description: refer to txfifo_empty_thrhd 's describtion.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: MEM_TX_STATUS
      bit_offset: 0
      bit_width: 24
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: MEM_RX_STATUS
      bit_offset: 0
      bit_width: 24
      description: 'This register stores the current uart rx mem read address  and
        rx mem write address '
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RX_RD_ADDR
      bit_offset: 2
      bit_width: 11
      description: 'This register stores the rx mem read address '
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RX_WR_ADDR
      bit_offset: 13
      bit_width: 11
      description: 'This register stores the rx mem write address '
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_CNT_STATUS
    addr: 0x64
    size_bits: 32
    fields:
    - !Field
      name: RX_MEM_CNT
      bit_offset: 0
      bit_width: 3
      description: refer to the rxfifo_cnt's describtion.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_MEM_CNT
      bit_offset: 3
      bit_width: 3
      description: refer to the txfifo_cnt's describtion.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x68
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the count of rxd posedge edge. it is used
        in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x6c
    size_bits: 32
    reset_value: 0xfffff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the count of rxd negedge edge. it is used
        in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x78
    size_bits: 32
    reset_value: 0x15122500
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x7c
    size_bits: 32
    reset_value: 0x500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: UHCI0
  description: Peripheral UHCI0
  base_addr: 0x3ff54000
  size: 0xc8
  registers:
  - !Register
    name: CONF0
    addr: 0x0
    size_bits: 32
    reset_value: 0x370100
    fields:
    - !Field
      name: IN_RST
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset in link operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset out link operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset dma ahb fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset dma  ahb interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable loop test for in links.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable loop test for out links.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      description: when in link's length is 0  go on to use the next in link automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 8
      bit_width: 1
      description: Set this bit to produce eof after DMA pops all data  clear this
        bit to produce eof after DMA pushes all data
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0_CE
      bit_offset: 9
      bit_width: 1
      description: Set this bit to use UART to transmit or receive data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CE
      bit_offset: 10
      bit_width: 1
      description: Set this bit to use UART1 to transmit or receive data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_CE
      bit_offset: 11
      bit_width: 1
      description: Set this bit to use UART2 to transmit or receive data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable DMA in links to use burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 13
      bit_width: 1
      description: Set this bit to enable DMA out links to use burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable DMA burst MODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to use special char to separate the data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEAD_EN
      bit_offset: 17
      bit_width: 1
      description: Set this bit to enable to use head packet  before the data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REC_EN
      bit_offset: 18
      bit_width: 1
      description: Set this bit to enable receiver''s ability of crc calculation  when
        crc_en bit in head packet is 1 then there will be crc bytes after data_frame
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_IDLE_EOF_EN
      bit_offset: 19
      bit_width: 1
      description: Set this bit to enable to use idle time  when the idle time after
        data frame is satisfied  this means the end of a data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEN_EOF_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable to use packet_len in packet head  when the
        received data is equal to packet_len  this means the end of a data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCODE_CRC_EN
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable crc calculation for data frame when bit6
        in the head packet is 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable clock-gating for read or write registers.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RX_BRK_EOF_EN
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable to use brk char as the end of a data frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    fields:
    - !Field
      name: RX_START_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: when a separator char has been send  it will produce uhci_rx_start_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: when DMA detects a separator char it will produce uhci_tx_start_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: when DMA takes a lot of time to receive a data   it will produce
        uhci_rx_hung_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: when DMA takes a lot of time to read a data from RAM  it will produce
        uhci_tx_hung_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: when a in link descriptor has been completed it will produce uhci_in_done_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: when a data packet has been received  it will produce uhci_in_suc_eof_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: when there are some errors about eof in in link descriptor  it
        will produce uhci_in_err_eof_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: when a out link descriptor is completed  it will produce uhci_out_done_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: when the current descriptor's eof bit is 1  it will produce uhci_out_eof_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: when there are some errors about the out link descriptor  it will
        produce uhci_in_dscr_err_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: when there are some errors about the in link descriptor  it will
        produce uhci_out_dscr_err_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: when there are not enough in links for DMA it will produce uhci_in_dscr_err_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: when there are some errors about eof in outlink descriptor  it
        will produce uhci_outlink_eof_err_int interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: When all data have been send  it will produce uhci_out_total_eof_int
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_Q_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: When use single send registers to send a short packets it will
        produce this interrupt when dma has send the short packet.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_Q_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: When use always_send registers to send a series of short packets
        it will produce this interrupt when dma has send the short packet.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    fields:
    - !Field
      name: RX_START_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_Q_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_Q_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    fields:
    - !Field
      name: RX_START_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_S_Q_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_A_Q_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    fields:
    - !Field
      name: RX_START_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_S_Q_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_A_Q_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_OUT_STATUS
    addr: 0x14
    size_bits: 32
    reset_value: 0x2
    fields:
    - !Field
      name: OUT_FULL
      bit_offset: 0
      bit_width: 1
      description: 1:DMA out link descriptor's fifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EMPTY
      bit_offset: 1
      bit_width: 1
      description: 1:DMA in link descriptor's fifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_PUSH
    addr: 0x18
    size_bits: 32
    fields:
    - !Field
      name: OUTFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      description: This is the data need to be pushed into out link descriptor's fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      description: Set this bit to push data in out link descriptor's fifo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_STATUS
    addr: 0x1c
    size_bits: 32
    reset_value: 0x2
    fields:
    - !Field
      name: IN_FULL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EMPTY
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_ERR_CAUSE
      bit_offset: 4
      bit_width: 3
      description: This register stores the errors caused in out link descriptor's
        data packet.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_POP
    addr: 0x20
    size_bits: 32
    fields:
    - !Field
      name: INFIFO_RDATA
      bit_offset: 0
      bit_width: 12
      description: This register stores the data pop from in link descriptor's fifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP
      bit_offset: 16
      bit_width: 1
      description: Set this bit to pop data in in link descriptor's fifo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x24
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: This register stores the least 20 bits of the first out link descriptor's
        address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set this bit to stop dealing with the out link descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set this bit to start dealing with the out link descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set this bit to mount on new out link descriptors
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK
      bit_offset: 31
      bit_width: 1
      description: "1\xA3\xBA the out link descriptor's fsm is in idle state. 0:the\
        \ out link descriptor's fsm is working."
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_LINK
    addr: 0x28
    size_bits: 32
    reset_value: 0x100000
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: This register stores the least 20 bits of the first in link descriptor's
        address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: 1:when a packet is wrong in link descriptor returns to the descriptor
        which is lately used.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set this bit to stop dealing with the in link descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set this bit to start dealing with the in link descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set this bit to mount on new in link descriptors
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK
      bit_offset: 31
      bit_width: 1
      description: 1:the in link descriptor's fsm is in idle state.   0:the in link
        descriptor's fsm is working
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF1
    addr: 0x2c
    size_bits: 32
    reset_value: 0x33
    fields:
    - !Field
      name: CHECK_SUM_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable decoder to check  check_sum in packet header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_SEQ_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable decoder to check seq num in packet header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_DISABLE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to disable crc calculation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAVE_HEAD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to save packet header .
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHECK_SUM_RE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable hardware replace check_sum in packet header
        automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ACK_NUM_RE
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable hardware replace ack num in packet header
        automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_OWNER
      bit_offset: 6
      bit_width: 1
      description: Set this bit to check the owner bit in link descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_SW_START
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable software way to add packet header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_START
      bit_offset: 8
      bit_width: 1
      description: Set this bit to start inserting the packet header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_THRS
      bit_offset: 9
      bit_width: 12
      description: when data amount in link descriptor's fifo is more than this register
        value  it will produce uhci_dma_infifo_full_wm_int interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE0
    addr: 0x30
    size_bits: 32
    fields:
    - !Field
      name: STATE0
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE1
    addr: 0x34
    size_bits: 32
    fields:
    - !Field
      name: STATE1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_EOF_DES_ADDR
    addr: 0x38
    size_bits: 32
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of out link descriptoir when eof
        bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_SUC_EOF_DES_ADDR
    addr: 0x3c
    size_bits: 32
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of in link descriptor when eof
        bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_ERR_EOF_DES_ADDR
    addr: 0x40
    size_bits: 32
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of in link descriptor when there
        are some errors in this descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_EOF_BFR_DES_ADDR
    addr: 0x44
    size_bits: 32
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of out link descriptor when there
        are some errors in this descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: AHB_TEST
    addr: 0x48
    size_bits: 32
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      description: bit2 is ahb bus test enable ,bit1 is used to choose wrtie(1) or
        read(0) mode. bit0 is used to choose test only once(1) or continue(0)
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      description: The two bits represent ahb bus address bit[20:19]
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_DSCR
    addr: 0x4c
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in link descriptor's third dword
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_DSCR_BF0
    addr: 0x50
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of current in link descriptor's first dword
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_DSCR_BF1
    addr: 0x54
    size_bits: 32
    fields:
    - !Field
      name: INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in link descriptor's second dword
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_DSCR
    addr: 0x58
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out link descriptor's third dword
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_DSCR_BF0
    addr: 0x5c
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of current out link descriptor's first dword
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_DSCR_BF1
    addr: 0x60
    size_bits: 32
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out link descriptor's second dword
      read_allowed: true
      write_allowed: false
  - !Register
    name: ESCAPE_CONF
    addr: 0x64
    size_bits: 32
    reset_value: 0x33
    fields:
    - !Field
      name: TX_C0_ESC_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable  0xc0 char decode when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DB_ESC_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable  0xdb char decode when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_11_ESC_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable  flow control char 0x11 decode when DMA
        receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_13_ESC_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable flow control char 0x13 decode when DMA receives
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_C0_ESC_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable  0xc0 char replace when DMA sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DB_ESC_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable  0xdb char replace when DMA sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_11_ESC_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable  flow control char 0x11 replace when DMA
        sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_13_ESC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable  flow control char 0x13 replace when DMA
        sends data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HUNG_CONF
    addr: 0x68
    size_bits: 32
    reset_value: 0x810810
    fields:
    - !Field
      name: TXFIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: This register stores the timeout value.when DMA takes more time
        than this register value to receive a data  it will produce  uhci_tx_hung_int
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: The tick count is cleared when its value >=(17'd8000>>reg_txfifo_timeout_shift)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for txfifo receive data  timeout
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT
      bit_offset: 12
      bit_width: 8
      description: This register stores the timeout value.when DMA takes more time
        than this register value to read a data from RAM  it will produce  uhci_rx_hung_int
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_SHIFT
      bit_offset: 20
      bit_width: 3
      description: The tick count is cleared when its value >=(17'd8000>>reg_rxfifo_timeout_shift)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_ENA
      bit_offset: 23
      bit_width: 1
      description: This is the enable bit for DMA  send data timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACK_NUM
    addr: 0x6c
    size_bits: 32
    fields: []
  - !Register
    name: RX_HEAD
    addr: 0x70
    size_bits: 32
    fields:
    - !Field
      name: RX_HEAD
      bit_offset: 0
      bit_width: 32
      description: This register stores the packet header received by DMA
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUICK_SENT
    addr: 0x74
    size_bits: 32
    fields:
    - !Field
      name: SINGLE_SEND_NUM
      bit_offset: 0
      bit_width: 3
      description: The bits are used to choose which short packet
      read_allowed: true
      write_allowed: true
    - !Field
      name: SINGLE_SEND_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable  send a short packet
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_NUM
      bit_offset: 4
      bit_width: 3
      description: The bits are used to choose which short packet
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable continuously send the same short packet
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q0_WORD0
    addr: 0x78
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q0_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q0_WORD1
    addr: 0x7c
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q0_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q1_WORD0
    addr: 0x80
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q1_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q1_WORD1
    addr: 0x84
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q1_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q2_WORD0
    addr: 0x88
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q2_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q2_WORD1
    addr: 0x8c
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q2_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q3_WORD0
    addr: 0x90
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q3_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q3_WORD1
    addr: 0x94
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q3_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q4_WORD0
    addr: 0x98
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q4_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q4_WORD1
    addr: 0x9c
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q4_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q5_WORD0
    addr: 0xa0
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q5_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q5_WORD1
    addr: 0xa4
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q5_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q6_WORD0
    addr: 0xa8
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q6_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's first dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q6_WORD1
    addr: 0xac
    size_bits: 32
    fields:
    - !Field
      name: SEND_Q6_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register stores the content of short packet's second dword
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF0
    addr: 0xb0
    size_bits: 32
    reset_value: 0xdcdbc0
    fields:
    - !Field
      name: SEPER_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register stores the seperator char  seperator char is used
        to seperate the data frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register stores thee first char used to replace seperator
        char in data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register stores the second char used to replace seperator
        char in data . 0xdc 0xdb replace 0xc0 by default.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF1
    addr: 0xb4
    size_bits: 32
    reset_value: 0xdddbdb
    fields:
    - !Field
      name: ESC_SEQ0
      bit_offset: 0
      bit_width: 8
      description: This register stores the first substitute char used to replace
        the seperator char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register stores the first char used to replace reg_esc_seq0
        in data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register stores the second char used to replace the reg_esc_seq0
        in data
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF2
    addr: 0xb8
    size_bits: 32
    reset_value: 0xdedb11
    fields:
    - !Field
      name: ESC_SEQ1
      bit_offset: 0
      bit_width: 8
      description: This register stores the flow control char to turn on the flow_control
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register stores the first char used to replace the reg_esc_seq1
        in data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register stores the second char used to replace the reg_esc_seq1
        in data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF3
    addr: 0xbc
    size_bits: 32
    reset_value: 0xdfdb13
    fields:
    - !Field
      name: ESC_SEQ2
      bit_offset: 0
      bit_width: 8
      description: This register stores the flow_control char to turn off the flow_control
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register stores the first char used to replace the reg_esc_seq2
        in data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register stores  the second char used to replace the reg_esc_seq2
        in data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_THRES
    addr: 0xc0
    size_bits: 32
    reset_value: 0x80
    fields:
    - !Field
      name: PKT_THRS
      bit_offset: 0
      bit_width: 13
      description: when the amount of packet payload is greater than this value the
        process of receiving data is done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    reset_value: 0x16041001
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: version information
      read_allowed: true
      write_allowed: true
- !Module
  name: WDEV
  description: Peripheral WDEV
  base_addr: 0x60035144
  size: 0x4
  registers:
  - !Register
    name: RND
    addr: 0x0
    size_bits: 32
    description: Hardware random number generator register
    fields: []
