Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 31 13:30:57 2020
| Host         : DESKTOP-OVE3R84 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_Mandelbrot_methodology_drc_routed.rpt -pb top_Mandelbrot_methodology_drc_routed.pb -rpx top_Mandelbrot_methodology_drc_routed.rpx
| Design       : top_Mandelbrot
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1057
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 6          |
| SYNTH-11  | Warning  | DSP output not registered                  | 162        |
| SYNTH-13  | Warning  | combinational multiplier                   | 4          |
| TIMING-16 | Warning  | Large setup violation                      | 766        |
| TIMING-17 | Warning  | Non-clocked sequential cell                | 86         |
| TIMING-18 | Warning  | Missing input or output delay              | 33         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[10].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[10].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[10].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[10].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#7 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#8 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#9 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[11].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#10 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[11].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#11 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[11].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#12 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[11].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#13 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#14 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#15 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[12].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#16 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[12].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#17 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[12].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#18 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[12].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#19 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#20 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#21 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[13].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#22 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[13].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#23 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[13].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#24 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[13].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#25 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#26 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#27 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[14].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#28 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[14].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#29 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[14].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#30 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[14].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#31 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#32 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#33 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[15].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#34 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[15].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#35 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[15].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#36 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[15].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#37 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#38 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#39 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[16].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#40 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[16].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#41 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[16].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#42 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[16].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#43 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#44 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#45 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[17].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#46 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[17].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#47 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[17].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#48 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[17].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#49 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#50 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#51 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[18].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#52 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[18].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#53 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[18].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#54 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[18].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#55 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#56 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#57 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[19].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#58 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[19].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#59 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[19].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#60 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[19].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#61 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#62 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#63 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[1].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#64 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[1].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#65 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[1].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#66 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[1].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#67 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#68 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#69 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[20].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#70 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[20].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#71 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[20].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#72 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[20].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#73 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#74 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#75 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[21].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#76 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[21].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#77 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[21].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#78 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[21].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#79 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#80 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#81 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[22].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#82 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[22].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#83 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[22].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#84 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[22].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#85 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#86 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#87 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[23].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#88 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[23].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#89 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[23].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#90 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[23].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#91 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#92 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#93 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[24].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#94 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[24].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#95 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[24].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#96 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[24].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#97 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#98 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#99 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[25].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#100 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[25].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#101 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[25].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#102 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[25].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#103 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#104 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#105 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[26].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#106 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[26].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#107 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[26].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#108 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[26].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#109 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[27].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#110 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[27].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#111 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[27].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#112 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[27].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#113 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#114 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#115 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[2].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#116 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[2].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#117 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[2].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#118 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[2].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#119 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#120 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#121 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[3].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#122 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[3].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#123 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[3].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#124 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[3].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#125 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#126 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#127 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[4].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#128 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[4].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#129 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[4].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#130 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[4].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#131 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#132 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#133 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[5].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#134 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[5].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#135 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[5].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#136 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[5].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#137 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#138 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#139 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[6].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#140 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[6].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#141 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[6].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#142 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[6].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#143 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#144 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#145 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[7].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#146 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[7].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#147 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[7].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#148 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[7].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#149 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[8].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#150 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[8].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#151 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[8].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#152 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[8].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#153 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[8].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#154 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[8].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#155 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[9].ITX/deux_zreal_zimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#156 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[9].ITX/deux_zreal_zimag2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#157 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[9].ITX/i22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#158 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[9].ITX/i22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#159 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[9].ITX/r22 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#160 Warning
DSP output not registered  
DSP instance inst_Convergence/Gen_IT[9].ITX/r22__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#161 Warning
DSP output not registered  
DSP instance inst_Convergence/g_point/r1_startimag2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#162 Warning
DSP output not registered  
DSP instance inst_Convergence/g_point/r1_startreal2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance inst_Convergence/g_point/r1_startimag0.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance inst_Convergence/g_point/r1_startreal0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance p_1_in0.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance p_1_out.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zimag_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between inst_Convergence/Gen_IT[24].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zimag_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zimag_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between inst_Convergence/Gen_IT[13].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.305 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.308 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.310 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.324 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.346 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zimag_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startimag_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.414 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.432 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.434 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.448 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.464 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.485 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.487 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.496 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.519 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.538 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.538 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.539 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.541 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.556 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.579 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.585 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.609 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.629 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.630 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.634 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between inst_ViewController/s_zoom_reg[23]/C (clocked by sys_clk_pin) and inst_Convergence/g_point/r1_startreal_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.650 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.650 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.659 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.662 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.663 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.691 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between inst_Convergence/Gen_IT[9].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.712 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.715 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.721 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.727 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.731 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.731 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.731 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.735 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.747 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.756 ns between inst_Convergence/Gen_IT[10].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.764 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.770 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.774 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.783 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.783 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.792 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.809 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.811 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.826 ns between inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_zimag_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.834 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.838 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.838 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.842 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between inst_Convergence/Gen_IT[7].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.861 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.873 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.880 ns between inst_Convergence/Gen_IT[17].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.880 ns between inst_Convergence/Gen_IT[22].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.887 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.889 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.894 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.905 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.910 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.912 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.928 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.929 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.935 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.949 ns between inst_Convergence/Gen_IT[6].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.956 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.986 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -2.007 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -2.014 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -2.021 ns between inst_Convergence/Gen_IT[16].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -2.024 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -2.025 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -2.026 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -2.041 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -2.054 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -2.116 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -2.121 ns between inst_Convergence/Gen_IT[12].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -2.128 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -2.132 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -2.136 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -2.138 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -2.152 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -2.168 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -2.249 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -2.267 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -2.268 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -2.283 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -2.342 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -2.357 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -2.363 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -2.378 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -2.455 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -2.471 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -2.487 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -2.509 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -2.513 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -2.524 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -2.541 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -2.542 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -2.544 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -2.545 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -2.548 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -2.551 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -2.625 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -2.632 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -2.636 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -2.639 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -2.646 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -2.664 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -2.664 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -2.686 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -2.693 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -2.697 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -2.701 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -2.702 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -2.732 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -2.734 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -2.736 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -2.743 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -2.751 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -2.753 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -2.756 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -2.758 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -2.766 ns between inst_Convergence/Gen_IT[5].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -2.773 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -2.773 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -2.779 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -2.783 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -2.784 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -2.784 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -2.788 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -2.788 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -2.789 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -2.790 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -2.790 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -2.793 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -2.794 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -2.794 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -2.799 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -2.799 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -2.813 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -2.818 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -2.819 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -2.822 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -2.827 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -2.839 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -2.860 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -2.861 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -2.862 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -2.864 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -2.865 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -2.867 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -2.869 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -2.870 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -2.872 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -2.872 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -2.875 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -2.880 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -2.887 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -2.893 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -2.894 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -2.901 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -2.901 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -2.905 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -2.906 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -2.907 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -2.908 ns between inst_Convergence/Gen_IT[25].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[25].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -2.911 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -2.912 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -2.912 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -2.912 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -2.916 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -2.917 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -2.928 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -2.933 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -2.937 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -2.939 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -2.944 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -2.946 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -2.946 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -2.946 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -2.948 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -2.949 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -2.957 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -2.968 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -2.973 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -2.973 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -2.983 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -2.984 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -2.986 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -2.988 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -2.989 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -2.990 ns between inst_Convergence/Gen_IT[2].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[2].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -2.993 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -2.993 ns between inst_Convergence/Gen_IT[4].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -3.000 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -3.007 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -3.010 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -3.015 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -3.022 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -3.023 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -3.027 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -3.028 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -3.042 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -3.047 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -3.049 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -3.051 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -3.056 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -3.058 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -3.064 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -3.069 ns between inst_Convergence/Gen_IT[3].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[3].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -3.078 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -3.081 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -3.093 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -3.094 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -3.097 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -3.097 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -3.104 ns between inst_Convergence/Gen_IT[8].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -3.106 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -3.107 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -3.107 ns between inst_Convergence/Gen_IT[9].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -3.113 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -3.114 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -3.122 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -3.128 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -3.129 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -3.133 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -3.137 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -3.139 ns between inst_Convergence/Gen_IT[15].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -3.157 ns between inst_Convergence/Gen_IT[21].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -3.166 ns between inst_Convergence/Gen_IT[23].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -3.177 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -3.191 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -3.193 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -3.196 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -3.200 ns between inst_Convergence/Gen_IT[14].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -3.214 ns between inst_Convergence/Gen_IT[6].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -3.218 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -3.238 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -3.258 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -3.260 ns between inst_Convergence/Gen_IT[13].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -3.260 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -3.262 ns between inst_Convergence/Gen_IT[7].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -3.265 ns between inst_Convergence/Gen_IT[22].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -3.288 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -3.293 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -3.308 ns between inst_Convergence/Gen_IT[18].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -3.327 ns between inst_Convergence/Gen_IT[17].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -3.336 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -3.341 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -3.368 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -3.368 ns between inst_Convergence/Gen_IT[24].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -3.369 ns between inst_Convergence/Gen_IT[11].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[11].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -3.369 ns between inst_Convergence/Gen_IT[16].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -3.369 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -3.370 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -3.370 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -3.370 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -3.375 ns between inst_Convergence/Gen_IT[27].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between inst_Convergence/Gen_IT[19].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -3.403 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -3.407 ns between inst_Convergence/Gen_IT[10].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -3.408 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -3.425 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -3.432 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -3.436 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -3.456 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -3.462 ns between inst_Convergence/Gen_IT[1].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between inst_Convergence/Gen_IT[26].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -3.527 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -3.551 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -3.800 ns between inst_Convergence/Gen_IT[20].ITX/i22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between inst_Convergence/Gen_IT[12].ITX/r22/CLK (clocked by sys_clk_pin) and inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/DOUT_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/FSM_onehot_STATE_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/FSM_onehot_STATE_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/FSM_onehot_STATE_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/FSM_onehot_STATE_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/FSM_onehot_STATE_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/SS_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/byteCnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/byteCnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/byteCnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/getByte_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Ctrl/tmpSR_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/BUSY_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/CE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/FSM_sequential_STATE_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/FSM_sequential_STATE_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/bitCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/bitCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/bitCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/bitCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin joystick/SPI_Int/rSR_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on bouton_bas relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on bouton_haut relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on n_reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on SCLK relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on VGA_blue[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VGA_blue[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on VGA_blue[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on VGA_blue[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on VGA_green[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on VGA_green[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on VGA_green[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on VGA_green[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VGA_hs relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VGA_red[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on VGA_red[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on VGA_red[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on VGA_red[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on VGA_vs relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on sept_segment[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on sept_segment[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on sept_segment[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on sept_segment[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on sept_segment[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on sept_segment[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on sept_segment[6] relative to clock(s) sys_clk_pin
Related violations: <none>


