Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Aug 21 20:04:53 2025


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_CLKBUFM                   1 use
GTP_CLKBUFR                   2 uses
GTP_CLKPD                     1 use
GTP_DDC_E2                    7 uses
GTP_DFF                      13 uses
GTP_DFF_C                  2763 uses
GTP_DFF_CE                 2816 uses
GTP_DFF_E                    22 uses
GTP_DFF_P                   259 uses
GTP_DFF_PE                   76 uses
GTP_DFF_R                    58 uses
GTP_DFF_RE                   47 uses
GTP_DFF_S                     2 uses
GTP_DFF_SE                    1 use
GTP_DLATCH                    5 uses
GTP_DLL_E2                    4 uses
GTP_DRM18K_E1                 4 uses
GTP_DRM36K_E1                 4 uses
GTP_GPLL                      5 uses
GTP_GRS                       1 use
GTP_HSSTLP_LANE               1 use
GTP_HSSTLP_PLL                1 use
GTP_INV                      29 uses
GTP_IOCLKDIV_E3               2 uses
GTP_IODELAY_E2               57 uses
GTP_ISERDES_E2               32 uses
GTP_LUT1                     22 uses
GTP_LUT2                     95 uses
GTP_LUT3                    163 uses
GTP_LUT4                    323 uses
GTP_LUT5                    704 uses
GTP_LUT6                   1851 uses
GTP_LUT6CARRY              1233 uses
GTP_LUT6D                  1433 uses
GTP_MUX2LUT7                 31 uses
GTP_MUX2LUT8                  2 uses
GTP_OSERDES_E2               79 uses
GTP_PPLL                      2 uses
GTP_RAM32X1DP                 1 use
GTP_RAM32X2DP                39 uses
GTP_ROM64X1                   3 uses

I/O ports: 124
GTP_INBUF                  13 uses
GTP_IOBUF                  33 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 45 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 5867 of 66600 (8.81%)
	LUTs as dram: 40 of 19900 (0.20%)
	LUTs as logic: 5827
Total Registers: 6057 of 133200 (4.55%)
Total Latches: 5

DRM36K/FIFO:
Total DRM = 6.0 of 155 (3.87%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 129 of 300 (43.00%)


Overview of Control Sets:

Number of unique control sets : 371

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 6        | 3                 3
  [2, 4)      | 136      | 3                 133
  [4, 6)      | 32       | 4                 28
  [6, 8)      | 20       | 2                 18
  [8, 10)     | 58       | 2                 56
  [10, 12)    | 21       | 1                 20
  [12, 14)    | 17       | 0                 17
  [14, 16)    | 21       | 1                 20
  [16, Inf)   | 60       | 3                 57
--------------------------------------------------------------
  The maximum fanout: 1471
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 13
  NO              NO                YES                3022
  NO              YES               NO                 60
  YES             NO                NO                 22
  YES             NO                YES                2892
  YES             YES               NO                 48
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              5
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO      | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_top                                                         | 5867     | 6062     | 40                  | 0       | 6       | 0       | 0          | 1       | 1              | 2                    | 11          | 0                  | 5        | 0        | 0.5        | 129     | 0         | 0          | 1233          | 0            | 31           | 2            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
| + data_rd_ctrl_inst                                              | 84       | 75       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 66            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + ddr_rw_inst                                                    | 4308     | 4380     | 40                  | 0       | 4       | 0       | 0          | 0       | 1              | 2                    | 11          | 0                  | 2        | 0        | 0          | 70      | 0         | 0          | 576           | 0            | 29           | 1            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
|   + axi_ctrl_inst                                                | 222      | 254      | 0                   | 0       | 4       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 143           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + rd_fifo_inst                                               | 76       | 103      | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_fifo_rd_fifo                                     | 76       | 103      | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_fifo_ctrl                                      | 76       | 103      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + wr_fifo_inst                                               | 79       | 99       | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_fifo_wr_fifo                                     | 79       | 99       | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_fifo_ctrl                                      | 79       | 99       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 48            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + axi_ddr_inst                                                 | 4071     | 4064     | 40                  | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 11          | 0                  | 2        | 0        | 0          | 70      | 0         | 0          | 433           | 0            | 29           | 1            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
|     + u_ddrc_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ddrphy_top                                               | 3146     | 2767     | 0                   | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 11          | 0                  | 2        | 0        | 0          | 70      | 0         | 0          | 382           | 0            | 8            | 0            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
|       + ddrphy_calib_top                                         | 379      | 377      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 64            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_calib_mux                                       | 34       | 23       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_eyecal                                          | 36       | 33       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_init                                            | 115      | 100      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_main_ctrl                                       | 11       | 12       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_rdcal                                           | 98       | 70       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_wrcal                                           | 51       | 100      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 17            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_wrlvl                                           | 33       | 38       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_cpd_ctrl                                          | 41       | 51       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 9             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_dfi                                               | 221      | 194      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_dll_update_ctrl                                   | 26       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_gpll                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_info                                              | 58       | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_reset_ctrl                                        | 68       | 82       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_pll_lock_debounce                               | 35       | 22       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_slice_top                                         | 2320     | 1915     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 2                    | 11          | 0                  | 0        | 0        | 0          | 70      | 0         | 0          | 264           | 0            | 8            | 0            | 0         | 0            | 2        | 2        | 0          | 0             | 0        
|         + ddrphy_control_path_adj                                | 49       | 20       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_slice_rddata_align                              | 4        | 68       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + i_dqs_bank[0].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 1        | 0        | 0          | 0             | 0        
|         + i_dqs_bank[1].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 1        | 0        | 0          | 0             | 0        
|         + i_dqs_group[0].ddrphy_data_slice                       | 623      | 482      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 2           | 0                  | 0        | 0        | 0          | 11      | 0         | 0          | 66            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 132      | 63       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 91       | 34       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_gatecal                                     | 41       | 29       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrcal                              | 72       | 82       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrlvl                              | 51       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_rddata_align                              | 105      | 111      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 175      | 124      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_wdata_path_adj                                | 86       | 50       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + i_dqs_group[1].ddrphy_data_slice                       | 550      | 449      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 2           | 0                  | 0        | 0        | 0          | 11      | 0         | 0          | 66            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 65       | 55       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 24       | 26       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_gatecal                                     | 41       | 29       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrcal                              | 72       | 81       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrlvl                              | 51       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_rddata_align                              | 104      | 108      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 172      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_wdata_path_adj                                | 84       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + i_dqs_group[2].ddrphy_data_slice                       | 538      | 446      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 2           | 0                  | 0        | 0        | 0          | 11      | 0         | 0          | 66            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 65       | 55       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 24       | 26       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_gatecal                                     | 41       | 29       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrcal                              | 70       | 78       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrlvl                              | 46       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_rddata_align                              | 99       | 108      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 172      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_wdata_path_adj                                | 84       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + i_dqs_group[3].ddrphy_data_slice                       | 543      | 449      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 2           | 0                  | 0        | 0        | 0          | 11      | 0         | 0          | 66            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 67       | 55       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 25       | 26       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ddrphy_gatecal                                     | 42       | 29       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrcal                              | 73       | 81       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrlvl                              | 47       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_rddata_align                              | 99       | 108      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 171      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_wdata_path_adj                                | 84       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_training_ctrl                                     | 4        | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + rst_clk_gpll                                             | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ddrphy_cpd_rstn_sync                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ddrphy_rst_seq_rstn_sync                               | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_dll_freeze_sync                                        | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_dll_update_n_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ips2l_ddrphy_cpd_lock                                  | 4        | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ips2l_ddrphy_rst_clk_phase_adj                         | 24       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 9             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips_ddrc_top                                             | 925      | 1295     | 40                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 51            | 0            | 21           | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_apb_cross_v1_2                                      | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_calib_delay                                         | 0        | 44       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_dcd_top                                             | 116      | 132      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 12            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcd_bm                                            | 82       | 67       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 12            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_dcd_rowaddr                                     | 12       | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcd_sm                                            | 34       | 65       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_dcp_top                                             | 553      | 585      | 38                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 28            | 0            | 5            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcp_back_ctrl                                     | 362      | 391      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 5            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[0].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[1].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[2].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[3].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[4].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[5].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[6].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRC_LOOP[7].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_timing_rd_pass                                  | 8        | 7        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + tfaw_timing                                          | 18       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + timing_act_pass                                      | 18       | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + timing_prea_pass                                     | 10       | 12       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + timing_ref_pass                                      | 18       | 7        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + timing_wr_pass                                       | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcp_buf                                           | 161      | 144      | 38                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 28            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + A_ips2l_distributed_fifo                             | 51       | 15       | 19                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 51       | 15       | 19                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_sdpram_distributed_fifo_v1_0   | 19       | 0        | 19                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + B_ips2l_distributed_fifo                             | 51       | 15       | 19                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 51       | 15       | 19                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_sdpram_distributed_fifo_v1_0   | 19       | 0        | 19                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcp_out                                           | 30       | 50       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_dfi                                                 | 47       | 85       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_rdatapath                                           | 28       | 18       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_prefetch_fifo                                     | 28       | 18       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ips2l_distributed_fifo                               | 25       | 16       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 25       | 16       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0        | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 24       | 16       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_ui_axi                                              | 98       | 276      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 8             | 0            | 15           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_reg_fifo2                                         | 36       | 49       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_user_cmd_fifo                                        | 13       | 82       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_wdatapath                                           | 83       | 154      | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ips_distributed_fifo                                   | 16       | 14       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0       | 16       | 14       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ips2l_distributed_sdpram_distributed_fifo_v1_0     | 1        | 0        | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_ips2l_distributed_fifo_ctr                       | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mc3q_wdp_dcp                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_wdp_align                                         | 66       | 135      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + axi_master_read_inst                                         | 5        | 28       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + axi_master_write_inst                                        | 10       | 34       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + debugtest_top_inst                                             | 1108     | 1268     | 0                   | 0       | 1.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0       | 0         | 0          | 528           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + decoder_inst                                                 | 118      | 131      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[0].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[1].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[2].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[3].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[4].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[5].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[6].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[7].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[8].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[9].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[10].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[11].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[12].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[13].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[14].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[15].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[16].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[17].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[18].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[19].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[20].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[21].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[22].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[23].trigger_1bit_inst                     | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[24].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[25].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[26].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[27].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[28].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[29].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[30].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[0].genblk1[31].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[0].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[1].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[2].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[3].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[4].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[5].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[6].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[7].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[8].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[9].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[10].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[11].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[12].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[13].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[14].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[15].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[16].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[17].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[18].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[19].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[20].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[21].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[22].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[23].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[24].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[25].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[26].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[27].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[28].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[29].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[30].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[1].genblk1[31].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[0].trigger_1bit_inst                      | 1        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[1].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[2].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[3].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[4].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[5].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[6].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[7].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[8].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[9].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[10].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[11].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[12].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[13].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[14].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[15].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[16].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[17].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[18].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[19].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[20].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[21].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[22].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[23].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[24].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[25].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[26].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[27].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[28].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[29].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[30].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + genblk3[2].genblk1[31].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + generate_module[0].mydebugger_inst                           | 170      | 115      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 143           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + generate_module[1].mydebugger_inst                           | 170      | 115      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 143           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + generate_module[2].mydebugger_inst                           | 170      | 115      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 143           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + hsst_for_labfpga_dut_top_inst                                | 324      | 317      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0       | 0         | 0          | 99            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_INST                                                     | 224      | 173      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0       | 0         | 0          | 99            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_GTP_HSSTLP_WRAPPER                                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_IPM2L_HSSTLP_RST                                       | 224      | 173      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 99            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + AUTO_MODE.hsstlp_rst_pll                               | 83       | 63       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll0_lock_deb                                        | 22       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll0_lock_sync                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll0_lock_wtchdg                                     | 21       | 21       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll0_rstn_sync                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll_rst_fsm_0                                        | 40       | 23       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + AUTO_MODE.hsstlp_rst_rx                                | 119      | 92       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 55            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + RXLANE2_ENABLE.rxlane_fsm2                           | 79       | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 33            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + SYNC_RXLANE[2].cdr_align_deb                         | 22       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + SYNC_RXLANE[2].cdr_align_sync                        | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + SYNC_RXLANE[2].sigdet_deb                            | 18       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + SYNC_RXLANE[2].sigdet_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + AUTO_MODE.hsstlp_rst_tx                                | 22       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + TXLANE2_ENABLE.txlane_rst_fsm2                       | 22       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + Word_Alignment_32bit_inst                                  | 89       | 122      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + mux_inst                                                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + ms7210_ctrl_iic_top_inst                                       | 137      | 127      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 21            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + U2_ms7210_ctl                                                | 71       | 63       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 21            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + iic_dri                                                      | 57       | 61       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + pll_inst                                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + sd_ctrl_inst                                                   | 158      | 177      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 11            | 0            | 2            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + sd_init_inst                                                 | 57       | 76       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + sd_read_inst                                                 | 99       | 101      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 11            | 0            | 2            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + the_instance_name                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_pll                                                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0       | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + vga_ctrl_inst                                                  | 49       | 21       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0       | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                                                                    
***************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                            Clock   Non-clock                                                                                                      
 Clock                                                                                                                       Period       Waveform            Type          Loads       Loads  Sources                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                                                                                            1000.0000    {0.0000 500.0000}   Declared        173           0  {sys_clk}                                                                                           
 PLL|u_pll/u_gpll/CLKOUT0                                                                                                    1000.0000    {0.0000 500.0000}   Declared        143           0  {u_pll/u_gpll/CLKOUT0}                                                                              
 PLL_2|pll_inst/u_gpll/CLKOUT1                                                                                               1000.0000    {0.0000 500.0000}   Declared         99           1  {pll_inst/u_gpll/CLKOUT1}                                                                           
 PLL_2|pll_inst/u_gpll/CLKOUT2                                                                                               1000.0000    {0.0000 500.0000}   Declared          0           0  {pll_inst/u_gpll/CLKOUT2}                                                                           
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} 
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}  
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         84           4  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} 
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         88           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}  
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0                                    1000.0000    {0.0000 500.0000}   Declared        164           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0}                                 
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0                                   1000.0000    {0.0000 500.0000}   Declared       4168           1  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0}                                  
 PLL_2|pll_inst/u_gpll/CLKOUT0                                                                                               1000.0000    {0.0000 500.0000}   Declared        486           1  {pll_inst/u_gpll/CLKOUT0}                                                                           
===================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
 Inferred_clock_group_2        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT1             
 Inferred_clock_group_3        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT2             
 Inferred_clock_group_4        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_5        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_6        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_7        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_8        asynchronous               ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_9        asynchronous               ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_10       asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT0             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk            1.0000 MHz    239.4636 MHz      1000.0000         4.1760        995.824
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    269.7599 MHz      1000.0000         3.7070        996.293
 PLL_2|pll_inst/u_gpll/CLKOUT1
                             1.0000 MHz    456.4126 MHz      1000.0000         2.1910        997.809
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    335.5705 MHz      1000.0000         2.9800        997.020
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                             1.0000 MHz     94.4644 MHz      1000.0000        10.5860        989.414
 PLL_2|pll_inst/u_gpll/CLKOUT0
                             1.0000 MHz    234.6316 MHz      1000.0000         4.2620        995.738
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           995.824       0.000              0            262
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   996.293       0.000              0            315
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   997.809       0.000              0            144
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.020       0.000              0            225
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   989.414       0.000              0           5895
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   995.738       0.000              0            672
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.619       0.000              0            262
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.619       0.000              0            315
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.619       0.000              0            144
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.507       0.000              0            225
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                    -3.882  -18807.893           5895           5895
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.619       0.000              0            672
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           998.214       0.000              0            171
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.845       0.000              0              1
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.816       0.000              0            161
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   993.941       0.000              0           3858
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   998.106       0.000              0             75
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.831       0.000              0            171
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     1.293       0.000              0              1
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.864       0.000              0            161
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                    -3.502  -10446.081           3858           3858
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     1.539       0.000              0             75
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0            173
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            143
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             99
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             88
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            163
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.040       0.000              0           4167
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.040       0.000              0            486
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.519       4.102         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/I0 (GTP_LUT6)
                                   td                    0.144       4.246 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.683         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/I1 (GTP_LUT6)
                                   td                    0.074       4.757 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/Z (GTP_LUT6)
                                   net (fanout=7)        0.531       5.288         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/I2 (GTP_LUT6)
                                   td                    0.074       5.362 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.799         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/I2 (GTP_LUT3)
                                   td                    0.179       5.978 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/Z (GTP_LUT3)
                                   net (fanout=19)       0.605       6.583         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/I5 (GTP_LUT6)
                                   td                    0.074       6.657 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       7.146         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_14_and[0][1]/I1 (GTP_LUT2)
                                   td                    0.224       7.370 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_14_and[0][1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.370         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81 [0]
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.370         Logic Levels: 6  
                                                                                   Logic: 0.972ns(24.361%), Route: 3.018ns(75.639%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420    1003.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   7.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.824                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.519       4.102         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/I0 (GTP_LUT6)
                                   td                    0.144       4.246 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.683         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/I1 (GTP_LUT6)
                                   td                    0.074       4.757 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/Z (GTP_LUT6)
                                   net (fanout=7)        0.531       5.288         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/I2 (GTP_LUT6)
                                   td                    0.074       5.362 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.799         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/I2 (GTP_LUT3)
                                   td                    0.179       5.978 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/Z (GTP_LUT3)
                                   net (fanout=19)       0.605       6.583         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/I5 (GTP_LUT6)
                                   td                    0.074       6.657 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       7.146         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_14_or[5]/I3 (GTP_LUT5)
                                   td                    0.096       7.242 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_14_or[5]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.242         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81 [5]
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/D (GTP_DFF_C)

 Data arrival time                                                   7.242         Logic Levels: 6  
                                                                                   Logic: 0.844ns(21.854%), Route: 3.018ns(78.146%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420    1003.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   7.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.952                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.519       4.102         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/I0 (GTP_LUT6)
                                   td                    0.144       4.246 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.683         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/I1 (GTP_LUT6)
                                   td                    0.074       4.757 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/Z (GTP_LUT6)
                                   net (fanout=7)        0.531       5.288         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/I2 (GTP_LUT6)
                                   td                    0.074       5.362 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.799         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/I2 (GTP_LUT3)
                                   td                    0.179       5.978 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/Z (GTP_LUT3)
                                   net (fanout=19)       0.605       6.583         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/I5 (GTP_LUT6)
                                   td                    0.074       6.657 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       7.146         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_14_or[6]/I3 (GTP_LUT5)
                                   td                    0.096       7.242 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_14_or[6]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.242         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81 [6]
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.242         Logic Levels: 6  
                                                                                   Logic: 0.844ns(21.854%), Route: 3.018ns(78.146%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420    1003.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   7.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.952                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.950         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff
                                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.950         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff
                                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.950         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff
                                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[0]/D (GTP_DFF_RE)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.203       2.623 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=19)       0.605       3.228         nt_led[4]        
                                                                                   ms7210_ctrl_iic_top_inst/N21[11]/I0 (GTP_LUT6D)
                                   td                    0.212       3.440 r       ms7210_ctrl_iic_top_inst/N21[11]/Z5 (GTP_LUT6D)
                                   net (fanout=14)       0.582       4.022         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/I5 (GTP_LUT6)
                                   td                    0.074       4.096 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.481         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53142
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/I0 (GTP_LUT6)
                                   td                    0.074       4.555 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.044         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/I4 (GTP_LUT5)
                                   td                    0.096       5.140 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       5.629         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_inv[1]/I0 (GTP_LUT6D)
                                   td                    0.212       5.841 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_inv[1]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.841         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590 [0]
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[0]/D (GTP_DFF_RE)

 Data arrival time                                                   5.841         Logic Levels: 5  
                                                                                   Logic: 0.871ns(25.460%), Route: 2.550ns(74.540%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.293                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[10]/D (GTP_DFF_RE)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.203       2.623 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=19)       0.605       3.228         nt_led[4]        
                                                                                   ms7210_ctrl_iic_top_inst/N21[11]/I0 (GTP_LUT6D)
                                   td                    0.212       3.440 r       ms7210_ctrl_iic_top_inst/N21[11]/Z5 (GTP_LUT6D)
                                   net (fanout=14)       0.582       4.022         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/I5 (GTP_LUT6)
                                   td                    0.074       4.096 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.481         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53142
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/I0 (GTP_LUT6)
                                   td                    0.074       4.555 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.044         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/I4 (GTP_LUT5)
                                   td                    0.096       5.140 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       5.629         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[8]/I1 (GTP_LUT6D)
                                   td                    0.212       5.841 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[8]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.841         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590 [10]
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.841         Logic Levels: 5  
                                                                                   Logic: 0.871ns(25.460%), Route: 2.550ns(74.540%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.293                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/D (GTP_DFF_RE)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.203       2.623 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=19)       0.605       3.228         nt_led[4]        
                                                                                   ms7210_ctrl_iic_top_inst/N21[11]/I0 (GTP_LUT6D)
                                   td                    0.212       3.440 r       ms7210_ctrl_iic_top_inst/N21[11]/Z5 (GTP_LUT6D)
                                   net (fanout=14)       0.582       4.022         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/I5 (GTP_LUT6)
                                   td                    0.074       4.096 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.481         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53142
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/I0 (GTP_LUT6)
                                   td                    0.074       4.555 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.044         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/I4 (GTP_LUT5)
                                   td                    0.096       5.140 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       5.629         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[13]/I0 (GTP_LUT6D)
                                   td                    0.212       5.841 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[13]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.841         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N599 [3]
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/D (GTP_DFF_RE)

 Data arrival time                                                   5.841         Logic Levels: 5  
                                                                                   Logic: 0.871ns(25.460%), Route: 2.550ns(74.540%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.293                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/D (GTP_DFF_E)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.185       2.605 f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       2.990         ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [7]
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.185       2.605 f       ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.385       2.990         ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/CLK (GTP_DFF_R)

                                   tco                   0.185       2.605 f       ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.385       2.990         ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/D (GTP_DFF_R)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/CLK (GTP_DFF_C)
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_en/D (GTP_DFF_C)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.623 r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.541       3.164         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1]
                                                                                   sd_ctrl_inst/sd_init_inst/N289_11/I2 (GTP_LUT6D)
                                   td                    0.147       3.311 r       sd_ctrl_inst/sd_init_inst/N289_11/Z (GTP_LUT6D)
                                   net (fanout=1)        0.385       3.696         sd_ctrl_inst/sd_init_inst/_N53509
                                                                                   sd_ctrl_inst/sd_init_inst/N289_13/I0 (GTP_LUT5)
                                   td                    0.096       3.792 r       sd_ctrl_inst/sd_init_inst/N289_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.437       4.229         sd_ctrl_inst/sd_init_inst/N289
                                                                                   sd_ctrl_inst/sd_init_inst/ack_en_ce_mux/I2 (GTP_LUT5)
                                   td                    0.096       4.325 r       sd_ctrl_inst/sd_init_inst/ack_en_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.325         sd_ctrl_inst/sd_init_inst/_N52901
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_en/D (GTP_DFF_C)

 Data arrival time                                                   4.325         Logic Levels: 3  
                                                                                   Logic: 0.542ns(28.451%), Route: 1.363ns(71.549%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420    1002.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   4.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.809                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/CLK (GTP_DFF_C)
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/D (GTP_DFF_C)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.623 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.531       3.154         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [4]
                                                                                   sd_ctrl_inst/sd_read_inst/state_fsm[2:0]_58/I0 (GTP_LUT4)
                                   td                    0.180       3.334 r       sd_ctrl_inst/sd_read_inst/state_fsm[2:0]_58/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       3.719         sd_ctrl_inst/sd_read_inst/_N48149
                                                                                   sd_ctrl_inst/sd_read_inst/N409/I0 (GTP_LUT6)
                                   td                    0.074       3.793 r       sd_ctrl_inst/sd_read_inst/N409/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.178         sd_ctrl_inst/sd_read_inst/N409
                                                                                   sd_ctrl_inst/sd_read_inst/ack_en_ce_mux/I0 (GTP_LUT6)
                                   td                    0.074       4.252 r       sd_ctrl_inst/sd_read_inst/ack_en_ce_mux/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       4.252         sd_ctrl_inst/sd_read_inst/_N52902
                                                                           r       sd_ctrl_inst/sd_read_inst/ack_en/D (GTP_DFF_C)

 Data arrival time                                                   4.252         Logic Levels: 3  
                                                                                   Logic: 0.531ns(28.985%), Route: 1.301ns(71.015%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420    1002.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_read_inst/ack_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.882                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/CLK (GTP_DFF_C)
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[0]/CE (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_en/CLK (GTP_DFF_C)

                                   tco                   0.203       2.623 r       sd_ctrl_inst/sd_init_inst/ack_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.549       3.172         sd_ctrl_inst/sd_init_inst/ack_en
                                                                                   sd_ctrl_inst/sd_init_inst/N435_5/I0 (GTP_LUT6)
                                   td                    0.147       3.319 r       sd_ctrl_inst/sd_init_inst/N435_5/Z (GTP_LUT6)
                                   net (fanout=40)       0.557       3.876         sd_ctrl_inst/sd_init_inst/N435
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.876         Logic Levels: 1  
                                                                                   Logic: 0.350ns(24.038%), Route: 1.106ns(75.962%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420    1002.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.226    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.168                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[0]/CLK (GTP_DFF_CE)
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[1]/D (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.185       2.605 f       sd_ctrl_inst/sd_init_inst/ack_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       2.990         sd_ctrl_inst/sd_init_inst/ack_data [0]
                                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[1]/CLK (GTP_DFF_CE)
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[2]/D (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.185       2.605 f       sd_ctrl_inst/sd_init_inst/ack_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       2.990         sd_ctrl_inst/sd_init_inst/ack_data [1]
                                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[2]/CLK (GTP_DFF_CE)
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[3]/D (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.185       2.605 f       sd_ctrl_inst/sd_init_inst/ack_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       2.990         sd_ctrl_inst/sd_init_inst/ack_data [2]
                                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[3]/D (GTP_DFF_CE)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=100)      2.420       2.420         nt_sd_clk        
                                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/D (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)

                                   tco                   0.203       2.791 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.541       3.332         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [7]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/I3 (GTP_LUT4)
                                   td                    0.181       3.513 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/Z (GTP_LUT4)
                                   net (fanout=5)        0.505       4.018         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N53354
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331/I5 (GTP_LUT6)
                                   td                    0.074       4.092 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.477         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/I0 (GTP_LUT6)
                                   td                    0.074       4.551 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/Z (GTP_LUT6)
                                   net (fanout=6)        0.519       5.070         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N12551
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_9/I4 (GTP_LUT6D)
                                   td                    0.212       5.282 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_9/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.282         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357 [1]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.282         Logic Levels: 4  
                                                                                   Logic: 0.744ns(27.617%), Route: 1.950ns(72.383%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    1001.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    1001.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100    1002.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.588                          
 clock uncertainty                                      -0.150    1002.438                          

 Setup time                                             -0.136    1002.302                          

 Data required time                                               1002.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.302                          
 Data arrival time                                                   5.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.020                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/D (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)

                                   tco                   0.203       2.791 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.541       3.332         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [7]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/I3 (GTP_LUT4)
                                   td                    0.181       3.513 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/Z (GTP_LUT4)
                                   net (fanout=5)        0.505       4.018         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N53354
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331/I5 (GTP_LUT6)
                                   td                    0.074       4.092 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.477         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/I0 (GTP_LUT6)
                                   td                    0.074       4.551 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/Z (GTP_LUT6)
                                   net (fanout=6)        0.519       5.070         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N12551
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_9_and[2][2]_1/I4 (GTP_LUT6D)
                                   td                    0.212       5.282 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_9_and[2][2]_1/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.282         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357 [3]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/D (GTP_DFF_CE)

 Data arrival time                                                   5.282         Logic Levels: 4  
                                                                                   Logic: 0.744ns(27.617%), Route: 1.950ns(72.383%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    1001.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    1001.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100    1002.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.588                          
 clock uncertainty                                      -0.150    1002.438                          

 Setup time                                             -0.136    1002.302                          

 Data required time                                               1002.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.302                          
 Data arrival time                                                   5.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.020                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)

                                   tco                   0.203       2.791 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.541       3.332         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [7]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/I3 (GTP_LUT4)
                                   td                    0.181       3.513 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/Z (GTP_LUT4)
                                   net (fanout=5)        0.505       4.018         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N53354
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331/I5 (GTP_LUT6)
                                   td                    0.074       4.092 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.477         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N331
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/I0 (GTP_LUT6)
                                   td                    0.074       4.551 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/Z (GTP_LUT6)
                                   net (fanout=6)        0.519       5.070         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N12551
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_9_and[0][2]_1/I4 (GTP_LUT6D)
                                   td                    0.212       5.282 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_9_and[0][2]_1/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.282         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357 [7]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                   5.282         Logic Levels: 4  
                                                                                   Logic: 0.744ns(27.617%), Route: 1.950ns(72.383%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    1001.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    1001.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100    1002.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.588                          
 clock uncertainty                                      -0.150    1002.438                          

 Setup time                                             -0.136    1002.302                          

 Data required time                                               1002.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.302                          
 Data arrival time                                                   5.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.020                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_EN (GTP_GPLL)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/CLK (GTP_DFF_C)

                                   tco                   0.185       2.773 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.158         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_dps_en
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_EN (GTP_GPLL)

 Data arrival time                                                   3.158         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_CLK (GTP_GPLL)
 clock pessimism                                         0.000       2.588                          
 clock uncertainty                                       0.000       2.588                          

 Hold time                                               0.063       2.651                          

 Data required time                                                  2.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.651                          
 Data arrival time                                                   3.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_DIR (GTP_GPLL)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/CLK (GTP_DFF_C)

                                   tco                   0.185       2.773 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       3.210         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_dps_dir
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_DIR (GTP_GPLL)

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_CLK (GTP_GPLL)
 clock pessimism                                         0.000       2.588                          
 clock uncertainty                                       0.000       2.588                          

 Hold time                                               0.063       2.651                          

 Data required time                                                  2.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.651                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.559                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/D (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.773 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.158         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d [0]
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.158         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.588                          
 clock uncertainty                                       0.000       2.588                          

 Hold time                                              -0.049       2.539                          

 Data required time                                                  2.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.539                          
 Data arrival time                                                   3.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.013
  Launch Clock Delay      :  4.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203       4.422 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=228)      1.075       5.497         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N16/I3 (GTP_LUT6D)
                                   td                    0.096       5.593 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N16/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437       6.030         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/I5 (GTP_LUT6)
                                   td                    0.074       6.104 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.489         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/I5 (GTP_LUT6)
                                   td                    0.074       6.563 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       7.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/I1 (GTP_LUT3)
                                   td                    0.179       7.179 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=19)       0.605       7.784         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/I2 (GTP_LUT5)
                                   td                    0.096       7.880 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       8.265         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14657
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/I5 (GTP_LUT6)
                                   td                    0.074       8.339 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.339         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14673
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.181       8.520 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=7)        0.531       9.051         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[0]/I1 (GTP_LUT2)
                                   td                    0.224       9.275 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[0]/Z (GTP_LUT2)
                                   net (fanout=5)        0.505       9.780         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[0]/I3 (GTP_LUT6)
                                   td                    0.074       9.854 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      10.239         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16214
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/I5 (GTP_LUT6)
                                   td                    0.074      10.313 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      10.313         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)

 Data arrival time                                                  10.313         Logic Levels: 10 
                                                                                   Logic: 1.349ns(22.137%), Route: 4.745ns(77.863%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    1002.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995     997.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     998.745         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     998.913 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100    1000.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.013                          
 clock uncertainty                                      -0.150     999.863                          

 Setup time                                             -0.136     999.727                          

 Data required time                                                999.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.727                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.414                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.013
  Launch Clock Delay      :  4.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203       4.422 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=228)      1.075       5.497         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N16/I3 (GTP_LUT6D)
                                   td                    0.096       5.593 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N16/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437       6.030         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/I5 (GTP_LUT6)
                                   td                    0.074       6.104 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.489         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/I5 (GTP_LUT6)
                                   td                    0.074       6.563 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       7.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/I1 (GTP_LUT3)
                                   td                    0.179       7.179 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=19)       0.605       7.784         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/I2 (GTP_LUT5)
                                   td                    0.096       7.880 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       8.265         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14657
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/I5 (GTP_LUT6)
                                   td                    0.074       8.339 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.339         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14673
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.181       8.520 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=7)        0.531       9.051         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[0]/I1 (GTP_LUT2)
                                   td                    0.224       9.275 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[0]/Z (GTP_LUT2)
                                   net (fanout=5)        0.505       9.780         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/I3 (GTP_LUT6)
                                   td                    0.074       9.854 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      10.239         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16215
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/I5 (GTP_LUT6)
                                   td                    0.074      10.313 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      10.313         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)

 Data arrival time                                                  10.313         Logic Levels: 10 
                                                                                   Logic: 1.349ns(22.137%), Route: 4.745ns(77.863%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    1002.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995     997.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     998.745         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     998.913 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100    1000.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.013                          
 clock uncertainty                                      -0.150     999.863                          

 Setup time                                             -0.136     999.727                          

 Data required time                                                999.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.727                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.414                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/D (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.013
  Launch Clock Delay      :  4.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203       4.422 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=228)      1.075       5.497         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N16/I3 (GTP_LUT6D)
                                   td                    0.096       5.593 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N16/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437       6.030         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/I5 (GTP_LUT6)
                                   td                    0.074       6.104 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.489         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/I5 (GTP_LUT6)
                                   td                    0.074       6.563 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       7.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/I1 (GTP_LUT3)
                                   td                    0.179       7.179 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=19)       0.605       7.784         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/I2 (GTP_LUT5)
                                   td                    0.096       7.880 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       8.265         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14657
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/I5 (GTP_LUT6)
                                   td                    0.074       8.339 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.339         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14673
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.181       8.520 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=7)        0.531       9.051         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[0]/I1 (GTP_LUT2)
                                   td                    0.224       9.275 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[0]/Z (GTP_LUT2)
                                   net (fanout=5)        0.505       9.780         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0]
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[2]/I3 (GTP_LUT6)
                                   td                    0.074       9.854 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[2]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      10.239         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16104
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[2]/I4 (GTP_LUT6)
                                   td                    0.074      10.313 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[2]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      10.313         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/D (GTP_DFF_C)

 Data arrival time                                                  10.313         Logic Levels: 10 
                                                                                   Logic: 1.349ns(22.137%), Route: 4.745ns(77.863%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    1002.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995     997.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     998.745         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     998.913 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100    1000.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.013                          
 clock uncertainty                                      -0.150     999.863                          

 Setup time                                             -0.136     999.727                          

 Data required time                                                999.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.727                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.414                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  0.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995      -2.575 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      -1.255         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      -1.087 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       0.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.203       0.216 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       0.601         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/rlast
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)

 Data arrival time                                                   0.601         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       4.219                          
 clock uncertainty                                       0.000       4.219                          

 Hold time                                               0.264       4.483                          

 Data required time                                                  4.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.483                          
 Data arrival time                                                   0.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.882                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  0.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995      -2.575 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      -1.255         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      -1.087 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       0.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.203       0.216 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       0.601         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   0.601         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       4.219                          
 clock uncertainty                                       0.000       4.219                          

 Hold time                                               0.264       4.483                          

 Data required time                                                  4.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.483                          
 Data arrival time                                                   0.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.882                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[3] (GTP_RAM32X2DP)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  0.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995      -2.575 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      -1.255         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      -1.087 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       0.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.203       0.216 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       0.601         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[3] (GTP_RAM32X2DP)

 Data arrival time                                                   0.601         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000       4.219                          
 clock uncertainty                                       0.000       4.219                          

 Hold time                                               0.264       4.483                          

 Data required time                                                  4.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.483                          
 Data arrival time                                                   0.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.882                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : debugtest_top_inst/generate_module[0].mydebugger_inst/ram/DIA[0] (GTP_DRM18K_E1)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.565       3.985 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOB[0] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.100       5.085         rd_data[0]       
                                                                                   vga_ctrl_inst/N87[0]/I0 (GTP_LUT2)
                                   td                    0.224       5.309 r       vga_ctrl_inst/N87[0]/Z (GTP_LUT2)
                                   net (fanout=4)        1.204       6.513         nt_b_out[3]      
                                                                           r       debugtest_top_inst/generate_module[0].mydebugger_inst/ram/DIA[0] (GTP_DRM18K_E1)

 Data arrival time                                                   6.513         Logic Levels: 1  
                                                                                   Logic: 1.789ns(43.709%), Route: 2.304ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420    1002.420         nt_pixclk_out    
                                                                           r       debugtest_top_inst/generate_module[0].mydebugger_inst/ram/CLKA (GTP_DRM18K_E1)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.019    1002.251                          

 Data required time                                               1002.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.251                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.738                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : debugtest_top_inst/generate_module[0].mydebugger_inst/ram/DIA[1] (GTP_DRM18K_E1)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.565       3.985 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOB[1] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.100       5.085         rd_data[1]       
                                                                                   vga_ctrl_inst/N87[1]/I0 (GTP_LUT2)
                                   td                    0.224       5.309 r       vga_ctrl_inst/N87[1]/Z (GTP_LUT2)
                                   net (fanout=4)        1.204       6.513         nt_b_out[4]      
                                                                           r       debugtest_top_inst/generate_module[0].mydebugger_inst/ram/DIA[1] (GTP_DRM18K_E1)

 Data arrival time                                                   6.513         Logic Levels: 1  
                                                                                   Logic: 1.789ns(43.709%), Route: 2.304ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420    1002.420         nt_pixclk_out    
                                                                           r       debugtest_top_inst/generate_module[0].mydebugger_inst/ram/CLKA (GTP_DRM18K_E1)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.019    1002.251                          

 Data required time                                               1002.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.251                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.738                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : debugtest_top_inst/generate_module[0].mydebugger_inst/ram/DIA[2] (GTP_DRM18K_E1)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.565       3.985 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOB[2] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.100       5.085         rd_data[2]       
                                                                                   vga_ctrl_inst/N87[2]/I0 (GTP_LUT2)
                                   td                    0.224       5.309 r       vga_ctrl_inst/N87[2]/Z (GTP_LUT2)
                                   net (fanout=4)        1.204       6.513         nt_b_out[5]      
                                                                           r       debugtest_top_inst/generate_module[0].mydebugger_inst/ram/DIA[2] (GTP_DRM18K_E1)

 Data arrival time                                                   6.513         Logic Levels: 1  
                                                                                   Logic: 1.789ns(43.709%), Route: 2.304ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420    1002.420         nt_pixclk_out    
                                                                           r       debugtest_top_inst/generate_module[0].mydebugger_inst/ram/CLKA (GTP_DRM18K_E1)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.019    1002.251                          

 Data required time                                               1002.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.251                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.738                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr1 [0]
                                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr1 [1]
                                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       2.605 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       2.990         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr1 [2]
                                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.564       4.147         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.224       4.371 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=23)       0.519       4.890         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.427ns(28.278%), Route: 1.083ns(71.722%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420    1003.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/C (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.564       4.147         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.224       4.371 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=23)       0.519       4.890         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/C (GTP_DFF_C)

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.427ns(28.278%), Route: 1.083ns(71.722%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420    1003.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.564       4.147         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.224       4.371 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=23)       0.519       4.890         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.427ns(28.278%), Route: 1.083ns(71.722%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420    1003.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/C (GTP_DFF_CE)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       3.583         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/I (GTP_INV)
                                   td                    0.000       3.583 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/Z (GTP_INV)
                                   net (fanout=38)       0.564       4.147         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0
                                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.147         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.467%), Route: 0.564ns(73.533%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/C (GTP_DFF_CE)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       3.583         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/I (GTP_INV)
                                   td                    0.000       3.583 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/Z (GTP_INV)
                                   net (fanout=38)       0.564       4.147         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0
                                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.147         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.467%), Route: 0.564ns(73.533%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[2]/C (GTP_DFF_CE)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       3.583         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/I (GTP_INV)
                                   td                    0.000       3.583 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/Z (GTP_INV)
                                   net (fanout=38)       0.564       4.147         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0
                                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   4.147         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.467%), Route: 0.564ns(73.533%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=175)      2.420       3.380         nt_sys_clk       
                                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       2.623 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       3.060         rstn_1ms[6]      
                                                                                   N101_10/I0 (GTP_LUT4)
                                   td                    0.185       3.245 r       N101_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467       3.712         _N53117          
                                                                                   ms7210_ctrl_iic_top_inst/N0/I4 (GTP_LUT6)
                                   td                    0.102       3.814 r       ms7210_ctrl_iic_top_inst/N0/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.199         ms7210_ctrl_iic_top_inst/N0
                                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   4.199         Logic Levels: 2  
                                                                                   Logic: 0.490ns(27.544%), Route: 1.289ns(72.456%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Recovery time                                          -0.226    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   4.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.845                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.185       2.605 f       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       3.110         rstn_1ms[0]      
                                                                                   ms7210_ctrl_iic_top_inst/N0/I1 (GTP_LUT6)
                                   td                    0.154       3.264 f       ms7210_ctrl_iic_top_inst/N0/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       3.649         ms7210_ctrl_iic_top_inst/N0
                                                                           f       ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   3.649         Logic Levels: 1  
                                                                                   Logic: 0.339ns(27.583%), Route: 0.890ns(72.417%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=144)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Removal time                                           -0.064       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   3.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.185       2.773 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       2.773         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0/I (GTP_INV)
                                   td                    0.000       2.773 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0/Z (GTP_INV)
                                   net (fanout=95)       0.623       3.396         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.396         Logic Levels: 1  
                                                                                   Logic: 0.185ns(22.896%), Route: 0.623ns(77.104%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    1001.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    1001.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100    1002.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.588                          
 clock uncertainty                                      -0.150    1002.438                          

 Recovery time                                          -0.226    1002.212                          

 Data required time                                               1002.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.212                          
 Data arrival time                                                   3.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.816                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.185       2.773 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       2.773         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0/I (GTP_INV)
                                   td                    0.000       2.773 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0/Z (GTP_INV)
                                   net (fanout=95)       0.623       3.396         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   3.396         Logic Levels: 1  
                                                                                   Logic: 0.185ns(22.896%), Route: 0.623ns(77.104%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    1001.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    1001.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100    1002.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.588                          
 clock uncertainty                                      -0.150    1002.438                          

 Recovery time                                          -0.226    1002.212                          

 Data required time                                               1002.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.212                          
 Data arrival time                                                   3.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.816                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/C (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.185       2.773 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       2.773         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0/I (GTP_INV)
                                   td                    0.000       2.773 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0/Z (GTP_INV)
                                   net (fanout=95)       0.623       3.396         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   3.396         Logic Levels: 1  
                                                                                   Logic: 0.185ns(22.896%), Route: 0.623ns(77.104%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    1001.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    1001.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100    1002.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.588                          
 clock uncertainty                                      -0.150    1002.438                          

 Recovery time                                          -0.226    1002.212                          

 Data required time                                               1002.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.212                          
 Data arrival time                                                   3.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.816                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.791 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       2.791         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32/I (GTP_INV)
                                   td                    0.000       2.791 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32/Z (GTP_INV)
                                   net (fanout=66)       0.597       3.388         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   3.388         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.375%), Route: 0.597ns(74.625%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.588                          
 clock uncertainty                                       0.000       2.588                          

 Removal time                                           -0.064       2.524                          

 Data required time                                                  2.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.524                          
 Data arrival time                                                   3.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.791 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       2.791         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32/I (GTP_INV)
                                   td                    0.000       2.791 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32/Z (GTP_INV)
                                   net (fanout=66)       0.597       3.388         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   3.388         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.375%), Route: 0.597ns(74.625%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.588                          
 clock uncertainty                                       0.000       2.588                          

 Removal time                                           -0.064       2.524                          

 Data required time                                                  2.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.524                          
 Data arrival time                                                   3.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       2.791 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       2.791         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32/I (GTP_INV)
                                   td                    0.000       2.791 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32/Z (GTP_INV)
                                   net (fanout=66)       0.597       3.388         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   3.388         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.375%), Route: 0.597ns(74.625%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       1.488 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=164)      1.100       2.588         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.588                          
 clock uncertainty                                       0.000       2.588                          

 Removal time                                           -0.064       2.524                          

 Data required time                                                  2.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.524                          
 Data arrival time                                                   3.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.013
  Launch Clock Delay      :  4.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.404 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.404         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10/I (GTP_INV)
                                   td                    0.000       4.404 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10/Z (GTP_INV)
                                   net (fanout=2272)     1.292       5.696         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.696         Logic Levels: 1  
                                                                                   Logic: 0.185ns(12.525%), Route: 1.292ns(87.475%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    1002.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995     997.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     998.745         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     998.913 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100    1000.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.013                          
 clock uncertainty                                      -0.150     999.863                          

 Recovery time                                          -0.226     999.637                          

 Data required time                                                999.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.637                          
 Data arrival time                                                   5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.941                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.013
  Launch Clock Delay      :  4.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.404 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.404         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10/I (GTP_INV)
                                   td                    0.000       4.404 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10/Z (GTP_INV)
                                   net (fanout=2272)     1.292       5.696         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.696         Logic Levels: 1  
                                                                                   Logic: 0.185ns(12.525%), Route: 1.292ns(87.475%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    1002.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995     997.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     998.745         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     998.913 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100    1000.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.013                          
 clock uncertainty                                      -0.150     999.863                          

 Recovery time                                          -0.226     999.637                          

 Data required time                                                999.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.637                          
 Data arrival time                                                   5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.941                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.013
  Launch Clock Delay      :  4.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.404 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.404         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10/I (GTP_INV)
                                   td                    0.000       4.404 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10/Z (GTP_INV)
                                   net (fanout=2272)     1.292       5.696         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.696         Logic Levels: 1  
                                                                                   Logic: 0.185ns(12.525%), Route: 1.292ns(87.475%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    1002.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995     997.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     998.745         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     998.913 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100    1000.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.013                          
 clock uncertainty                                      -0.150     999.863                          

 Recovery time                                          -0.226     999.637                          

 Data required time                                                999.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.637                          
 Data arrival time                                                   5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.941                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  0.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995      -2.575 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      -1.255         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      -1.087 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       0.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       0.216 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       0.216         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/I (GTP_INV)
                                   td                    0.000       0.216 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/Z (GTP_INV)
                                   net (fanout=8)        0.437       0.653         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/C (GTP_DFF_C)

 Data arrival time                                                   0.653         Logic Levels: 1  
                                                                                   Logic: 0.203ns(31.719%), Route: 0.437ns(68.281%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.219                          
 clock uncertainty                                       0.000       4.219                          

 Removal time                                           -0.064       4.155                          

 Data required time                                                  4.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.155                          
 Data arrival time                                                   0.653                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  0.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995      -2.575 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      -1.255         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      -1.087 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       0.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       0.216 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       0.216         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/I (GTP_INV)
                                   td                    0.000       0.216 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/Z (GTP_INV)
                                   net (fanout=8)        0.437       0.653         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   0.653         Logic Levels: 1  
                                                                                   Logic: 0.203ns(31.719%), Route: 0.437ns(68.281%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.219                          
 clock uncertainty                                       0.000       4.219                          

 Removal time                                           -0.064       4.155                          

 Data required time                                                  4.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.155                          
 Data arrival time                                                   0.653                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[1]/C (GTP_DFF_C)
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  0.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -4.995      -2.575 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      -1.255         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      -1.087 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       0.013         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       0.216 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       0.216         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/I (GTP_INV)
                                   td                    0.000       0.216 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/Z (GTP_INV)
                                   net (fanout=8)        0.437       0.653         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0
                                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   0.653         Logic Levels: 1  
                                                                                   Logic: 0.203ns(31.719%), Route: 0.437ns(68.281%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.219                          
 clock uncertainty                                       0.000       4.219                          

 Removal time                                           -0.064       4.155                          

 Data required time                                                  4.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.155                          
 Data arrival time                                                   0.653                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)
Endpoint    : data_rd_ctrl_inst/cnt_rd[0]/C (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)

                                   tco                   0.203       2.623 r       sd_ctrl_inst/sd_init_inst/init_end/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       3.154         nt_led[7]        
                                                                                   data_rd_ctrl_inst/N92/I3 (GTP_LUT4)
                                   td                    0.179       3.333 r       data_rd_ctrl_inst/N92/Z (GTP_LUT4)
                                   net (fanout=75)       0.605       3.938         data_rd_ctrl_inst/N92
                                                                           r       data_rd_ctrl_inst/cnt_rd[0]/C (GTP_DFF_CE)

 Data arrival time                                                   3.938         Logic Levels: 1  
                                                                                   Logic: 0.382ns(25.165%), Route: 1.136ns(74.835%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420    1002.420         nt_pixclk_out    
                                                                           r       data_rd_ctrl_inst/cnt_rd[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Recovery time                                          -0.226    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.106                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)
Endpoint    : data_rd_ctrl_inst/cnt_rd[1]/C (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)

                                   tco                   0.203       2.623 r       sd_ctrl_inst/sd_init_inst/init_end/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       3.154         nt_led[7]        
                                                                                   data_rd_ctrl_inst/N92/I3 (GTP_LUT4)
                                   td                    0.179       3.333 r       data_rd_ctrl_inst/N92/Z (GTP_LUT4)
                                   net (fanout=75)       0.605       3.938         data_rd_ctrl_inst/N92
                                                                           r       data_rd_ctrl_inst/cnt_rd[1]/C (GTP_DFF_CE)

 Data arrival time                                                   3.938         Logic Levels: 1  
                                                                                   Logic: 0.382ns(25.165%), Route: 1.136ns(74.835%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420    1002.420         nt_pixclk_out    
                                                                           r       data_rd_ctrl_inst/cnt_rd[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Recovery time                                          -0.226    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.106                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)
Endpoint    : data_rd_ctrl_inst/cnt_rd[2]/C (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)

                                   tco                   0.203       2.623 r       sd_ctrl_inst/sd_init_inst/init_end/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       3.154         nt_led[7]        
                                                                                   data_rd_ctrl_inst/N92/I3 (GTP_LUT4)
                                   td                    0.179       3.333 r       data_rd_ctrl_inst/N92/Z (GTP_LUT4)
                                   net (fanout=75)       0.605       3.938         data_rd_ctrl_inst/N92
                                                                           r       data_rd_ctrl_inst/cnt_rd[2]/C (GTP_DFF_CE)

 Data arrival time                                                   3.938         Logic Levels: 1  
                                                                                   Logic: 0.382ns(25.165%), Route: 1.136ns(74.835%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420    1002.420         nt_pixclk_out    
                                                                           r       data_rd_ctrl_inst/cnt_rd[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Recovery time                                          -0.226    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.106                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)
Endpoint    : data_rd_ctrl_inst/cnt_rd[0]/C (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)

                                   tco                   0.185       2.605 f       sd_ctrl_inst/sd_init_inst/init_end/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       3.136         nt_led[7]        
                                                                                   data_rd_ctrl_inst/N92/I3 (GTP_LUT4)
                                   td                    0.154       3.290 f       data_rd_ctrl_inst/N92/Z (GTP_LUT4)
                                   net (fanout=75)       0.605       3.895         data_rd_ctrl_inst/N92
                                                                           f       data_rd_ctrl_inst/cnt_rd[0]/C (GTP_DFF_CE)

 Data arrival time                                                   3.895         Logic Levels: 1  
                                                                                   Logic: 0.339ns(22.983%), Route: 1.136ns(77.017%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       data_rd_ctrl_inst/cnt_rd[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Removal time                                           -0.064       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.539                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)
Endpoint    : data_rd_ctrl_inst/cnt_rd[1]/C (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)

                                   tco                   0.185       2.605 f       sd_ctrl_inst/sd_init_inst/init_end/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       3.136         nt_led[7]        
                                                                                   data_rd_ctrl_inst/N92/I3 (GTP_LUT4)
                                   td                    0.154       3.290 f       data_rd_ctrl_inst/N92/Z (GTP_LUT4)
                                   net (fanout=75)       0.605       3.895         data_rd_ctrl_inst/N92
                                                                           f       data_rd_ctrl_inst/cnt_rd[1]/C (GTP_DFF_CE)

 Data arrival time                                                   3.895         Logic Levels: 1  
                                                                                   Logic: 0.339ns(22.983%), Route: 1.136ns(77.017%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       data_rd_ctrl_inst/cnt_rd[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Removal time                                           -0.064       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.539                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)
Endpoint    : data_rd_ctrl_inst/cnt_rd[2]/C (GTP_DFF_CE)
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       sd_ctrl_inst/sd_init_inst/init_end/CLK (GTP_DFF_CE)

                                   tco                   0.185       2.605 f       sd_ctrl_inst/sd_init_inst/init_end/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       3.136         nt_led[7]        
                                                                                   data_rd_ctrl_inst/N92/I3 (GTP_LUT4)
                                   td                    0.154       3.290 f       data_rd_ctrl_inst/N92/Z (GTP_LUT4)
                                   net (fanout=75)       0.605       3.895         data_rd_ctrl_inst/N92
                                                                           f       data_rd_ctrl_inst/cnt_rd[2]/C (GTP_DFF_CE)

 Data arrival time                                                   3.895         Logic Levels: 1  
                                                                                   Logic: 0.339ns(22.983%), Route: 1.136ns(77.017%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       data_rd_ctrl_inst/cnt_rd[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Removal time                                           -0.064       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.539                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       2.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -0.789       1.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       2.951         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.119 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4169)     1.100       4.219         ddr_rw_inst/ui_clk
                                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203       4.422 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=228)      1.075       5.497         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
                                                                                   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/I0 (GTP_LUT6D)
                                   td                    0.096       5.593 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/Z (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.913         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    3.553      10.466 r       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.466         mem_rst_n        
 mem_rst_n                                                                 r       mem_rst_n (port) 

 Data arrival time                                                  10.466         Logic Levels: 2  
                                                                                   Logic: 3.852ns(61.662%), Route: 2.395ns(38.338%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : b_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.565       3.985 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOB[0] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.100       5.085         rd_data[0]       
                                                                                   vga_ctrl_inst/N87[0]/I0 (GTP_LUT2)
                                   td                    0.224       5.309 r       vga_ctrl_inst/N87[0]/Z (GTP_LUT2)
                                   net (fanout=4)        1.424       6.733         nt_b_out[3]      
                                                                                   b_out_obuf[3]/I (GTP_OUTBUF)
                                   td                    3.553      10.286 r       b_out_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.286         b_out[3]         
 b_out[3]                                                                  r       b_out[3] (port)  

 Data arrival time                                                  10.286         Logic Levels: 2  
                                                                                   Logic: 5.342ns(67.913%), Route: 2.524ns(32.087%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : b_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_inst/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=487)      2.420       2.420         nt_pixclk_out    
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.565       3.985 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOB[1] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.100       5.085         rd_data[1]       
                                                                                   vga_ctrl_inst/N87[1]/I0 (GTP_LUT2)
                                   td                    0.224       5.309 r       vga_ctrl_inst/N87[1]/Z (GTP_LUT2)
                                   net (fanout=4)        1.424       6.733         nt_b_out[4]      
                                                                                   b_out_obuf[4]/I (GTP_OUTBUF)
                                   td                    3.553      10.286 r       b_out_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.286         b_out[4]         
 b_out[4]                                                                  r       b_out[4] (port)  

 Data arrival time                                                  10.286         Logic Levels: 2  
                                                                                   Logic: 5.342ns(67.913%), Route: 2.524ns(32.087%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hd_sda                                                  0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.000       0.000         nt_hd_sda        
                                                                                   ms7210_ctrl_iic_top_inst.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : sd_ctrl_inst/sd_init_inst/miso_dly/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 f       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       0.861         nt_sd_miso       
                                                                           f       sd_ctrl_inst/sd_init_inst/miso_dly/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTA (GTP_DRM36K_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn_in                                                 0.000       0.000 f       rstn_in (port)   
                                   net (fanout=1)        0.000       0.000         rstn_in          
                                                                                   rstn_in_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_in_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        0.000       0.861         nt_rstn_in       
                                                                                   ddr_rw_inst/axi_ctrl_inst/N127_1/I (GTP_INV)
                                   td                    0.000       0.861 r       ddr_rw_inst/axi_ctrl_inst/N127_1/Z (GTP_INV)
                                   net (fanout=360)      1.513       2.374         ddr_rw_inst/axi_ctrl_inst/N128_1
                                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTA (GTP_DRM36K_E1)

 Data arrival time                                                   2.374         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.268%), Route: 1.513ns(63.732%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width                          ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/CLKA
 499.040     500.000         0.960           Low Pulse Width                           ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/CLKA
 499.040     500.000         0.960           High Pulse Width                          ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          sd_ctrl_inst/sd_init_inst/ack_data[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           sd_ctrl_inst/sd_init_inst/ack_data[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          sd_ctrl_inst/sd_init_inst/ack_data[1]/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 499.535     500.000         0.465           Low Pulse Width                           ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 499.535     500.000         0.465           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width                           ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY
 497.850     500.000         2.150           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY
 498.400     500.000         1.600           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/CLKA
 499.535     500.000         0.465           Low Pulse Width                           ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/CLKA
 499.535     500.000         0.465           Low Pulse Width                           ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/CLKA
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width                           ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV
 498.400     500.000         1.600           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width                          ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 499.040     500.000         0.960           Low Pulse Width                           ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 499.040     500.000         0.960           Low Pulse Width                           ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/CLKA
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width                          ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
 499.040     500.000         0.960           Low Pulse Width                           ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
 499.040     500.000         0.960           High Pulse Width                          ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                                                      
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/compile/hdmi_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/rtl/hdmi_out.fdc                                               
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/synthesize/hdmi_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/synthesize/hdmi_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/synthesize/hdmi_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/synthesize/snr.db                       
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/synthesize/hdmi_top.snr                 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 618 MB
Total CPU time to synthesize completion : 0h:0m:43s
Process Total CPU time to synthesize completion : 0h:0m:44s
Total real time to synthesize completion : 0h:0m:52s
