

================================================================
== Vivado HLS Report for 'p_fir_2ch_int_cpp_li'
================================================================
* Date:           Wed Jun 27 16:18:46 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030sbv485-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------+-------+-----+-----+-----+-----+---------+
        |               |       |  Latency  |  Interval | Pipeline|
        |    Instance   | Module| min | max | min | max |   Type  |
        +---------------+-------+-----+-----+-----+-----+---------+
        |grp_run_fu_18  |run    |    9|    9|    9|    9|   none  |
        +---------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     48|     236|    213|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     42|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     48|     240|    263|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------+-------+---------+-------+-----+-----+
    |    Instance   | Module| BRAM_18K| DSP48E|  FF | LUT |
    +---------------+-------+---------+-------+-----+-----+
    |grp_run_fu_18  |run    |        0|     48|  236|  213|
    +---------------+-------+---------+-------+-----+-----+
    |Total          |       |        0|     48|  236|  213|
    +---------------+-------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |ap_done        |   9|          2|    1|          2|
    |fir_in_read    |   9|          2|    1|          2|
    |fir_out_write  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  42|          9|    4|          9|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |ap_reg_grp_run_fu_18_ap_start  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  4|   0|    4|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|ap_start        |  in |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|ap_done         | out |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|ap_idle         | out |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|ap_ready        | out |    1| ap_ctrl_hs | __fir_2ch_int.cpp_li | return value |
|fir_in_dout     |  in |   16|   ap_fifo  |        fir_in        |    pointer   |
|fir_in_empty_n  |  in |    1|   ap_fifo  |        fir_in        |    pointer   |
|fir_in_read     | out |    1|   ap_fifo  |        fir_in        |    pointer   |
|fir_out_din     | out |   40|   ap_fifo  |        fir_out       |    pointer   |
|fir_out_full_n  |  in |    1|   ap_fifo  |        fir_out       |    pointer   |
|fir_out_write   | out |    1|   ap_fifo  |        fir_out       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 3 [2/2] (3.50ns)   --->   "call fastcc void @run(i16* %fir_in, i40* %fir_out)" [fir_2ch_int.cpp:164]   --->   Core 13 'Vivado_FIR' <Latency = 9> <II = 0> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <VivadoIP> <CReg>

 <State 2> : 3.50ns
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %fir_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fir_in, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 6 [1/2] (3.50ns)   --->   "call fastcc void @run(i16* %fir_in, i40* %fir_out)" [fir_2ch_int.cpp:164]   --->   Core 13 'Vivado_FIR' <Latency = 9> <II = 0> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <VivadoIP> <CReg>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fir_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fir_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4 (specinterface) [ 000]
StgValue_5 (specinterface) [ 000]
StgValue_6 (call         ) [ 000]
StgValue_7 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fir_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fir_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="grp_run_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="0" slack="0"/>
<pin id="20" dir="0" index="1" bw="16" slack="0"/>
<pin id="21" dir="0" index="2" bw="40" slack="0"/>
<pin id="22" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="18" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|---------|
| Operation| Functional Unit|   BRAM  |  DSP48E |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|---------|
|   call   |  grp_run_fu_18 |    0    |    48   |   236   |   213   |
|----------|----------------|---------|---------|---------|---------|
|   Total  |                |    0    |    48   |   236   |   213   |
|----------|----------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   48   |   236  |   213  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   236  |   213  |
+-----------+--------+--------+--------+--------+
