{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694799104751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694799104751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 23:01:44 2023 " "Processing started: Fri Sep 15 23:01:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694799104751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694799104751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694799104751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1694799105106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_and " "Found entity 1: two_input_and" {  } { { "two_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_or " "Found entity 1: two_input_or" {  } { { "two_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_checker " "Found entity 1: two_input_checker" {  } { { "two_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file ic_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ic_tester " "Found entity 1: ic_tester" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_and " "Found entity 1: three_input_and" {  } { { "three_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_or " "Found entity 1: three_input_or" {  } { { "three_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nand " "Found entity 1: two_input_nand" {  } { { "two_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nor " "Found entity 1: two_input_nor" {  } { { "two_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nor " "Found entity 1: three_input_nor" {  } { { "three_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nand " "Found entity 1: three_input_nand" {  } { { "three_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_checker " "Found entity 1: three_input_checker" {  } { { "three_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_checker " "Found entity 1: not_gate_checker" {  } { { "not_gate_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xor " "Found entity 1: two_input_xor" {  } { { "two_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_nand " "Found entity 1: four_input_nand" {  } { { "four_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_and " "Found entity 1: four_input_and" {  } { { "four_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_nand " "Found entity 1: eight_input_nand" {  } { { "eight_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_checker " "Found entity 1: four_input_checker" {  } { { "four_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_checker " "Found entity 1: eight_input_checker" {  } { { "eight_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gate " "Found entity 1: mux_gate" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logical_function_check.v(182) " "Verilog HDL information at logical_function_check.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799105184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_function_check.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_function_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_function_check " "Found entity 1: logical_function_check" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xnor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xnor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xnor " "Found entity 1: two_input_xnor" {  } { { "two_input_xnor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_xor " "Found entity 1: three_input_xor" {  } { { "three_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file input_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_decoder " "Found entity 1: input_decoder" {  } { { "input_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/input_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icnumber_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file icnumber_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 icNumber_decoder " "Found entity 1: icNumber_decoder" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file testing_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing_logic " "Found entity 1: testing_logic" {  } { { "testing_logic.v" "" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IR_RECEIVE.v(172) " "Verilog HDL information at IR_RECEIVE.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799105195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105195 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "State_machine.v(87) " "Verilog HDL information at State_machine.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799105197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file input_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Reciver " "Found entity 1: Input_Reciver" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "generate_ic_number.v(17) " "Verilog HDL information at generate_ic_number.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799105200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_ic_number.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_ic_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_ic_number " "Found entity 1: generate_ic_number" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105201 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "State_machine.v(100) " "Verilog HDL or VHDL warning at State_machine.v(100): conditional expression evaluates to a constant" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 100 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1694799105202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ic_tester.v(48) " "Verilog HDL Instantiation warning at ic_tester.v(48): instance has no name" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1694799105203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ic_tester " "Elaborating entity \"ic_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694799105281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Reciver Input_Reciver:comb_3 " "Elaborating entity \"Input_Reciver\" for hierarchy \"Input_Reciver:comb_3\"" {  } { { "ic_tester.v" "comb_3" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105283 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] Input_Reciver.v(24) " "Output port \"LEDR\[4\]\" at Input_Reciver.v(24) has no driver" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1694799105284 "|ic_tester|Input_Reciver:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 Input_Reciver:comb_3\|pll1:u0 " "Elaborating entity \"pll1\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\"" {  } { { "Input_Reciver.v" "u0" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799105324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Instantiated megafunction \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105325 ""}  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694799105325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799105390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799105390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE Input_Reciver:comb_3\|IR_RECEIVE:u1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"Input_Reciver:comb_3\|IR_RECEIVE:u1\"" {  } { { "Input_Reciver.v" "u1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine Input_Reciver:comb_3\|State_machine:u2 " "Elaborating entity \"State_machine\" for hierarchy \"Input_Reciver:comb_3\|State_machine:u2\"" {  } { { "Input_Reciver.v" "u2" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter State_machine.v(42) " "Verilog HDL or VHDL warning at State_machine.v(42): object \"counter\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799105397 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clutter_counter State_machine.v(43) " "Verilog HDL or VHDL warning at State_machine.v(43): object \"clutter_counter\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799105398 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready_delayed State_machine.v(44) " "Verilog HDL or VHDL warning at State_machine.v(44): object \"data_ready_delayed\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799105398 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(138) " "Verilog HDL assignment warning at State_machine.v(138): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799105398 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(164) " "Verilog HDL assignment warning at State_machine.v(164): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799105398 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(190) " "Verilog HDL assignment warning at State_machine.v(190): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799105398 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(216) " "Verilog HDL assignment warning at State_machine.v(216): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799105398 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_ic_number Input_Reciver:comb_3\|generate_ic_number:gin1 " "Elaborating entity \"generate_ic_number\" for hierarchy \"Input_Reciver:comb_3\|generate_ic_number:gin1\"" {  } { { "Input_Reciver.v" "gin1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799105399 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ic_no_generated generate_ic_number.v(76) " "Can't resolve multiple constant drivers for net \"ic_no_generated\" at generate_ic_number.v(76)" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 76 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799105405 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "generate_ic_number.v(17) " "Constant driver at generate_ic_number.v(17)" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 17 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1694799105406 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Input_Reciver:comb_3\|generate_ic_number:gin1 " "Can't elaborate user hierarchy \"Input_Reciver:comb_3\|generate_ic_number:gin1\"" {  } { { "Input_Reciver.v" "gin1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 76 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799105406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg " "Generated suppressed messages file D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1694799105448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694799105503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 15 23:01:45 2023 " "Processing ended: Fri Sep 15 23:01:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694799105503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694799105503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694799105503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694799105503 ""}
