{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721386904155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721386904155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 20:01:44 2024 " "Processing started: Fri Jul 19 20:01:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721386904155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386904155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386904155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721386904332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721386904332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v 2 2 " "Found 2 design units, including 2 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 NeuronCore " "Found entity 1: NeuronCore" {  } { { "../../VerilogHDLSources/NEURON/Sources/neuron.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910459 ""} { "Info" "ISGN_ENTITY_NAME" "2 Neuron " "Found entity 2: Neuron" {  } { { "../../VerilogHDLSources/NEURON/Sources/neuron.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386910459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPS ops floating.v(8) " "Verilog HDL Declaration information at floating.v(8): object \"OPS\" differs only in case from object \"ops\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386910460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v 5 5 " "Found 5 design units, including 5 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLOATING_32BIT_ADD_SUB " "Found entity 1: FLOATING_32BIT_ADD_SUB" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910461 ""} { "Info" "ISGN_ENTITY_NAME" "2 FLOATING_32BIT_ADD " "Found entity 2: FLOATING_32BIT_ADD" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910461 ""} { "Info" "ISGN_ENTITY_NAME" "3 FLOATING_32BIT_SUB " "Found entity 3: FLOATING_32BIT_SUB" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910461 ""} { "Info" "ISGN_ENTITY_NAME" "4 FLOATING_32BIT_MUL " "Found entity 4: FLOATING_32BIT_MUL" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910461 ""} { "Info" "ISGN_ENTITY_NAME" "5 FLOATING_32BIT_DIV " "Found entity 5: FLOATING_32BIT_DIV" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386910461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(176) " "Verilog HDL Declaration information at matrix.v(176): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386910462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(203) " "Verilog HDL Declaration information at matrix.v(203): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386910463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(230) " "Verilog HDL Declaration information at matrix.v(230): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386910463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(257) " "Verilog HDL Declaration information at matrix.v(257): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386910463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v 9 9 " "Found 9 design units, including 9 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 LATCH_MUL " "Found entity 1: LATCH_MUL" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "2 SWITCH_ADD " "Found entity 2: SWITCH_ADD" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "3 MatrixMulSingleCore " "Found entity 3: MatrixMulSingleCore" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "4 MatrixMul2Cores " "Found entity 4: MatrixMul2Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "5 MatrixMul4Cores " "Found entity 5: MatrixMul4Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "6 MatrixMul8Cores " "Found entity 6: MatrixMul8Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "7 MatrixMul16Cores " "Found entity 7: MatrixMul16Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "8 MatrixMul32Cores " "Found entity 8: MatrixMul32Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""} { "Info" "ISGN_ENTITY_NAME" "9 MatrixMulManyCores " "Found entity 9: MatrixMulManyCores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386910463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "TOP.v 1 1 " "Using design file TOP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386910515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721386910515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721386910515 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "st STSource " "Node instance \"st\" instantiates undefined entity \"STSource\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TOP.v" "st" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/TOP.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1721386910630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/output_files/TOP.map.smsg " "Generated suppressed messages file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386910641 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721386910673 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 19 20:01:50 2024 " "Processing ended: Fri Jul 19 20:01:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721386910673 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721386910673 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721386910673 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386910673 ""}
