# verilog-designs
A compilation of my verilog designs and practice code as I learn the language. Made with the assistance of HDLbits.

## Getting Started
To run the Verilog files:
1. Clone the repository:
   ```bash
   git clone https://github.com/username/verilog-practice.git
2. Use a Verilog simulator to test the code, such as ModelSim, Icarus Verilog, etc.
3. Find the desired project folder and run the testbench.

## Projects
Pending...

## How to Contribute
This repository is a personal learning project between authorized members, and outside contributions are not currently accepted. However, feel free to fork it and use it for your own practice!

## License
This repository is licensed under the MIT License. See the [LICENSE] file for details.

## Contacts
Maintained by [Karan Sharma](https://github.com/krn-codes).  
Email: krnsharma1104@gmail.com
