{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "9ee074bd6d71bf4f6f22326e8d8725ef39e22e42e3a0c126fc146cbb18e6b5d1fe5d4f1da3417f8f0c35cce65adb6f3fb5f9810a7f6cb0ad4bbf7fcbe6926f94",
    "vl_line_trace": true,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_IntMulScycleV1_noparam",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}