import definitions::*;

module core
(
    input logic reset,
    input logic clock,
    output logic[7:0] output_byte
);

//rom controls
    addr_t pc;
    addr_t pc_next;
    instruction_t current_instruction;
    decoded_instruction_t controls;

// ram controls

    addr_t ram_rd_addr;
    word_t ram_rd_data;

    addr_t ram_wr_addr;
    word_t ram_wr_data;
    logic ram_wr_enable;

// register controls
    reg_addr_t reg_rd1_select;
    word_t reg_rd1_data;

    reg_addr_t reg_rd2_select;
    word_t reg_rd2_data;

    reg_addr_t reg_wr_select;
    word_t reg_wr_data;
    logic reg_wr_enable;

// alu wires
    word_t alu_input_a;
    word_t alu_input_b;
    word_t alu_result;
    logic alu_equal;
    logic alu_less_than;
    opcode_t curr_opcode;

    logic idc_stalled;
    word_t reg_rd1_override;
    word_t reg_rd2_override;
    addr_t wr_select_override = '0;
    word_t wr_data_override = '0;
    logic wr_enable_override = '0;

    mmap #(
        .RAM_SIZE(1024),
        .FILE("src/program.hex")
    ) mmap(
        .clock(clock),
        .write_address(ram_wr_addr),
        .write_data(ram_wr_data),
        .write_enable(ram_wr_enable),
        .read_address(ram_rd_addr),
        .read_data(ram_rd_data),
        .instruction_pointer(pc),
        .instruction_data(current_instruction)
    );

    instruction_decoder idc(
        .in(current_instruction),
	.stalled(idc_stalled),
	.rd1_override(reg_rd1_override),
	.rd2_override(reg_rd2_override),

	.wr_select_override(wr_select_override),
	.wr_data_override(wr_data_override),
	.wr_enable_override(wr_enable_override),

        .out(controls)
    );

    registers registers(
        .clock(clock),
        .read_1_select(reg_rd1_select),
        .read_1_data(reg_rd1_data),
        .read_2_select(reg_rd2_select),
        .read_2_data(reg_rd2_data),
        .write_select(reg_wr_select),
        .write_data(reg_wr_data),
        .write_enable(reg_wr_enable)
    );

    alu alu(
        .input_a(alu_input_a),
        .input_b(alu_input_b),
        .opcode(controls.opcode),
        .result(alu_result),
        .equal(alu_equal),
        .less_than(alu_less_than)
    );

    assign curr_opcode = controls.opcode;
    assign output_byte = pc[7:0];

    assign exception = controls.exception;

    cpu_core_state_t core_state;

    always_ff @(posedge clock) begin
        if(reset) begin
            pc <= RESET_ADDRRESS;
	    idc_stalled <= '0;
            reg_rd1_override <= '0;
            reg_rd2_override <= '0;
            core_state <= FETCH;
        end else begin
            case(core_state)
                FETCH: begin
			if (controls.exception) begin
				core_state <= EXCEPTION;
				idc_stalled = '1;
			end else begin
				core_state <= EXECUTE; // this cycle we just loaded the instruction from memory
			end
                end

                EXECUTE: begin
                    if(controls.mem_read || controls.mem_write) begin
                        core_state <= TRANSFER;
                    end else begin
                        core_state <= FETCH;
                        pc <= pc_next;
                    end
                end

                TRANSFER: begin // stall
                    core_state <= FETCH;
                    pc <= pc_next;
                end

		EXCEPTION: begin
			core_state <= INTERRUPT_0;
			wr_select_override = CTRL_IVR;
			wr_data_override = controls.exception_reason;
			wr_enable_override = '1;
		end

		INTERRUPT_0: begin
			core_state <= INTERRUPT_1;
			wr_enable_override = '0;
		end

		INTERRUPT_1: begin
			core_state = INTERRUPT_2;
			wr_select_override = CTRL_IVO;
			wr_data_override = pc;
			wr_enable_override = '1;
		end

		INTERRUPT_2: begin
			core_state = INTERRUPT_3;
			reg_rd1_override = CTRL_IVA;
			wr_enable_override = '0;
		end

		INTERRUPT_3: begin
			core_state = INTERRUPT_4;
			pc = reg_rd1_data;
			wr_enable_override = '0;
			wr_select_override = '0;
			wr_data_override = '0;
		end

		INTERRUPT_4: begin
			core_state = EXECUTE;
			idc_stalled = 0;
		end
            endcase
        end
    end

    always_comb begin
	pc_next = pc + 2;

	reg_wr_enable = controls.wr_enable;
	reg_wr_select = controls.wr_select;
	reg_wr_data = controls.wr_data;

	reg_rd1_select = controls.reg_a;
	reg_rd2_select = controls.reg_b;

	ram_rd_addr = '0;
	ram_wr_addr = '0;
	ram_wr_data = '0;
	ram_wr_enable = '0;

        alu_input_a = reg_rd1_data;

        if(controls.reg_writeback && core_state == EXECUTE ||
           controls.opcode == OP_LD && core_state == TRANSFER) begin
            reg_wr_data = alu_result;
            reg_wr_select = controls.reg_destination;
            reg_wr_enable = '1;
        end

        if(controls.use_immediate) begin
            alu_input_b = controls.immediate;
        end else begin
            alu_input_b = reg_rd2_data;
        end

        if(controls.jump) begin
            case(controls.opcode)
                OP_JMP: begin
                    pc_next = controls.immediate;
                end
                OP_JAL: begin
                    pc_next = controls.immediate;
                    reg_wr_data = pc_next;
                end
                OP_JREL: begin
                    pc_next = pc + $signed(controls.immediate);
                end
            endcase
        end

        if(controls.branch) begin
            if((controls.opcode == OP_BEQ && alu_equal) || 
               (controls.opcode == OP_BLT && alu_less_than)) begin
                    pc_next = pc + $signed(controls.immediate);
            end
        end

        if(controls.mem_read) begin
            ram_rd_addr = addr_t'(reg_rd1_data + controls.immediate);
            reg_wr_data = ram_rd_data;
        end

        if(controls.mem_write && core_state == TRANSFER) begin
            ram_wr_addr = reg_rd2_data + controls.immediate;
            ram_wr_enable = '1;
            ram_wr_data = reg_rd1_data;
        end

	if (controls.opcode == OP_LDC) begin
            reg_wr_data = reg_rd1_data;
	    reg_wr_select = controls.reg_destination;
	    reg_wr_enable = '1;
	end
	if (controls.opcode == OP_STC) begin
            reg_wr_data = reg_rd2_data;
	    reg_wr_select = controls.reg_destination;
	    reg_wr_enable = '1;
	end

        if(controls.opcode == OP_LDI) begin
            reg_wr_data = controls.immediate;
        end
    end


endmodule
