# A basic 5-stage RISC-V Softcore 

The base instruction set is mostly implemented.

## Todo
+ Finnish implementing multiply an divide instructions
+ Basic branch predictor
+ Basic Ram/cache hierarchy and data bus

