
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001191                       # Number of seconds simulated
sim_ticks                                  1191080000                       # Number of ticks simulated
final_tick                               2262441470000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32526814                       # Simulator instruction rate (inst/s)
host_op_rate                                 32526746                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              328630889                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741908                       # Number of bytes of host memory used
host_seconds                                     3.62                       # Real time elapsed on the host
sim_insts                                   117888738                       # Number of instructions simulated
sim_ops                                     117888738                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       180736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       246784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        74304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       139008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       241472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       694400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1582144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       180736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        74304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       241472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       668160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          668160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10440                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    151741277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    207193471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     62383719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    116707526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2632905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1934379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    202733653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    583000302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1328327232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    151741277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     62383719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2632905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    202733653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        419491554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       560969876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            560969876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       560969876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    151741277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    207193471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     62383719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    116707526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2632905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1934379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    202733653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    583000302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1889297109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10440                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1577792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  666816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1582144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               668160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           62                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              963                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1190992500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10440                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.563880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.270169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.596787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4420     47.86%     47.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2250     24.36%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          751      8.13%     80.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          365      3.95%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          256      2.77%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          160      1.73%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.47%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          121      1.31%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          777      8.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.229814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.610889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.142271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             38      5.90%      5.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           197     30.59%     36.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            98     15.22%     51.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            64      9.94%     61.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            74     11.49%     73.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            55      8.54%     81.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            28      4.35%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            24      3.73%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            20      3.11%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            10      1.55%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            11      1.71%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      1.40%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.31%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.62%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.31%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.16%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.16%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.167088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.638895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              592     91.93%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.78%     92.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35      5.43%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.40%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           644                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    501703750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               963947500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20350.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39100.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1324.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       559.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1328.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    560.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18403                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7417                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33872.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27072360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14771625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83686200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22122720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            785175570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21511500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1031641095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            871.487785                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     30856000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1113640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42305760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23083500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               107725800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44964720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            792514035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             15074250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1102969185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            931.742809                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     20261750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1124002000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               494840000     88.07%     88.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 956500      0.17%     88.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1809500      0.32%     88.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               64253000     11.44%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           561859000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241609500     73.50%     73.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            87104500     26.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4866                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.474952                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55706                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4866                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.448007                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.734319                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.740633                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048309                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938947                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987256                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           291495                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          291495                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        33329                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          33329                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13695                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13695                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          540                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          597                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          597                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        47024                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           47024                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        47024                       # number of overall hits
system.cpu0.dcache.overall_hits::total          47024                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8881                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8881                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14420                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14420                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           22                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23301                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23301                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23301                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23301                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    546707640                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    546707640                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1100549984                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1100549984                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     10363997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10363997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       207504                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       207504                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1647257624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1647257624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1647257624                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1647257624                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        42210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        42210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        70325                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        70325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        70325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        70325                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.210400                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.210400                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.512893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.512893                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.035541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035541                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.331333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.331333                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.331333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.331333                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61559.243328                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61559.243328                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76321.080721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76321.080721                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 64774.981250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 64774.981250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data         9432                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         9432                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 70694.717995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70694.717995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 70694.717995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70694.717995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        93593                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          453                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2002                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.749750                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.714286                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2807                       # number of writebacks
system.cpu0.dcache.writebacks::total             2807                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12340                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12340                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           58                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18417                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18417                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18417                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18417                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2804                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2804                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2080                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2080                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4884                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4884                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4884                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4884                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    198066281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    198066281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    174928051                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    174928051                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      6806753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6806753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       174496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       174496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    372994332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    372994332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    372994332                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    372994332                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       672000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       672000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       672000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       672000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066430                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066430                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073982                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073982                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.145714                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.145714                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.035541                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035541                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069449                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069449                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069449                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069449                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70637.047432                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70637.047432                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 84100.024519                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84100.024519                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 66732.872549                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66732.872549                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7931.636364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7931.636364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76370.665848                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76370.665848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76370.665848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76370.665848                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       224000                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3519                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998942                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261261                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3519                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.242967                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    19.843122                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   492.155820                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.038756                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.961242                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            87244                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           87244                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37559                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37559                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37559                       # number of overall hits
system.cpu0.icache.overall_hits::total          37559                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4303                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4303                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4303                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4303                       # number of overall misses
system.cpu0.icache.overall_misses::total         4303                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    308243094                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    308243094                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    308243094                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    308243094                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    308243094                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    308243094                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41862                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41862                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41862                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41862                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102790                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102790                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102790                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102790                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102790                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102790                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 71634.462933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71634.462933                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 71634.462933                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71634.462933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 71634.462933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71634.462933                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          788                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          783                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          783                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          783                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          783                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          783                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          783                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3520                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3520                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3520                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3520                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3520                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3520                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    255498868                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    255498868                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    255498868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    255498868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    255498868                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    255498868                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084086                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084086                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084086                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084086                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72584.905682                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72584.905682                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72584.905682                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72584.905682                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72584.905682                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72584.905682                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       819                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     47.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    122     52.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.41%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  213                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               728208000     94.73%     94.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 947000      0.12%     94.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2738500      0.36%     95.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               36832000      4.79%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           768725500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852459                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.922078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.95%     19.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.63%     20.92% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.63%     72.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.98%     73.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     22.88%     96.41% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.94%     99.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   306                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         166145500     11.75%     11.75% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49334000      3.49%     15.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1199103500     84.77%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2855                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          456.712523                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              37079                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2855                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.987391                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.796062                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   357.916461                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.192961                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.699056                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892017                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           208454                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          208454                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26092                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26092                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9488                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          573                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          573                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          470                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35580                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35580                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35580                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35580                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7101                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7101                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7499                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14600                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14600                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14600                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14600                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    362634217                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    362634217                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    557301859                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    557301859                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      7607000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7607000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       268505                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       268505                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    919936076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    919936076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    919936076                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    919936076                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          499                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          499                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        50180                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        50180                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        50180                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        50180                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.213931                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.213931                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.441455                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441455                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.165939                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165939                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.058116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.058116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.290953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.290953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.290953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.290953                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51068.049148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51068.049148                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74316.823443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74316.823443                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 66728.070175                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 66728.070175                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  9258.793103                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9258.793103                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 63009.320274                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63009.320274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 63009.320274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63009.320274                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        62545                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          394                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1571                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.812222                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1237                       # number of writebacks
system.cpu1.dcache.writebacks::total             1237                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5146                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5146                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         6466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6466                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11612                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11612                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1955                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1033                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2988                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2988                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122376525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122376525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     89359711                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     89359711                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2055500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2055500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       224995                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       224995                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    211736236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    211736236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    211736236                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    211736236                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       899500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       899500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       899500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       899500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.058898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.060811                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060811                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.058224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.058224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.058116                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.058116                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.059546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.059546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059546                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 62596.687980                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62596.687980                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 86505.044530                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86505.044530                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 51387.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51387.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  7758.448276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7758.448276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 70862.194110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70862.194110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 70862.194110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70862.194110                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224875                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224875                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2269                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.478602                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              39149                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2269                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.253856                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   157.519045                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.959557                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.307654                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.691327                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            71332                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           71332                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31860                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31860                       # number of overall hits
system.cpu1.icache.overall_hits::total          31860                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2671                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2671                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2671                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2671                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2671                       # number of overall misses
system.cpu1.icache.overall_misses::total         2671                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    147827595                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    147827595                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    147827595                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    147827595                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    147827595                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    147827595                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        34531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        34531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        34531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        34531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        34531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        34531                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077351                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077351                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077351                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077351                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077351                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077351                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55345.411831                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55345.411831                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55345.411831                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55345.411831                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55345.411831                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55345.411831                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          720                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          401                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          401                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          401                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          401                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          401                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          401                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2270                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2270                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2270                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2270                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2270                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2270                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    123503111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    123503111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    123503111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    123503111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    123503111                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    123503111                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.065738                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.065738                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.065738                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.065738                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.065738                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.065738                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54406.656828                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54406.656828                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54406.656828                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54406.656828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54406.656828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54406.656828                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               759786000     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 562000      0.07%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 997000      0.13%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6226500      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           767571500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          342.724716                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.376077                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    37.348639                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.596438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.072947                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.669384                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5840                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5840                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data         1025                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1025                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           29                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1257                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1257                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1257                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1257                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          127                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            6                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          135                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           135                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          135                       # number of overall misses
system.cpu2.dcache.overall_misses::total          135                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      7237679                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      7237679                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       476003                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       476003                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       376246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       376246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       115502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       115502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7713682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7713682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7713682                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7713682                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1392                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1392                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1392                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1392                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.110243                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.110243                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.096983                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.096983                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.096983                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.096983                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56989.598425                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56989.598425                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 59500.375000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59500.375000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 37624.600000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37624.600000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 19250.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19250.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 57138.385185                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57138.385185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 57138.385185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57138.385185                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   136.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           58                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            5                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           59                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           59                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      4860528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      4860528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       363747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       363747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       290252                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       290252                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       106498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       106498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5224275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5224275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5224275                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5224275                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.059896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.059896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.054598                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054598                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.054598                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054598                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 70442.434783                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70442.434783                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 51963.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51963.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 58050.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58050.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 17749.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17749.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 68740.460526                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 68740.460526                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 68740.460526                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 68740.460526                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              166                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11829                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              166                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.259036                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   421.500242                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    90.499758                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.823243                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.176757                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2518                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2518                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          968                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            968                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          968                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             968                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          968                       # number of overall hits
system.cpu2.icache.overall_hits::total            968                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          208                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          208                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          208                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           208                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          208                       # number of overall misses
system.cpu2.icache.overall_misses::total          208                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     12670111                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12670111                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     12670111                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12670111                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     12670111                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12670111                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1176                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1176                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1176                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1176                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1176                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1176                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.176871                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.176871                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.176871                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.176871                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.176871                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.176871                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60913.995192                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60913.995192                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60913.995192                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60913.995192                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60913.995192                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60913.995192                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           42                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           42                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           42                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          166                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          166                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10290855                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10290855                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10290855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10290855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10290855                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10290855                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.141156                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.141156                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.141156                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.141156                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.141156                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.141156                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61993.102410                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61993.102410                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61993.102410                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61993.102410                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61993.102410                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61993.102410                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1350021500     96.75%     96.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 649000      0.05%     96.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 560500      0.04%     96.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               44091500      3.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1395322500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1215847000     85.61%     85.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           204447000     14.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12216                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.460840                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129526                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12216                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.602980                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   184.573425                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   304.887415                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.360495                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.595483                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955978                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           773761                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          773761                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84168                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84168                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35579                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35579                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1244                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1244                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1264                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1264                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119747                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119747                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119747                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119747                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16386                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16386                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51489                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51489                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67875                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67875                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67875                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67875                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1017224488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1017224488                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3987164375                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3987164375                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     13805498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13805498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       258505                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       258505                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5004388863                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5004388863                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5004388863                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5004388863                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100554                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100554                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187622                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187622                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187622                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187622                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.162957                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162957                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591365                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591365                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142069                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142069                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019395                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019395                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.361765                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.361765                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.361765                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.361765                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62078.877578                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62078.877578                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77437.207462                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77437.207462                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 67016.980583                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 67016.980583                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 10340.200000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10340.200000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73729.486011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73729.486011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73729.486011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73729.486011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       294231                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          214                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5087                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.839788                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7591                       # number of writebacks
system.cpu3.dcache.writebacks::total             7591                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10907                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10907                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44710                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44710                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55617                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55617                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55617                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55617                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5479                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5479                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12258                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12258                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    387589012                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    387589012                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    615505629                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    615505629                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6633752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6633752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       220995                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       220995                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003094641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003094641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003094641                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003094641                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054488                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054488                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077859                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077859                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072414                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072414                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019395                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019395                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065333                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065333                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065333                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065333                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70740.830809                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70740.830809                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90795.932881                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90795.932881                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 63178.590476                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63178.590476                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8839.800000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8839.800000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81831.835618                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81831.835618                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81831.835618                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81831.835618                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5919                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.243083                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107957                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5919                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.239061                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   213.197271                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   298.045812                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.416401                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.582121                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998522                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           204032                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          204032                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91854                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91854                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91854                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91854                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91854                       # number of overall hits
system.cpu3.icache.overall_hits::total          91854                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7200                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7200                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7200                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7200                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7200                       # number of overall misses
system.cpu3.icache.overall_misses::total         7200                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    431516839                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    431516839                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    431516839                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    431516839                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    431516839                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    431516839                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        99054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        99054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        99054                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        99054                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        99054                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        99054                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.072688                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.072688                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.072688                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.072688                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.072688                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.072688                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59932.894306                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59932.894306                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59932.894306                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59932.894306                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59932.894306                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59932.894306                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1463                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    44.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1276                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1276                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1276                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1276                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1276                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5924                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5924                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5924                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5924                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5924                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5924                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    349088123                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    349088123                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    349088123                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    349088123                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    349088123                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    349088123                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.059806                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.059806                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.059806                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.059806                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.059806                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.059806                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58927.772282                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58927.772282                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58927.772282                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58927.772282                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58927.772282                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58927.772282                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25809                       # number of replacements
system.l2.tags.tagsinuse                  2489.652325                       # Cycle average of tags in use
system.l2.tags.total_refs                        7952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.308110                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      959.618849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        53.032155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       146.157135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.450678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        25.858189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        18.730766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         8.200943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         8.143818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   230.618745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   143.981439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    97.464368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   105.795571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     3.605740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     4.439641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   322.320419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   361.233868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.008921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.022048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.131226                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    727765                       # Number of tag accesses
system.l2.tags.data_accesses                   727765                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          626                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          538                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1039                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          592                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           58                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           17                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2082                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1111                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6063                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11640                       # number of Writeback hits
system.l2.Writeback_hits::total                 11640                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   457                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          714                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1039                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          635                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           17                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2082                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1349                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6520                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          626                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          714                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1039                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          635                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           58                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           17                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2082                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1349                       # number of overall hits
system.l2.overall_hits::total                    6520                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2894                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2056                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1231                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          108                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3834                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4373                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15783                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9254                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2894                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3872                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3834                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10859                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25037                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2894                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3872                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1231                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2189                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          108                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           50                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3834                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10859                       # number of overall misses
system.l2.overall_misses::total                 25037                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    245324000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    195074250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    110248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    115648000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      9484250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      4738250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    321207000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    375792500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1377516750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       155495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       155995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       435987                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       188494                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    170149750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     87169750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       199750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    605244748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     862763998                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    245324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    365224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    110248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    202817750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      9484250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      4938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    321207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    981037248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2240280748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    245324000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    365224000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    110248500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    202817750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      9484250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      4938000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    321207000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    981037248                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2240280748                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21846                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11641                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11641                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               50                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9711                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5916                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12208                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31557                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5916                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12208                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31557                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.822159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.792598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.542291                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.676679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.650602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.738462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.648073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.797411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.722466                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000086                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000086                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.840000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.911647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.956697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.964604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952940                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.822159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.844309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.542291                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.775142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.650602                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.746269                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.648073                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.889499                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.793390                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.822159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.844309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.542291                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.775142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.650602                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.746269                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.648073                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.889499                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.793390                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84769.868694                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94880.471790                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89560.113729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93339.790153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87817.129630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 98713.541667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83778.560250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85934.713012                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87278.511690                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  8892.642857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11961.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 15599.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10380.642857                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 12499.600000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 12599.600000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11087.882353                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93694.796256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 91757.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        99875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93315.563984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93231.467257                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84769.868694                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 94324.380165                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89560.113729                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92653.152124                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87817.129630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data        98760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83778.560250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90343.240446                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89478.801294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84769.868694                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 94324.380165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89560.113729                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92653.152124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87817.129630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data        98760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83778.560250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90343.240446                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89478.801294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10439                       # number of writebacks
system.l2.writebacks::total                     10439                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                312                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 312                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                312                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2824                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2041                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3773                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15471                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9254                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24725                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    203888000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    168236250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     89506750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     98752250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3760250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3101500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    269088000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    320508500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1156841500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       251512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       237011                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        92503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       179509                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       760535                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        92505                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        57002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        89505                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       310516                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    147667750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     75381750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       174750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    525089252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    748313502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    203888000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    315904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     89506750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    174134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3760250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3276250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    269088000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    845597752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1905155002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    203888000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    315904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     89506750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    174134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3760250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3276250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    269088000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    845597752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1905155002                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       847000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2954500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       847000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2954500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.802273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.786816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.511454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.667395                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.295181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.523077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.637762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.796317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.708185                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000086                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000086                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.911647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.956697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.964604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952940                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.802273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.841038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.511454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.769122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.295181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.537313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.637762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.889007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.802273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.841038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.511454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.769122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.295181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.537313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.637762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.889007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.783503                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72198.300283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82428.343949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77094.530577                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80811.988543                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76739.795918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91220.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71319.374503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73393.290589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74774.836791                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17965.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18231.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18500.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17950.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18107.976190                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19000.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17901                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18265.647059                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81314.840308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79349.210526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        87375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80957.331483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80863.788848                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72198.300283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81904.070521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77094.530577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80172.191529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76739.795918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91006.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71319.374503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77913.733714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77053.791790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72198.300283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81904.070521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77094.530577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80172.191529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76739.795918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91006.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71319.374503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77913.733714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77053.791790                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211035.714286                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211035.714286                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15471                       # Transaction distribution
system.membus.trans_dist::ReadResp              15470                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10440                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              151                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              62                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9253                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9251                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  60208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2250304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2250416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2250416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              172                       # Total snoops (count)
system.membus.snoop_fanout::samples             35410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35410                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            83718500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          131368447                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          64709                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        52069                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         4000                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        51332                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          18412                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.868464                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4170                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          200                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54835                       # DTB read hits
system.switch_cpus0.dtb.read_misses               443                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11571                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31635                       # DTB write hits
system.switch_cpus0.dtb.write_misses               61                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  23                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5592                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               86470                       # DTB hits
system.switch_cpus0.dtb.data_misses               504                       # DTB misses
system.switch_cpus0.dtb.data_acv                   23                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17163                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13193                       # ITB hits
system.switch_cpus0.itb.fetch_misses              192                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  16                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13385                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  705919                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       127801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                316098                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              64709                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        22582                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               288400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10138                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4469                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41862                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       425944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.742112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.091115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          367239     86.22%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            5072      1.19%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6878      1.61%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            4057      0.95%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9919      2.33%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2793      0.66%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3424      0.80%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1582      0.37%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24980      5.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       425944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447782                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94534                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       279595                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            41179                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6208                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4427                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3860                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          653                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        267039                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2116                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4427                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98523                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          85379                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       126779                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            43078                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        67757                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        252862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          839                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4158                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          9575                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         50485                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       171634                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       317120                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       316887                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          211                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113695                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57939                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5817                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          994                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41164                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        51506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8190                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4192                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            228905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7129                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           219223                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          396                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        69544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4818                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       425944                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.514676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.250109                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       338139     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33961      7.97%     87.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17602      4.13%     91.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13331      3.13%     94.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12102      2.84%     97.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5798      1.36%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3081      0.72%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1259      0.30%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          671      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       425944                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            447      5.70%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4980     63.46%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2420     30.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       125509     57.25%     57.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          186      0.08%     57.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           52      0.02%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57716     26.33%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32439     14.80%     98.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        219223                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.310550                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7847                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035795                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       871915                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       305463                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       201419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          718                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          460                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          323                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        226684                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            386                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2352                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16432                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5873                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        11028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4427                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          22136                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53424                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       240499                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1393                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        51506                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34631                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5569                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        53154                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4302                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       215099                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        55440                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4124                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4465                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               87200                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           29722                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31760                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.304708                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                203132                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               201742                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            96229                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           124242                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.285786                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.774529                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        70333                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3955                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       413405                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.409666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       354678     85.79%     85.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26814      6.49%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10193      2.47%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4643      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4239      1.03%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2017      0.49%     97.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1886      0.46%     97.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1608      0.39%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7327      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       413405                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       169358                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        169358                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63832                       # Number of memory references committed
system.switch_cpus0.commit.loads                35074                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23400                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           163345                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.69%      1.69% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97881     57.80%     59.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        36051     21.29%     80.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29041     17.15%     98.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.96%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       169358                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7327                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              643063                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             492007                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              417115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             166489                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               166489                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.240034                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.240034                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235847                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235847                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          278337                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         141106                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              173                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12626                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2917                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          54766                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45948                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2515                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35765                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16545                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    46.260310                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3122                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          169                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               48104                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1081                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3548                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              18939                       # DTB write hits
system.switch_cpus1.dtb.write_misses              167                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1214                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               67043                       # DTB hits
system.switch_cpus1.dtb.data_misses              1248                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4762                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               7997                       # ITB hits
system.switch_cpus1.itb.fetch_misses              385                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8382                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  460673                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                269183                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              54766                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19667                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               232759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8078                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7362                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            34531                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       334773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.804076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.155364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          285425     85.26%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2401      0.72%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7158      2.14%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2900      0.87%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8512      2.54%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1876      0.56%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5210      1.56%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1250      0.37%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           20041      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       334773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.118883                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.584326                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67804                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       223540                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34678                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5036                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3714                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2344                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          334                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        218700                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1076                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3714                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           71253                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51287                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131787                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36245                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        40486                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        204006                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           678                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1210                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         28871                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       139786                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       243958                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       243719                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          163                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       103130                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36656                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10154                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39533                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        20828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         6178                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2405                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            183145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           185464                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          526                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        45761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        23006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4757                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       334773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.553999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       261337     78.06%     78.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24654      7.36%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14834      4.43%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14444      4.31%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13817      4.13%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2956      0.88%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1769      0.53%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          548      0.16%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          414      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       334773                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            117      1.44%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5876     72.17%     73.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2149     26.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       107136     57.77%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          119      0.06%     57.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        52064     28.07%     85.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        19599     10.57%     96.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6511      3.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        185464                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.402594                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8142                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043901                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       713692                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       235637                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       164492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          677                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          324                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          302                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        193239                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            361                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          751                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11593                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3268                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        15160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3714                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        36580                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       194314                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39779                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        20828                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5475                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        36425                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          253                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3323                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       182307                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        49767                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3157                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4364                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               69084                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24771                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             19317                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.395741                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                166871                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               164794                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            74336                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            92230                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.357724                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.805985                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        45758                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         3009                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       326116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.450812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.432290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       272897     83.68%     83.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25518      7.82%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11411      3.50%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2875      0.88%     95.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2173      0.67%     96.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1646      0.50%     97.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1379      0.42%     97.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          880      0.27%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7337      2.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       326116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       147017                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        147017                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 45746                       # Number of memory references committed
system.switch_cpus1.commit.loads                28186                       # Number of loads committed
system.switch_cpus1.commit.membars               1087                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20622                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           141181                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1429                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2835      1.93%      1.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        90690     61.69%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          107      0.07%     63.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     63.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        29273     19.91%     83.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        17573     11.95%     95.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6511      4.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       147017                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7337                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              504882                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             394334                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              664038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             144188                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               144188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.194947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.194947                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.312994                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.312994                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          226781                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         118918                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15326                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4448                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2087                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1552                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          216                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1705                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            388                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    22.756598                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            177                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1254                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                350                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1604                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                148                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            150                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   20010                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8647                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2087                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          565                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            490                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1176                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.914736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.297980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7863     83.18%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              78      0.83%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             280      2.96%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             115      1.22%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             211      2.23%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              84      0.89%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              73      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              30      0.32%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             719      7.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.104298                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432134                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3316                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4710                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1107                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          111                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           208                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          112                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6521                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          102                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           208                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3401                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            493                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3830                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1135                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          385                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5962                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           240                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4320                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6807                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6805                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1616                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2704                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          187                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              693                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          238                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           50                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4332                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           30                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9453                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.458267                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.119442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7490     79.23%     79.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          876      9.27%     88.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          462      4.89%     93.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          251      2.66%     96.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          205      2.17%     98.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           92      0.97%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           47      0.50%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.24%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            7      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9453                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              8      6.15%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            92     70.77%     76.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           30     23.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2497     57.64%     57.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.16%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1364     31.49%     89.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          370      8.54%     97.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4332                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.216492                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                130                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030009                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18277                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8595                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4462                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           35                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          956                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          223                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           208                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            468                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5507                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1559                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          479                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          232                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          222                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4115                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1261                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          217                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1614                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             669                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               353                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.205647                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3943                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3872                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1793                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2270                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.193503                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.789868                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3163                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          200                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.264537                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.977571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7839     88.51%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          485      5.48%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          261      2.95%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           95      1.07%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           48      0.54%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           38      0.43%     98.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           21      0.24%     99.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.19%     99.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           53      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2343                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2343                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   859                       # Number of memory references committed
system.switch_cpus2.commit.loads                  603                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               436                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2241                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.55%      0.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1347     57.49%     58.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.21%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          628     26.80%     85.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     10.93%     95.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.01%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2343                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           53                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14282                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11608                       # The number of ROB writes
system.switch_cpus2.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1102471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2330                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.587983                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.587983                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.116442                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.116442                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4826                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2923                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads          10110                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            81                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         135049                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110452                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7383                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        87722                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          52580                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    59.939354                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8477                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          251                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123023                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1738                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46746                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94044                       # DTB write hits
system.switch_cpus3.dtb.write_misses              979                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18841                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217067                       # DTB hits
system.switch_cpus3.dtb.data_misses              2717                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65587                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38239                       # ITB hits
system.switch_cpus3.itb.fetch_misses              543                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38782                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1472941                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       250706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                775830                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             135049                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61057                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               821130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19314                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        21594                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            99055                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1103513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.703055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.010678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          956554     86.68%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9942      0.90%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17511      1.59%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11850      1.07%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29830      2.70%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6787      0.62%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10217      0.93%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5817      0.53%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           55005      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1103513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091687                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.526722                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          179326                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       802185                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87929                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25214                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8858                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7455                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          817                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        673024                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2480                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8858                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          191511                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         366115                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       258533                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100124                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       178371                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        641673                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          869                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20808                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          6940                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        131560                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       426120                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       847354                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       844418                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2607                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294031                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          132081                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15590                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1980                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158234                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23006                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13564                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            590264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12913                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           554850                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1196                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       159238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1103513                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.502803                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.232799                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       879743     79.72%     79.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        87413      7.92%     87.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        44011      3.99%     91.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36742      3.33%     94.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27154      2.46%     97.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15950      1.45%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8198      0.74%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2781      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1521      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1103513                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            818      4.21%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10332     53.13%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8298     42.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       316731     57.08%     57.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          542      0.10%     57.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1195      0.22%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130492     23.52%     81.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96145     17.33%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        554850                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.376695                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19448                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035051                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2225886                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       758877                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       516490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7970                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4078                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3814                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        569698                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4146                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5096                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36742                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          568                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12644                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19597                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8858                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         136005                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       203002                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       614908                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120652                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101108                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1123                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       201402                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          568                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8623                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       546551                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125273                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8298                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11731                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220482                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72955                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95209                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.371061                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525169                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520304                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256259                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           351524                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353242                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728994                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       155150                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7807                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1077318                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.420672                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.336303                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       913262     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74298      6.90%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28964      2.69%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13753      1.28%     95.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16446      1.53%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5099      0.47%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5572      0.52%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4390      0.41%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15534      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1077318                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453198                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453198                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172374                       # Number of memory references committed
system.switch_cpus3.commit.loads                83910                       # Number of loads committed
system.switch_cpus3.commit.membars               2407                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58901                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435565                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257650     56.85%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86317     19.05%     78.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88531     19.53%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453198                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15534                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1661849                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1243156                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 369428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              909219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443934                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.317928                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.317928                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.301393                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.301393                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          738991                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         351501                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2539                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17942                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7527                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22436                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22435                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11641                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             156                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9747                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       225280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       473112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       145280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       259936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       378624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1267176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2764720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             796                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44076    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33686000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5843881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8010232                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3640388                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4864240                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            277645                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            132475                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9643877                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20105501                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018395                       # Number of seconds simulated
sim_ticks                                 18394683000                       # Number of ticks simulated
final_tick                               2282010477000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5322799                       # Simulator instruction rate (inst/s)
host_op_rate                                  5322798                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              789149418                       # Simulator tick rate (ticks/s)
host_mem_usage                                 750100                       # Number of bytes of host memory used
host_seconds                                    23.31                       # Real time elapsed on the host
sim_insts                                   124071744                       # Number of instructions simulated
sim_ops                                     124071744                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        16448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       198528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       274496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      7829760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        58560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        39424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10775296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       198528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2332928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        58560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2615040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8083520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8083520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         4289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        36452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       122340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1360393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       894171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     10792684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     14922573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    126826214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    425653435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      3183529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2143228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            6959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585783185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1360393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     10792684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    126826214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      3183529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        142162820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       439448725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            439448725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       439448725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1360393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       894171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     10792684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     14922573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    126826214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    425653435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      3183529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2143228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           6959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025231911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      168364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151457                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10755840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8588352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10775296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9693248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17267                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          379                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8116                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        52                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   18394614500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    159                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.637479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.221006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.103455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26806     44.56%     44.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12609     20.96%     65.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4062      6.75%     72.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1894      3.15%     75.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1449      2.41%     77.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          847      1.41%     79.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          937      1.56%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          690      1.15%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10857     18.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.842871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.862553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1061     14.42%     14.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            841     11.43%     25.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3338     45.37%     71.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           921     12.52%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           386      5.25%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           206      2.80%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           118      1.60%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            82      1.11%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            79      1.07%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            65      0.88%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            47      0.64%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            44      0.60%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           50      0.68%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           22      0.30%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.22%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.22%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.30%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           13      0.18%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           13      0.18%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            7      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.240179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.723832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.533047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          7284     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            18      0.24%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             4      0.05%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.03%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.01%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.08%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.10%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            3      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7357                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3907551228                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7058676228                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  840300000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23250.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42000.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       584.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       466.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    526.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   131281                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110829                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57515.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                276280200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                150748125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               816933000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              489291840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1355820960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7156648395                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6177279750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            16423002270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            791.149621                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  10165988750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     614380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7618277500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                318684240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                173885250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               872882400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              512218080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1355820960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7163004465                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6171704250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            16568199645                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            798.144252                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  10170246507                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     614380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7614448993                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       818                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     281     36.16%     36.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.51%     36.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     19      2.45%     39.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     39.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    472     60.75%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 777                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      281     48.03%     48.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.68%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      19      3.25%     51.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.17%     52.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     280     47.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  585                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             18867706500     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3156000      0.02%     99.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                7825500      0.04%     99.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1518500      0.01%     99.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              142271500      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         19022478000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.593220                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.752896                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  730     91.94%     91.94% # number of callpals executed
system.cpu0.kern.callpal::rdps                     41      5.16%     97.10% # number of callpals executed
system.cpu0.kern.callpal::rti                      23      2.90%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   794                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               24                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              312                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          489.970440                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5986                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              312                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.185897                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data            1                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.970440                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.001953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.955020                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.956974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           138752                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          138752                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        22449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          22449                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10291                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10291                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          374                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          374                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          227                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          227                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        32740                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           32740                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        32740                       # number of overall hits
system.cpu0.dcache.overall_hits::total          32740                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          886                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          243                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           43                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           57                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1129                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1129                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1129                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1129                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     45969957                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     45969957                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10409838                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10409838                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2012999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2012999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1234031                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1234031                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     56379795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     56379795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     56379795                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     56379795                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        23335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        23335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10534                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10534                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          284                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          284                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        33869                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        33869                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        33869                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        33869                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037969                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023068                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023068                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.103118                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.103118                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.200704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.033334                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033334                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.033334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033334                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51884.827314                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51884.827314                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42838.839506                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42838.839506                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 46813.930233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46813.930233                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 21649.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21649.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49937.816652                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49937.816652                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49937.816652                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49937.816652                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.941176                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    43.846154                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu0.dcache.writebacks::total              135                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           83                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          568                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          568                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          568                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          568                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           56                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          336                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          336                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          142                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          142                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          478                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          478                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     24516268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24516268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      6291674                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6291674                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1149969                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1149969                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     30807942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30807942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     30807942                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30807942                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     75401000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     75401000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     31766500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     31766500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    107167500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    107167500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.017184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.015189                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015189                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.086331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.086331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.197183                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.197183                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.016564                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016564                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.016564                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016564                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 61137.825436                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61137.825436                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 39322.962500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39322.962500                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 44097.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44097.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 20535.160714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20535.160714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 54916.117647                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54916.117647                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 54916.117647                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54916.117647                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224407.738095                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224407.738095                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223707.746479                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223707.746479                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224199.790795                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224199.790795                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              966                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9558                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              966                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.894410                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            55982                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           55982                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        26377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          26377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        26377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           26377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        26377                       # number of overall hits
system.cpu0.icache.overall_hits::total          26377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1131                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1131                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1131                       # number of overall misses
system.cpu0.icache.overall_misses::total         1131                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     59589849                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     59589849                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     59589849                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     59589849                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     59589849                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     59589849                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        27508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        27508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        27508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        27508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        27508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        27508                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.041115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.041115                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.041115                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.041115                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.041115                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.041115                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52687.753316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52687.753316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52687.753316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52687.753316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52687.753316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52687.753316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          165                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          165                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          165                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          966                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          966                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          966                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          966                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          966                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     49895379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     49895379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     49895379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     49895379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     49895379                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     49895379                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.035117                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.035117                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.035117                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.035117                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.035117                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.035117                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51651.531056                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51651.531056                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51651.531056                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51651.531056                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51651.531056                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51651.531056                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1089                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     279     38.06%     38.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     19      2.59%     40.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.14%     40.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    434     59.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 733                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      279     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      19      3.29%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.17%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     278     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  577                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             17544538500     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8304500      0.05%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1329500      0.01%     99.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               84369000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         17638541500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.640553                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.787176                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      1.92%      2.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.26%      2.31% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  671     86.03%     88.33% # number of callpals executed
system.cpu1.kern.callpal::rdps                     38      4.87%     93.21% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.13%     93.33% # number of callpals executed
system.cpu1.kern.callpal::rti                      42      5.38%     98.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.15%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   780                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               38                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 20                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   22                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.605263                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.050000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.575000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         264172500     59.67%     59.67% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           178539500     40.33%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5610                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          496.144787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             160664                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5610                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            28.638859                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   496.144787                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.969033                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.969033                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           779358                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          779358                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       105575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         105575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        59853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         59853                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          761                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          761                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          663                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          663                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       165428                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          165428                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       165428                       # number of overall hits
system.cpu1.dcache.overall_hits::total         165428                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10059                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10059                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        16139                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16139                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          297                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          297                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           56                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        26198                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         26198                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        26198                       # number of overall misses
system.cpu1.dcache.overall_misses::total        26198                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    564724132                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    564724132                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   1131458612                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1131458612                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     19020249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     19020249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       957520                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       957520                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1696182744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1696182744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1696182744                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1696182744                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       115634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       115634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        75992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        75992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          719                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          719                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       191626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       191626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       191626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       191626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.086990                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.086990                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.212378                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.212378                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.280718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.280718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.077886                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.077886                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.136714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.136714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56141.180237                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56141.180237                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70107.107751                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70107.107751                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 64041.242424                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64041.242424                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 17098.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17098.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64744.741736                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64744.741736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64744.741736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64744.741736                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        92186                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1815                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2124                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.402072                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.625000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3269                       # number of writebacks
system.cpu1.dcache.writebacks::total             3269                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6726                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6726                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        13738                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        13738                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20464                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20464                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3333                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3333                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2401                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5734                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5734                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           21                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           21                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           21                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           21                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    217401279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    217401279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    185607250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    185607250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      7952501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7952501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       874980                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       874980                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    403008529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    403008529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    403008529                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    403008529                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      4728000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      4728000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      4728000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      4728000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.028824                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028824                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.031595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.118147                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118147                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.076495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.076495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.029923                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.029923                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.029923                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.029923                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65226.906391                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65226.906391                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77304.144107                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77304.144107                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 63620.008000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63620.008000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 15908.727273                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15908.727273                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 70284.012731                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70284.012731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 70284.012731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70284.012731                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225142.857143                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225142.857143                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225142.857143                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225142.857143                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4214                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.996538                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             124628                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4214                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            29.574751                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.996538                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           209056                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          209056                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        97441                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          97441                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        97441                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           97441                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        97441                       # number of overall hits
system.cpu1.icache.overall_hits::total          97441                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4978                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4978                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4978                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4978                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4978                       # number of overall misses
system.cpu1.icache.overall_misses::total         4978                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    339926303                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    339926303                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    339926303                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    339926303                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    339926303                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    339926303                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       102419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       102419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       102419                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       102419                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       102419                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       102419                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.048604                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.048604                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.048604                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.048604                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.048604                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.048604                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68285.717758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68285.717758                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68285.717758                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68285.717758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68285.717758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68285.717758                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          652                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          761                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          761                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          761                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          761                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          761                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          761                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4217                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4217                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4217                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4217                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4217                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4217                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    287908419                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    287908419                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    287908419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    287908419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    287908419                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    287908419                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.041174                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.041174                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.041174                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.041174                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.041174                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.041174                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68273.279346                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68273.279346                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68273.279346                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68273.279346                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68273.279346                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68273.279346                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     12066                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2955     42.26%     42.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     32      0.46%     42.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     19      0.27%     42.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     43.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3986     57.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6993                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2952     49.57%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      32      0.54%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      19      0.32%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2951     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5955                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             17444071500     91.69%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               32776500      0.17%     91.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               11033500      0.06%     91.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 389500      0.00%     91.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1536190000      8.07%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         19024461000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998985                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.740341                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.851566                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      1.44%      1.44% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      1.92%      3.37% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.48%      3.85% # number of syscalls executed
system.cpu2.kern.syscall::17                       89     42.79%     46.63% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      1.44%     48.08% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      0.96%     49.04% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.48%     49.52% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.48%     50.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.48%     50.48% # number of syscalls executed
system.cpu2.kern.syscall::71                      100     48.08%     98.56% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.48%     99.04% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.48%     99.52% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.48%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   208                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  169      1.90%      1.94% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.08%      2.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5879     66.00%     68.03% # number of callpals executed
system.cpu2.kern.callpal::rdps                    204      2.29%     70.32% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     70.33% # number of callpals executed
system.cpu2.kern.callpal::rti                    1062     11.92%     82.25% # number of callpals executed
system.cpu2.kern.callpal::callsys                 226      2.54%     84.79% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.02%     84.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1352     15.18%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8907                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1230                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1008                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1007                      
system.cpu2.kern.mode_good::user                 1008                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.818699                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.900357                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       19231987500     91.43%     91.43% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1802472000      8.57%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     169                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           136395                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.204886                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1106549                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           136395                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.112827                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     7.484695                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.720190                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.014619                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.979922                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994541                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8105817                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8105817                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       631207                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         631207                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       441014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        441014                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        13065                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        13065                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14005                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14005                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1072221                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1072221                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1072221                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1072221                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       137269                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       137269                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       753905                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       753905                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1732                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1732                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           70                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       891174                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        891174                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       891174                       # number of overall misses
system.cpu2.dcache.overall_misses::total       891174                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9826197228                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9826197228                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  58266520864                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  58266520864                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     99093937                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     99093937                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       757014                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       757014                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  68092718092                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  68092718092                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  68092718092                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  68092718092                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       768476                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       768476                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1194919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1194919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        14797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        14797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14075                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14075                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1963395                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1963395                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1963395                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1963395                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.178625                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.178625                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.630926                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.630926                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.117051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.117051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004973                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004973                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.453894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.453894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.453894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.453894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 71583.512869                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71583.512869                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77286.290533                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77286.290533                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 57213.589492                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 57213.589492                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 10814.485714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10814.485714                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 76407.882290                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76407.882290                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 76407.882290                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76407.882290                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4256518                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2975                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            64530                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.961847                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    92.968750                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       105340                       # number of writebacks
system.cpu2.dcache.writebacks::total           105340                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        99295                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        99295                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       656071                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       656071                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          618                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          618                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       755366                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       755366                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       755366                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       755366                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37974                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37974                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        97834                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        97834                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1114                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1114                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       135808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       135808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       135808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       135808                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          330                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          330                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          573                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          573                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          903                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          903                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2834085526                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2834085526                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   8981432791                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8981432791                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     61490813                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     61490813                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       651986                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       651986                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  11815518317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11815518317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  11815518317                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11815518317                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     54318500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     54318500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     95583500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     95583500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    149902000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    149902000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.049415                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.049415                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.081875                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081875                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.075286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004973                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004973                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.069170                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069170                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.069170                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069170                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 74632.262232                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74632.262232                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 91802.776039                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91802.776039                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 55198.216338                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55198.216338                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9314.085714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9314.085714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87001.636995                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87001.636995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87001.636995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87001.636995                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164601.515152                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164601.515152                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166812.390925                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 166812.390925                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 166004.429679                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 166004.429679                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            73983                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.714745                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             738607                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            73983                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             9.983469                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.021761                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   504.692984                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013714                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.985728                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999443                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1758797                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1758797                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       761310                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         761310                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       761310                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          761310                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       761310                       # number of overall hits
system.cpu2.icache.overall_hits::total         761310                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        81076                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        81076                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        81076                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         81076                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        81076                       # number of overall misses
system.cpu2.icache.overall_misses::total        81076                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4116924656                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4116924656                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4116924656                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4116924656                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4116924656                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4116924656                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       842386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       842386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       842386                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       842386                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       842386                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       842386                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.096246                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.096246                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.096246                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.096246                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.096246                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.096246                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50778.586215                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50778.586215                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50778.586215                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50778.586215                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50778.586215                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50778.586215                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2869                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    40.408451                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         7050                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7050                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         7050                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7050                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         7050                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7050                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        74026                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        74026                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        74026                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        74026                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        74026                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        74026                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3638208323                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3638208323                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3638208323                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3638208323                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3638208323                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3638208323                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.087877                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.087877                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.087877                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.087877                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.087877                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.087877                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49147.709224                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49147.709224                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49147.709224                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49147.709224                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49147.709224                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49147.709224                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       518                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     150     31.85%     31.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     19      4.03%     35.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.64%     36.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    299     63.48%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 471                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      150     46.73%     46.73% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      19      5.92%     52.65% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.93%     53.58% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     149     46.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  321                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             18194544000     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                7240000      0.04%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2232000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               61853500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         18265869500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.498328                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.681529                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.61%      0.61% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  429     86.84%     87.45% # number of callpals executed
system.cpu3.kern.callpal::rdps                     41      8.30%     95.75% # number of callpals executed
system.cpu3.kern.callpal::rti                      21      4.25%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   494                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               24                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          440.622366                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4999                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.829235                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   440.622366                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.860591                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.860591                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            96803                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           96803                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        14866                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          14866                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6040                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6040                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          131                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           80                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        20906                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           20906                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        20906                       # number of overall hits
system.cpu3.dcache.overall_hits::total          20906                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1197                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1197                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1538                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1538                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           49                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           50                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2735                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2735                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2735                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     67441427                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     67441427                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     99571485                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     99571485                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1950499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1950499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       856519                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       856519                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    167012912                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    167012912                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    167012912                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    167012912                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        16063                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        16063                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         7578                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         7578                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        23641                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        23641                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        23641                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        23641                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.074519                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.074519                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.202956                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.202956                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.272222                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.272222                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.384615                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.384615                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.115689                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.115689                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.115689                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.115689                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56342.044277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56342.044277                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64740.887516                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64740.887516                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 39806.102041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39806.102041                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 17130.380000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17130.380000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 61065.050091                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61065.050091                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 61065.050091                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 61065.050091                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6215                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          281                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.072165                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    46.833333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          401                       # number of writebacks
system.cpu3.dcache.writebacks::total              401                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          469                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          469                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1216                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1216                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            9                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1685                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1685                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1685                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1685                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          728                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          728                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          322                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           40                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           50                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1050                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1050                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1050                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1050                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           34                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           34                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           38                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           38                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45921033                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45921033                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18561724                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18561724                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1486251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1486251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       782981                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       782981                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     64482757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     64482757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     64482757                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     64482757                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      6756500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      6756500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      7375500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      7375500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.045322                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.045322                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.042491                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042491                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.384615                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.384615                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.044414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.044414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044414                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 63078.342033                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 63078.342033                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 57645.105590                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57645.105590                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 37156.275000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37156.275000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 15659.620000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15659.620000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 61412.149524                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 61412.149524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 61412.149524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 61412.149524                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 198720.588235                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 198720.588235                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 194092.105263                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 194092.105263                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1659                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.961138                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12997                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1659                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.834237                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.961138                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999924                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999924                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            30170                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           30170                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        12293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          12293                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        12293                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           12293                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        12293                       # number of overall hits
system.cpu3.icache.overall_hits::total          12293                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1962                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1962                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1962                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1962                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1962                       # number of overall misses
system.cpu3.icache.overall_misses::total         1962                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    114602830                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    114602830                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    114602830                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    114602830                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    114602830                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    114602830                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        14255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        14255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        14255                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        14255                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        14255                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        14255                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.137636                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.137636                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.137636                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.137636                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.137636                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.137636                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58411.228338                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58411.228338                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58411.228338                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58411.228338                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58411.228338                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58411.228338                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    12.375000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          302                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          302                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          302                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          302                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          302                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1660                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1660                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1660                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1660                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1660                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1660                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     96192147                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     96192147                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     96192147                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     96192147                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     96192147                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     96192147                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.116450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.116450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.116450                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.116450                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.116450                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.116450                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57947.076506                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57947.076506                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 57947.076506                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57947.076506                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 57947.076506                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57947.076506                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 736                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25922                       # Transaction distribution
system.iobus.trans_dist::WriteResp                770                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          442                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3061                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1613325                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               336000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               26000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              557000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1248000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           146504835                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2108000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25287083                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                25219                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25219                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226971                       # Number of tag accesses
system.iocache.tags.data_accesses              226971                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           67                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               67                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        25152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        25152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           67                       # number of demand (read+write) misses
system.iocache.demand_misses::total                67                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           67                       # number of overall misses
system.iocache.overall_misses::total               67                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8526936                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8526936                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   5454965816                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   5454965816                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8526936                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8526936                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8526936                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8526936                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             67                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           67                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           67                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127267.701493                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127267.701493                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216880.002226                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216880.002226                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 127267.701493                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 127267.701493                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 127267.701493                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 127267.701493                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         48690                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 7222                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.741900                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           67                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           67                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4977000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4977000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   4146959918                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   4146959918                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4977000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4977000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4977000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4977000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 74283.582090                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74283.582090                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164875.950938                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164875.950938                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74283.582090                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74283.582090                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74283.582090                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74283.582090                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    174486                       # number of replacements
system.l2.tags.tagsinuse                  2432.495640                       # Cycle average of tags in use
system.l2.tags.total_refs                       58680                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174486                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.336302                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      791.715077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    15.042785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    13.378034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    84.697196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    82.277410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   994.719429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   395.274076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    33.803046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    21.588587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.048322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.005022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.060713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.024126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.148468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.077271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5600863                       # Number of tag accesses
system.l2.tags.data_accesses                  5600863                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          473                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data           90                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          980                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          832                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        37494                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         9699                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          633                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          141                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   50342                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           109145                       # number of Writeback hits
system.l2.Writeback_hits::total                109145                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         4005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4233                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          473                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           93                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          980                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        37494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        13704                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          149                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54575                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          473                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           93                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          980                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1049                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        37494                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        13704                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          633                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          149                       # number of overall hits
system.l2.overall_hits::total                   54575                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          493                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          243                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        36490                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        28735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1027                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          455                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 72941                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                273                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               94                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        93621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95882                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        36490                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       122356                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1027                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          645                       # number of demand (read+write) misses
system.l2.demand_misses::total                 168823                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          493                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          272                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3233                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4307                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        36490                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       122356                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1027                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          645                       # number of overall misses
system.l2.overall_misses::total                168823                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     43902000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     24139000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    273310000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    211873250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   3169886742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2749606570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     87819500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     44574250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6605111312                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       215997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       281492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       448987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        94498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1040974                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       157996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       129496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       381989                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      2628750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    178462998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   8830822493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16500250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9028414491                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     43902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     26767750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    273310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    390336248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   3169886742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  11580429063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     87819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     61074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15633525803                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     43902000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     26767750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    273310000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    390336248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   3169886742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  11580429063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     87819500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     61074500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15633525803                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4213                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        73984                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        38434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123283                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       109145                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            109145                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              293                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        97626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100115                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          966                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        73984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       136060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1660                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               223398                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          966                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        73984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       136060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1660                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              223398                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.510352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.729730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.767387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.731353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.493215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.747645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.618675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.763423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.591655                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.973214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.982759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.959184                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931741                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.921569                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.906250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.903940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.958976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.959596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957719                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.510352                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.745205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.767387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.804145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.493215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.899280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.618675                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.812343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.755705                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.510352                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.745205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.767387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.804145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.493215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.899280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.618675                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.812343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.755705                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 89050.709939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 99337.448560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84537.581194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93542.273731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86870.012113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 95688.413781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85510.710808                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 97965.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90554.164489                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1981.623853                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4938.456140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  7483.116667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2010.595745                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3813.091575                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  4787.757576                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2624.916667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  8633.066667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1431.772727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4063.712766                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 90646.551724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87396.179236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94325.231444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 86843.421053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94161.724735                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 89050.709939                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 98410.845588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84537.581194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90628.337126                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86870.012113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 94645.371400                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85510.710808                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 94689.147287                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92603.056473                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 89050.709939                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 98410.845588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84537.581194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90628.337126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86870.012113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 94645.371400                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85510.710808                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 94689.147287                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92603.056473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               101153                       # number of writebacks
system.l2.writebacks::total                    101153                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          102                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          132                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           28                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                443                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 443                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                443                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          391                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        36459                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        28727                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          915                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            72498                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           273                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           94                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        93621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95882                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        36459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       122348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            168380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        36459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       122348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           168380                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          336                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          330                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          670                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          142                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           21                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          573                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           34                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          770                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          478                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           21                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          903                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           38                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1440                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     30865000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     20174750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    224511250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    182302000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   2708785258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2389583680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     67766250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     36237000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5660225188                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1983077                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1075030                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1095549                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       878526                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5032182                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       589531                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       437020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       271514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       399019                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1697084                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2268750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    153161002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   7676229507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14153750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7845813009                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     30865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     22443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    224511250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    335463002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2708785258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  10065813187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     67766250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     50390750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13506038197                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     30865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     22443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    224511250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    335463002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2708785258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  10065813187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     67766250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     50390750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13506038197                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     70710500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     49698500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    120972000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     29919500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      4438000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     88134500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      6284000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    128776000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    100630000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      4438000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    137833000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      6847000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    249748000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.404762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.687688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.736055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.726187                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.492796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.747437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.551205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.716443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.588062                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.973214                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.982759                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.810811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.959184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931741                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.921569                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.906250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.903940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.958976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.959596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957719                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.404762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.706849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.736055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.801158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.492796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.899221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.551205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.777078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.753722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.404762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.706849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.736055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.801158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.492796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.899221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.551205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.777078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.753722                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78938.618926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88099.344978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72399.629152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81059.137394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74296.751365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83182.500087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 74061.475410                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84864.168618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78074.225330                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18193.366972                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18860.175439                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18259.150000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18692.042553                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18432.901099                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17864.575758                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18209.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18100.933333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18137.227273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18054.085106                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 78232.758621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75005.387855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 81992.603230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 74493.421053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81827.798846                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 78938.618926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 86990.310078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 72399.629152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78178.280587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74296.751365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 82271.987993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 74061.475410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 81670.583468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80211.653385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 78938.618926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 86990.310078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 72399.629152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78178.280587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74296.751365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 82271.987993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 74061.475410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 81670.583468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80211.653385                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210447.916667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150601.515152                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 180555.223881                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210700.704225                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211333.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153812.390925                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 184823.529412                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 167241.558442                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210523.012552                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211333.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152638.981174                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 180184.210526                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 173436.111111                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               73236                       # Transaction distribution
system.membus.trans_dist::ReadResp              73234                       # Transaction distribution
system.membus.trans_dist::WriteReq                770                       # Transaction distribution
system.membus.trans_dist::WriteResp               770                       # Transaction distribution
system.membus.trans_dist::Writeback            126305                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              496                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            222                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             379                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95878                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95870                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       438988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       441867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 517392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3219584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3219584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3061                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17248896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17251957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20471541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              419                       # Total snoops (count)
system.membus.snoop_fanout::samples            322111                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  322111    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              322111                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2568499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           972167863                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25570917                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          892496037                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          64347                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        52671                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          920                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        53883                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          13396                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    24.861273                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4952                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           53                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               25739                       # DTB read hits
system.switch_cpus0.dtb.read_misses                75                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              75                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              12080                       # DTB write hits
system.switch_cpus0.dtb.write_misses               14                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             14                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               37819                       # DTB hits
system.switch_cpus0.dtb.data_misses                89                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              89                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               5140                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           5140                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  429859                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        56037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                194472                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              64347                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        18348                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               317622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           3928                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          321                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          535                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            27508                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       376479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.516555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.749337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          338617     89.94%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            3091      0.82%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5812      1.54%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3629      0.96%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            4944      1.31%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2354      0.63%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2762      0.73%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1408      0.37%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           13862      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       376479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.149693                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452409                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           39281                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       307010                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            25117                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3187                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1884                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2978                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           80                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        149099                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1884                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           41286                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         105322                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       193105                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            26318                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         8564                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        138595                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3408                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           446                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            24                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        96286                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       159703                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       159680                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        79218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           17045                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5591                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          367                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            28444                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        28051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        13368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10988                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4976                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            125806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         8887                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           120869                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          295                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        27526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        11985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       376479                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.321051                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.998548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       322893     85.77%     85.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        25340      6.73%     92.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        11159      2.96%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         5746      1.53%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         5839      1.55%     98.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2429      0.65%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1680      0.45%     99.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          752      0.20%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          641      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       376479                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            727     20.12%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1702     47.11%     67.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1184     32.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        77465     64.09%     64.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          193      0.16%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        27450     22.71%     86.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        12438     10.29%     97.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3323      2.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        120869                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.281183                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3613                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029892                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       622125                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       162458                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       117586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        124482                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1164                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         5857                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2382                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          172                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1884                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         103408                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1238                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       136035                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        28051                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        13368                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7146                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1807                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       118959                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        25830                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1910                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1342                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               37944                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           20441                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             12114                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.276740                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                118277                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               117586                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            60719                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            80558                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.273546                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.753730                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        28279                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2421                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1658                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       371585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.289761                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.122706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       331768     89.28%     89.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        18187      4.89%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         7412      1.99%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4266      1.15%     97.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2491      0.67%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1915      0.52%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          670      0.18%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          705      0.19%     98.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         4171      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       371585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       107671                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        107671                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 33174                       # Number of memory references committed
system.switch_cpus0.commit.loads                22188                       # Number of loads committed
system.switch_cpus0.commit.membars               1232                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             18463                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           103392                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         4287                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          533      0.50%      0.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        69205     64.27%     64.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          165      0.15%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        23420     21.75%     86.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        11025     10.24%     96.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3323      3.09%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       107671                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         4171                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              503028                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             276799                       # The number of ROB writes
system.switch_cpus0.timesIdled                    657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  53380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            37615216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             107138                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               107138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.012199                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.012199                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.249240                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.249240                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          143688                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          87102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads         130841                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2537                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         119811                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        90448                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5421                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        86262                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          58965                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    68.355707                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          10370                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          213                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              141503                       # DTB read hits
system.switch_cpus1.dtb.read_misses               685                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           87182                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              81208                       # DTB write hits
system.switch_cpus1.dtb.write_misses              106                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  35                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          49422                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              222711                       # DTB hits
system.switch_cpus1.dtb.data_misses               791                       # DTB misses
system.switch_cpus1.dtb.data_acv                   38                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          136604                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              66237                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1138                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          67375                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  988412                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       208202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                726171                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             119811                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        69335                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               375865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          14252                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               198                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          405                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        70485                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          456                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           102419                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       662776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.095651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.394798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          518482     78.23%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           14321      2.16%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17623      2.66%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           15571      2.35%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           21660      3.27%     88.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10396      1.57%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10347      1.56%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            5819      0.88%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           48557      7.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       662776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.121216                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.734685                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          174115                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       352360                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           120967                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8835                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          6499                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         9506                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          641                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        680082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2064                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          6499                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          179997                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          87972                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       179359                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           123478                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        85471                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        660906                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          548                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          7452                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         11435                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         59782                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       459687                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       846034                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       845590                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          396                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       374695                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           84994                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         8892                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1089                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            58658                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       138365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        85778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15757                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        11443                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            618633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        10856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           601161                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          564                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       104306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        53197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         7786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       662776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.907035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.608967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       442587     66.78%     66.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        66326     10.01%     76.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        49967      7.54%     84.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        40612      6.13%     90.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        30461      4.60%     95.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15048      2.27%     97.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10728      1.62%     98.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         4763      0.72%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2284      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       662776                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1474     10.68%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8340     60.41%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3992     28.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       367141     61.07%     61.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          334      0.06%     61.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           57      0.01%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       145456     24.20%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82471     13.72%     99.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5693      0.95%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        601161                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.608209                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              13806                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022966                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1878246                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       733542                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       577186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         1223                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          667                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          536                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        614298                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            663                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        13029                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23576                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9003                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          6499                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          30759                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        45411                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       641995                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       138365                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        85778                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9045                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        45159                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         6493                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       595147                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       142390                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         6015                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                12506                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              223810                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           86892                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             81420                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.602124                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                579940                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               577722                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           302212                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           397596                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.584495                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.760098                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       105521                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3070                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5883                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       645062                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.829354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.936669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       475528     73.72%     73.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        75223     11.66%     85.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        22997      3.57%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        14091      2.18%     91.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        12743      1.98%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         5964      0.92%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6224      0.96%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4977      0.77%     95.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27315      4.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       645062                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       534985                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        534985                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                191564                       # Number of memory references committed
system.switch_cpus1.commit.loads               114789                       # Number of loads committed
system.switch_cpus1.commit.membars               1184                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             77086                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               475                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           518264                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         7507                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         9804      1.83%      1.83% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       326120     60.96%     62.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          289      0.05%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       115973     21.68%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        77057     14.40%     98.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5693      1.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       534985                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        27315                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1254203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1298800                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 325636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            34285367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             525187                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               525187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.882019                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.882019                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.531344                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.531344                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          783791                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         415246                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              351                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             165                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         131355                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4344                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        1096830                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       900248                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        30315                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       766110                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         374177                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    48.841159                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          77798                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1687                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              896618                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4354                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   31                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          363753                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1235118                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4509                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         271302                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             2131736                       # DTB hits
system.switch_cpus2.dtb.data_misses              8863                       # DTB misses
system.switch_cpus2.dtb.data_acv                   59                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          635055                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             292817                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1422                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 118                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         294239                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                15571781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      2866064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               6704707                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1096830                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       451975                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              8362014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          97068                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                40                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         2279                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        39819                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        14952                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           842387                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        26598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     11333795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.591568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.893989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        10134781     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           71408      0.63%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           97801      0.86%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           73833      0.65%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          281027      2.48%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           49439      0.44%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           59093      0.52%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           40967      0.36%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          525446      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     11333795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.070437                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.430568                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1953609                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8395026                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           683454                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       257219                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44487                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        64170                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4096                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       6004423                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        13355                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44487                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2071664                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3682218                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2706795                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           822909                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2005722                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       5828162                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5719                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         63609                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         36739                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1700956                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      3403070                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7490813                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7359733                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       118824                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      2941244                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          461812                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       162242                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17843                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1729851                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       862278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1271057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116633                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        86436                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           5220909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       132707                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          5187209                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        10913                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       618155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       285965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        86192                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     11333795                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.457676                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.247993                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      9360194     82.59%     82.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       788559      6.96%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       334078      2.95%     92.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       289711      2.56%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       213293      1.88%     96.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       173364      1.53%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       102041      0.90%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        51317      0.45%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        21238      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     11333795                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10784      5.65%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            8      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            2      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            1      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            3      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         65871     34.49%     40.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       114302     59.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        22322      0.43%      0.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      2804697     54.07%     54.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         7178      0.14%     54.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     54.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        58187      1.12%     55.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp          216      0.00%     55.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        33668      0.65%     56.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult          524      0.01%     56.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv        11165      0.22%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       933087     17.99%     74.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1246925     24.04%     98.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        69240      1.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       5187209                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.333116                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             190976                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.036817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     21561288                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      5798328                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      4855250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       348814                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       176690                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       173918                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       5181226                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         174637                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        31916                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       123408                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3302                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        60428                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          408                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       120373                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44487                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         394007                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      3143891                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      5732913                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       862278                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1271057                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       108095                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      3138451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3302                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        29351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        41654                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      5148187                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       904128                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        39022                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               379297                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2144352                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          595566                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1240224                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.330610                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               5047018                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              5029168                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          2008622                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2557779                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.322967                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.785299                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       635902                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        46515                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        38334                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     11222646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.453133                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.449968                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      9594281     85.49%     85.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       655344      5.84%     91.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       252731      2.25%     93.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       147432      1.31%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       193706      1.73%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        55124      0.49%     97.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        48451      0.43%     97.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        63521      0.57%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       212056      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     11222646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      5085347                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       5085347                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1949493                       # Number of memory references committed
system.switch_cpus2.commit.loads               738864                       # Number of loads committed
system.switch_cpus2.commit.membars              19999                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            550799                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            173332                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          4579795                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        57453                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       372223      7.32%      7.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2562908     50.40%     57.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         6975      0.14%     57.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     57.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        57881      1.14%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp          169      0.00%     59.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        33644      0.66%     59.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult          460      0.01%     59.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        11161      0.22%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       758863     14.92%     74.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1211823     23.83%     98.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        69240      1.36%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      5085347                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       212056                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            16690685                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           11554548                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4237986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            22477369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            4735445                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              4735445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.288346                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.288346                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.304104                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.304104                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7060082                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        3049365                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           117472                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          115729                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         362453                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         77774                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          20253                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        14975                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1580                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        15687                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           8616                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    54.924460                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1995                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          134                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               17039                       # DTB read hits
system.switch_cpus3.dtb.read_misses               102                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             142                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               8843                       # DTB write hits
system.switch_cpus3.dtb.write_misses               22                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             22                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               25882                       # DTB hits
system.switch_cpus3.dtb.data_misses               124                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             164                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1030                       # ITB hits
system.switch_cpus3.itb.fetch_misses              574                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1604                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  264252                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        54709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                103318                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              20253                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        10611                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                52604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4398                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          290                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        45406                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          570                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            14255                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       155778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.663239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.933230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          135047     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1578      1.01%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            3800      2.44%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1547      0.99%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            3347      2.15%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1371      0.88%     94.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1141      0.73%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1166      0.75%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            6781      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       155778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076643                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.390983                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           44917                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        90457                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            17356                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1092                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1956                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1240                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         94446                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1013                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1956                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           46265                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          19472                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        64923                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            17076                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6086                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         89779                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           243                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           512                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2308                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        61507                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       108138                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       108049                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        42632                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           18875                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3118                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          225                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            12881                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        19041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         9981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2987                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1724                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             80313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            74383                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          173                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        24555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        11590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3565                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       155778                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477494                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.162184                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       123338     79.18%     79.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        13572      8.71%     87.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         7945      5.10%     92.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         4188      2.69%     95.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         3524      2.26%     97.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1773      1.14%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          878      0.56%     99.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          352      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          208      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       155778                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             84      4.93%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           974     57.16%     62.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          646     37.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        44948     60.43%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          186      0.25%     60.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           18      0.02%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        17957     24.14%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         9141     12.29%     97.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         2133      2.87%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         74383                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.281485                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1704                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022908                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       306102                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       109356                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        71148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          319                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          165                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          148                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         75916                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            171                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          715                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5701                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2218                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          138                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1956                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13852                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5322                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        85841                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        19041                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         9981                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         4123                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            87                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         5218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          584                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2006                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        72721                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        17161                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1662                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 1000                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               26061                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           11455                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              8900                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.275196                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 71739                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                71296                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            33019                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            43339                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.269803                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.761877                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        25110                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1855                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       151411                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.400671                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.232662                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       127123     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        11152      7.37%     91.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         5203      3.44%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2687      1.77%     96.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1640      1.08%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          902      0.60%     98.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          600      0.40%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          455      0.30%     98.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1649      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       151411                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        60666                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         60666                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 21103                       # Number of memory references committed
system.switch_cpus3.commit.loads                13340                       # Number of loads committed
system.switch_cpus3.commit.membars                265                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              9706                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            58469                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1196                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          380      0.63%      0.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        36608     60.34%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          161      0.27%     61.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        13605     22.43%     83.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         7768     12.80%     96.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         2133      3.52%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        60666                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1649                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              235205                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             175928                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 108474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            36267487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              60286                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                60286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.383306                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.383306                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.228138                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.228138                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           91581                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          51226                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         129051                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1427                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             125354                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            125285                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               770                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              770                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           109145                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        25187                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             504                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           230                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            734                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100218                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       148009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       380290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                561386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        32673                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       269696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       552168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4734912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15451568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       106240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21285749                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27031                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           361409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.069877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 336155     93.01%     93.01% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  25254      6.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             361409                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          277607500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1551121                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1248089                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6970330                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           9379021                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         118121173                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         220502731                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2696353                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1692011                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.141418                       # Number of seconds simulated
sim_ticks                                141417738000                       # Number of ticks simulated
final_tick                               2423428215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 565272                       # Simulator instruction rate (inst/s)
host_op_rate                                   565272                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66846902                       # Simulator tick rate (ticks/s)
host_mem_usage                                 759316                       # Number of bytes of host memory used
host_seconds                                  2115.55                       # Real time elapsed on the host
sim_insts                                  1195859292                       # Number of instructions simulated
sim_ops                                    1195859292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     24991232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      9149120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     23842368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     13445312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     43871040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     24717952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     51063424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      6917888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          198000256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     24991232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     23842368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     43871040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     51063424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     143768064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     28715648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28715648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       390488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       142955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       372537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       210083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       685485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       386218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       797866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       108092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3093754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        448682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             448682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    176719218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     64695703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    168595314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     95075145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    310223036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    174786787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    361082172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     48918107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           13577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1400109058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    176719218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    168595314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    310223036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    361082172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1016619740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       203055489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203055489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       203055489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    176719218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     64695703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    168595314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     95075145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    310223036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    174786787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    361082172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     48918107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          13577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1603164548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3093756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494890                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3093756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              197023552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  976832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29349312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               198000384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31672960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  15263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36311                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1472                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            189341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            517591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             68729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            183699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            206391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            172202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            239195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           141851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            86097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           206459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           219529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           116385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25302                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       417                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  141417803000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3093756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1569064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  855935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  362111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  170008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   72804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   29432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1040426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.574447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.478207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.640212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       512345     49.24%     49.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       241797     23.24%     72.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        99785      9.59%     82.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52485      5.04%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34748      3.34%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21966      2.11%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16419      1.58%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11372      1.09%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        49509      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1040426                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.837299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.848864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          14430     51.02%     51.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5410     19.13%     70.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3027     10.70%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         2156      7.62%     88.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1421      5.02%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          743      2.63%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          475      1.68%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          240      0.85%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          152      0.54%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           74      0.26%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           55      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           34      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           33      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           19      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.174553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.420366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         28232     99.81%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            39      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             8      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28285                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  54194548261                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            111916292011                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15392465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17604.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36354.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1393.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1400.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2206856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  289786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      39407.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4759927200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2597182500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             14822979600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1932601680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          10592287680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         100684865835                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8983307250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           144373151745                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            890.245584                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4056550500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4722120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  132635203250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3700181520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2018948250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10876850400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2040007680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          10592287680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          98076010320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          11271777000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           138576062850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            854.499099                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7940657750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4722120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  128750928000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     119                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     20730                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1221     30.60%     30.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    145      3.63%     34.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     76      1.90%     36.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2548     63.86%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3990                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1221     47.00%     47.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     145      5.58%     52.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      76      2.93%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1156     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2598                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            139321112000     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              132845000      0.09%     99.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               72558500      0.05%     99.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1325628500      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        140852144000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.453689                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.651128                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::3                         6     75.00%     87.50% # number of syscalls executed
system.cpu0.kern.syscall::17                        1     12.50%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     8                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   21      0.48%      0.48% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   71      1.64%      2.12% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3394     78.17%     80.29% # number of callpals executed
system.cpu0.kern.callpal::rdps                    310      7.14%     87.43% # number of callpals executed
system.cpu0.kern.callpal::rti                     378      8.71%     96.13% # number of callpals executed
system.cpu0.kern.callpal::callsys                  43      0.99%     97.12% # number of callpals executed
system.cpu0.kern.callpal::rdunique                125      2.88%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4342                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              447                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                240                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                239                      
system.cpu0.kern.mode_good::user                  240                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.534676                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.697234                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       87360138000     54.60%     54.60% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         72638099000     45.40%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      71                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           204682                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.014899                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           40882983                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           204682                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           199.739024                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.027079                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.987820                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000053                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.986304                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986357                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        168517470                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       168517470                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     31458562                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31458562                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      9816464                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9816464                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2761                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2761                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     41275026                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41275026                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     41275026                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41275026                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       527209                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       527209                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       268539                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       268539                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1026                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1026                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          577                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          577                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       795748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        795748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       795748                       # number of overall misses
system.cpu0.dcache.overall_misses::total       795748                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35557728420                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35557728420                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  20172322120                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20172322120                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     58293731                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     58293731                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      6390099                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6390099                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  55730050540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  55730050540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  55730050540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  55730050540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     31985771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31985771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     10085003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10085003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3291                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3291                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     42070774                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     42070774                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     42070774                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     42070774                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016483                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016483                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026628                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026628                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.270927                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.270927                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.175327                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.175327                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018915                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018915                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018915                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018915                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 67445.222711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67445.222711                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75118.780214                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75118.780214                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 56816.501949                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 56816.501949                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 11074.694974                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11074.694974                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 70034.798127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70034.798127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 70034.798127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70034.798127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1497409                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3304                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22672                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             43                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.046621                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.837209                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        98717                       # number of writebacks
system.cpu0.dcache.writebacks::total            98717                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       379346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       379346                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       210315                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       210315                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       589661                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       589661                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       589661                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       589661                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       147863                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       147863                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        58224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        58224                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          823                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          823                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          577                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          577                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       206087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       206087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       206087                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       206087                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           52                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           52                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          270                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          270                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          322                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          322                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10168102324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10168102324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   4300531389                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4300531389                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     43557506                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     43557506                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      5525901                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5525901                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14468633713                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14468633713                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14468633713                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14468633713                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     11645000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     11645000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     59783000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     59783000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     71428000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     71428000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.005773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.217322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.217322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.175327                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.175327                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004899                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004899                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004899                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004899                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 68767.050067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68767.050067                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73861.833419                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73861.833419                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 52925.280680                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52925.280680                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  9576.951473                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9576.951473                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 70206.435695                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70206.435695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 70206.435695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70206.435695                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223942.307692                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223942.307692                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 221418.518519                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221418.518519                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 221826.086957                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 221826.086957                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1221020                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.962606                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16374732                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1221020                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            13.410699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.962606                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999927                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36509185                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36509185                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16360424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16360424                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16360424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16360424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16360424                       # number of overall hits
system.cpu0.icache.overall_hits::total       16360424                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1283656                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1283656                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1283656                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1283656                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1283656                       # number of overall misses
system.cpu0.icache.overall_misses::total      1283656                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  49232099184                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  49232099184                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  49232099184                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  49232099184                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  49232099184                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  49232099184                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     17644080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17644080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     17644080                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17644080                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     17644080                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17644080                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.072753                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.072753                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.072753                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.072753                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.072753                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.072753                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38353.031641                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38353.031641                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38353.031641                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38353.031641                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38353.031641                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38353.031641                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13077                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              326                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.113497                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        62629                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        62629                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        62629                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        62629                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        62629                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        62629                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1221027                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1221027                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1221027                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1221027                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1221027                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1221027                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  44718323229                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  44718323229                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  44718323229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  44718323229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  44718323229                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  44718323229                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.069203                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.069203                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.069203                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.069203                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.069203                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.069203                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36623.533492                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36623.533492                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36623.533492                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36623.533492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36623.533492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36623.533492                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     125                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     55285                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1101     31.69%     31.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    145      4.17%     35.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     73      2.10%     37.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2155     62.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3474                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1101     46.77%     46.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     145      6.16%     52.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      73      3.10%     56.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1035     43.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2354                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            140514774000     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              132940500      0.09%     99.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               54665000      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              904474000      0.64%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        141606853500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.480278                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.677605                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::3                         6     85.71%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.08%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   32      0.85%      0.93% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.03%      0.96% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2892     77.20%     78.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                    296      7.90%     86.07% # number of callpals executed
system.cpu1.kern.callpal::rti                     365      9.74%     95.81% # number of callpals executed
system.cpu1.kern.callpal::callsys                  35      0.93%     96.74% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%     96.77% # number of callpals executed
system.cpu1.kern.callpal::rdunique                121      3.23%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3746                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              259                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                241                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                137                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                248                      
system.cpu1.kern.mode_good::user                  241                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.957529                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.051095                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.778650                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2180235500      1.37%      1.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         84469868500     53.19%     54.56% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         72152579000     45.44%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           315038                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          491.859372                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           54630024                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           315038                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           173.407729                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   491.859372                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.960663                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.960663                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        226821840                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       226821840                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     44144751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       44144751                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     10986668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10986668                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     55131419                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        55131419                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     55131419                       # number of overall hits
system.cpu1.dcache.overall_hits::total       55131419                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1185222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1185222                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       304163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       304163                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          823                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          823                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          308                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          308                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1489385                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1489385                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1489385                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1489385                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  76966956781                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  76966956781                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  21733476798                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21733476798                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     53809996                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     53809996                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      2485036                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2485036                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  98700433579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  98700433579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  98700433579                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  98700433579                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     45329973                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45329973                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     11290831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     11290831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     56620804                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56620804                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     56620804                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56620804                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026147                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.026939                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026939                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.268779                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.268779                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.120548                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.120548                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026305                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026305                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.026305                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026305                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64938.852621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64938.852621                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71453.387815                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71453.387815                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 65382.741191                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 65382.741191                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  8068.298701                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8068.298701                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66269.254477                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66269.254477                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66269.254477                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66269.254477                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1565067                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4728                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24418                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.094807                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.517241                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       119282                       # number of writebacks
system.cpu1.dcache.writebacks::total           119282                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       939154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       939154                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       234310                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       234310                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          269                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          269                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1173464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1173464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1173464                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1173464                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       246068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       246068                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        69853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        69853                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          554                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          554                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          305                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          305                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       315921                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       315921                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       315921                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       315921                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          233                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          233                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          237                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          237                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  16054908022                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16054908022                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   4887527625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4887527625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     35178752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35178752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      2028964                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2028964                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  20942435647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  20942435647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  20942435647                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  20942435647                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       621500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       621500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     51527500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     51527500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     52149000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     52149000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.006187                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006187                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.180927                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.180927                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.119374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.119374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005580                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005580                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005580                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005580                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65245.818319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65245.818319                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69968.757605                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69968.757605                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 63499.552347                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63499.552347                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6652.340984                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6652.340984                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 66290.103054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66290.103054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 66290.103054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66290.103054                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data       155375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       155375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 221148.068670                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221148.068670                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 220037.974684                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 220037.974684                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1170152                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.988382                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22070138                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1170152                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.860916                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.988382                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47795947                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47795947                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     22072694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22072694                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     22072694                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22072694                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     22072694                       # number of overall hits
system.cpu1.icache.overall_hits::total       22072694                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1240198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1240198                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1240198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1240198                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1240198                       # number of overall misses
system.cpu1.icache.overall_misses::total      1240198                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  47161351568                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  47161351568                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  47161351568                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  47161351568                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  47161351568                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  47161351568                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     23312892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23312892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     23312892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23312892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     23312892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23312892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.053198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.053198                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.053198                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.053198                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.053198                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.053198                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 38027.275941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38027.275941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 38027.275941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38027.275941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 38027.275941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38027.275941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        13566                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              419                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.377088                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        70035                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        70035                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        70035                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        70035                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        70035                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        70035                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1170163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1170163                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1170163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1170163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1170163                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1170163                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  42566946862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  42566946862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  42566946862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  42566946862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  42566946862                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  42566946862                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.050194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.050194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.050194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.050194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.050194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.050194                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36376.937967                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36376.937967                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 36376.937967                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36376.937967                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 36376.937967                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36376.937967                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     373                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     21742                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3960     39.17%     39.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     29      0.29%     39.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    145      1.43%     40.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     78      0.77%     41.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5899     58.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               10111                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3921     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      29      0.36%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     145      1.79%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      78      0.96%     51.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3933     48.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8106                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            137983624500     97.58%     97.58% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               35775000      0.03%     97.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              144642000      0.10%     97.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               62247000      0.04%     97.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3175644500      2.25%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        141401933000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.990152                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.666723                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.801701                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         4      5.13%      5.13% # number of syscalls executed
system.cpu2.kern.syscall::3                        30     38.46%     43.59% # number of syscalls executed
system.cpu2.kern.syscall::17                       12     15.38%     58.97% # number of syscalls executed
system.cpu2.kern.syscall::71                       24     30.77%     89.74% # number of syscalls executed
system.cpu2.kern.syscall::74                        8     10.26%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    78                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   80      0.72%      0.72% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  116      1.04%      1.76% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.01%      1.77% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 8614     77.55%     79.33% # number of callpals executed
system.cpu2.kern.callpal::rdps                    405      3.65%     82.97% # number of callpals executed
system.cpu2.kern.callpal::rti                    1278     11.51%     94.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                 114      1.03%     95.51% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     95.52% # number of callpals executed
system.cpu2.kern.callpal::rdunique                498      4.48%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11107                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1394                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1176                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1176                      
system.cpu2.kern.mode_good::user                 1176                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.843615                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.915175                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       18940897000     13.40%     13.40% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        122461036000     86.60%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     116                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           444634                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.724279                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           82646951                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           444634                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           185.876363                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.724279                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997508                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997508                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          339                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        342127496                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       342127496                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     63055101                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63055101                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     19829532                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19829532                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12188                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12188                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        13860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        13860                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     82884633                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        82884633                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     82884633                       # number of overall hits
system.cpu2.dcache.overall_hits::total       82884633                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1265392                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1265392                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1239616                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1239616                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3729                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3729                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          812                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          812                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2505008                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2505008                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2505008                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2505008                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  95142317783                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  95142317783                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  95631236608                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  95631236608                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    218377462                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    218377462                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      7130106                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7130106                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 190773554391                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 190773554391                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 190773554391                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 190773554391                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     64320493                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     64320493                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     21069148                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     21069148                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     85389641                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     85389641                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     85389641                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     85389641                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019673                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019673                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.058836                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058836                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.234278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.234278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.055344                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.055344                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.029336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.029336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029336                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 75188.019035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75188.019035                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77145.855336                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77145.855336                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 58561.936712                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 58561.936712                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8780.918719                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8780.918719                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 76156.864326                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76156.864326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 76156.864326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76156.864326                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9754628                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        15725                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           138870                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.242875                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   115.625000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       224294                       # number of writebacks
system.cpu2.dcache.writebacks::total           224294                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       986473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       986473                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      1073722                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1073722                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1176                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1176                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2060195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2060195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2060195                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2060195                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       278919                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       278919                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       165894                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       165894                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2553                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2553                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          808                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          808                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       444813                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       444813                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       444813                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       444813                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          560                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          560                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          979                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          979                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1539                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1539                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  22525941508                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  22525941508                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  15206381639                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15206381639                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    126477764                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    126477764                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      5919394                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5919394                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  37732323147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37732323147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  37732323147                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37732323147                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    109324500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    109324500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    194518500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    194518500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    303843000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    303843000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.007874                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.007874                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.160395                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.160395                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.055071                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.055071                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80761.588519                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80761.588519                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 91663.240618                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91663.240618                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 49540.839796                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49540.839796                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7325.982673                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7325.982673                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84827.383973                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84827.383973                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84827.383973                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84827.383973                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 195222.321429                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 195222.321429                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 198691.011236                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 198691.011236                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 197428.849903                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 197428.849903                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2476349                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.820131                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           26637889                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2476349                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.756920                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.820131                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999649                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         60764825                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        60764825                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     26638775                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26638775                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     26638775                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26638775                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     26638775                       # number of overall hits
system.cpu2.icache.overall_hits::total       26638775                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2505437                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2505437                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2505437                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2505437                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2505437                       # number of overall misses
system.cpu2.icache.overall_misses::total      2505437                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  83677231272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  83677231272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  83677231272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  83677231272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  83677231272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  83677231272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     29144212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29144212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     29144212                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29144212                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     29144212                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29144212                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.085967                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.085967                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.085967                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.085967                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.085967                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.085967                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 33398.257977                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33398.257977                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 33398.257977                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33398.257977                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 33398.257977                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33398.257977                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         9372                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              141                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.468085                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        29037                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        29037                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        29037                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        29037                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        29037                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        29037                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      2476400                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      2476400                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      2476400                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      2476400                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      2476400                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      2476400                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  78401295998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  78401295998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  78401295998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  78401295998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  78401295998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  78401295998                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.084971                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.084971                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.084971                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.084971                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.084971                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.084971                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 31659.382974                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31659.382974                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 31659.382974                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31659.382974                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 31659.382974                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31659.382974                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      7927                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1375     33.33%     33.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    145      3.51%     36.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     59      1.43%     38.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2547     61.73%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4126                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1336     46.23%     46.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     145      5.02%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      59      2.04%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1350     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2890                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            140179314500     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              156931000      0.11%     99.10% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               55567000      0.04%     99.14% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1215023500      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        141606836000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.971636                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.530035                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.700436                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu3.kern.syscall::3                         6     85.71%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     7                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  120      2.63%      2.63% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   70      1.54%      4.17% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.02%      4.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3545     77.81%     82.00% # number of callpals executed
system.cpu3.kern.callpal::rdps                    343      7.53%     89.53% # number of callpals executed
system.cpu3.kern.callpal::rti                     402      8.82%     98.35% # number of callpals executed
system.cpu3.kern.callpal::callsys                  22      0.48%     98.84% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.02%     98.86% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 52      1.14%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  4556                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              471                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                348                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                347                      
system.cpu3.kern.mode_good::user                  348                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.736730                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.848596                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       25421499000     15.88%     15.88% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        134667867000     84.12%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      70                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           158247                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.440100                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           62138143                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           158247                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           392.665536                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   510.440100                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.996953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        255105068                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       255105068                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     43768144                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43768144                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19468738                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19468738                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         3004                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3004                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2988                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2988                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     63236882                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        63236882                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     63236882                       # number of overall hits
system.cpu3.dcache.overall_hits::total       63236882                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       209707                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       209707                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       281529                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       281529                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1480                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1480                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          648                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          648                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       491236                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        491236                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       491236                       # number of overall misses
system.cpu3.dcache.overall_misses::total       491236                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14264566543                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14264566543                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  19767856970                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19767856970                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     78119726                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     78119726                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      5458084                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5458084                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  34032423513                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  34032423513                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  34032423513                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  34032423513                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     43977851                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43977851                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19750267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19750267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         4484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         3636                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3636                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     63728118                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     63728118                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     63728118                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     63728118                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004768                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004768                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.014254                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.014254                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.330062                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.330062                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.178218                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.178218                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007708                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007708                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007708                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007708                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68021.413415                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68021.413415                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70216.059340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70216.059340                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 52783.598649                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 52783.598649                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8422.969136                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8422.969136                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69279.172359                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69279.172359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69279.172359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69279.172359                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1446205                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5255                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            23565                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             73                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.370889                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.986301                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        91305                       # number of writebacks
system.cpu3.dcache.writebacks::total            91305                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       105296                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       105296                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       226085                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       226085                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          496                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          496                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       331381                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       331381                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       331381                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       331381                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       104411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       104411                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        55444                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        55444                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          984                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          984                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          647                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          647                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       159855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       159855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       159855                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       159855                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          351                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          351                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          367                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          367                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6957601253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6957601253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   3944635454                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3944635454                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     43908008                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     43908008                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      4494916                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4494916                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10902236707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10902236707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10902236707                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10902236707                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2480000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2480000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     75356500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     75356500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     77836500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     77836500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.002807                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.219447                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.219447                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.177943                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.177943                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002508                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002508                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002508                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002508                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 66636.669058                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 66636.669058                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71146.299942                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71146.299942                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 44621.959350                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44621.959350                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6947.319938                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6947.319938                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 68200.786381                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 68200.786381                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 68200.786381                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 68200.786381                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       155000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       155000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 214690.883191                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 214690.883191                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212088.555858                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 212088.555858                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          2564728                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.990493                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27624505                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          2564728                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.770930                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.990493                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999981                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         63197289                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        63197289                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     27618226                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27618226                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     27618226                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27618226                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     27618226                       # number of overall hits
system.cpu3.icache.overall_hits::total       27618226                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      2698048                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2698048                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      2698048                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2698048                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      2698048                       # number of overall misses
system.cpu3.icache.overall_misses::total      2698048                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  98163608390                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  98163608390                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  98163608390                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  98163608390                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  98163608390                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  98163608390                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     30316274                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30316274                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     30316274                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30316274                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     30316274                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30316274                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.088997                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.088997                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.088997                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.088997                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.088997                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.088997                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 36383.195699                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36383.195699                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 36383.195699                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36383.195699                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 36383.195699                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36383.195699                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        10698                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              317                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.747634                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       133307                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       133307                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       133307                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       133307                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       133307                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       133307                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      2564741                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      2564741                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      2564741                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      2564741                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      2564741                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      2564741                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  88661802766                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  88661802766                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  88661802766                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  88661802766                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  88661802766                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  88661802766                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.084599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.084599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.084599                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.084599                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.084599                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.084599                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34569.495620                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 34569.495620                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 34569.495620                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 34569.495620                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 34569.495620                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 34569.495620                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  728                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 728                       # Transaction distribution
system.iobus.trans_dist::WriteReq               48041                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1833                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   97538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          644                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2968500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2201000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              950000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           269040996                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3099000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            46407105                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                46303                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46303                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416727                       # Number of tag accesses
system.iocache.tags.data_accesses              416727                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        46208                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        46208                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     15897451                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     15897451                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  10482324440                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  10482324440                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     15897451                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     15897451                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     15897451                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     15897451                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 167341.589474                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 167341.589474                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 226850.857860                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 226850.857860                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 167341.589474                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 167341.589474                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 167341.589474                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 167341.589474                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        113349                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                17472                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.487466                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     10888497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     10888497                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   8078345604                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   8078345604                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     10888497                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     10888497                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     10888497                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     10888497                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 114615.757895                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 114615.757895                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 174825.692607                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 174825.692607                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 114615.757895                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 114615.757895                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 114615.757895                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 114615.757895                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3194083                       # number of replacements
system.l2.tags.tagsinuse                  3423.563319                       # Cycle average of tags in use
system.l2.tags.total_refs                     5468980                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3194083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.712222                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      466.397770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   374.824883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   162.928915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   367.302837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   240.417735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   358.937174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   334.376618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   992.056959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   126.320427                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.028467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.022877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.009944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.014674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.021908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.020409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.060550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.208958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          541                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.205444                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 148985553                       # Number of tag accesses
system.l2.tags.data_accesses                148985553                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       812555                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        46631                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       778405                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        83507                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      1785292                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        49550                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst      1747995                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        34421                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5338356                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           533598                       # number of Writeback hits
system.l2.Writeback_hits::total                533598                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  221                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                112                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        13565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        19665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         7484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        13918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54632                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       812555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        60196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       778405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       103172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1785292                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1747995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        48339                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5392988                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       812555                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        60196                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       778405                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       103172                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1785292                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57034                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1747995                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        48339                       # number of overall hits
system.l2.overall_hits::total                 5392988                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       408470                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       100860                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst       391748                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       161813                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       691064                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       229820                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       816735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        69051                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2869561                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          399                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          197                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1085                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              369                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        43766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        50104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       157539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        40777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              292186                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       408470                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       144626                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       391748                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       211917                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       691064                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       387359                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       816735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       109828                       # number of demand (read+write) misses
system.l2.demand_misses::total                3161747                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       408470                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       144626                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       391748                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       211917                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       691064                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       387359                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       816735                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       109828                       # number of overall misses
system.l2.overall_misses::total               3161747                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  34947220146                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   9556726588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst  33204550500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  14933389000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  57164337564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  21824670750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  67718725128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   6513039000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    245862658676                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      2386442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       915476                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2672428                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1330962                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7305308                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       533984                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        93497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       765480                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       773979                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2166940                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   4083354083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   4617348745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  14937829996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   3733944997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27372477821                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  34947220146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  13640080671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  33204550500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  19550737745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  57164337564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  36762500746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  67718725128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  10246983997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     273235136497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  34947220146                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  13640080671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  33204550500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  19550737745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  57164337564                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  36762500746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  67718725128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  10246983997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    273235136497                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      1221025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       147491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst      1170153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       245320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      2476356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       279370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst      2564730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       103472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8207917                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       533598                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            533598                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1306                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            481                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        57331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        69769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       165023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        54695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            346818                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1221025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       204822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1170153                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       315089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      2476356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       444393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      2564730                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       158167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8554735                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1221025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       204822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1170153                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       315089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      2476356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       444393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      2564730                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       158167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8554735                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.334530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.683838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.334784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.659600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.279065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.822637                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.318449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.667340                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.349609                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.751412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.924051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.875556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830781                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.646409                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.851064                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.835616                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.841121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.767152                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.763392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.718141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.954649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.745534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842476                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.334530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.706106                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.334784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.672562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.279065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.871659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.318449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.694380                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369590                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.334530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.706106                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.334784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.672562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.279065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.871659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.318449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.694380                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369590                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85556.393728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94752.395281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84759.974524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 92287.943490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82719.310460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94964.192629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82913.950214                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 94322.153191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85679.537280                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5981.057644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6270.383562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  7791.335277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6756.152284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6733.002765                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  4563.965812                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2337.425000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  6274.426230                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  8599.766667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5872.466125                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93299.686583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 92155.291893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94819.885844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 91569.880006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93681.688448                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85556.393728                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 94312.783808                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84759.974524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92256.580383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82719.310460                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 94905.503024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82913.950214                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93300.287695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86419.038746                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85556.393728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 94312.783808                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84759.974524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92256.580383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82719.310460                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 94905.503024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82913.950214                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93300.287695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86419.038746                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               402475                       # number of writebacks
system.l2.writebacks::total                    402475                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        17980                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         1664                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        19211                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         1828                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         5431                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         1055                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        18869                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         1733                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              67771                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        17980                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         1664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        19211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         1828                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         5431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        18869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               67771                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        17980                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         1664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        19211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         1828                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         5431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        18869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              67771                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst       390490                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        99196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst       372537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       159985                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       685633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       228765                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst       797866                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        67318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2801790                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          343                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1085                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           90                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          369                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        43766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        50104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       157539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        40777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         292186                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       390490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       142962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       372537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       210089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       685633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       386304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       797866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       108095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3093976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       390490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       142962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       372537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       210089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       685633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       386304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       797866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       108095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3093976                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           52                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          560                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          632                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          270                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          233                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          979                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          351                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1833                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          322                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          237                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1539                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          367                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2465                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst  28679808854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   8167401912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst  27059984750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  12767119250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  48140138436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  18888364750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst  56273791622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   5517042250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 205493651824                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      7341313                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      2686110                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      6247799                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      3564176                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19839398                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      2127097                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       729036                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      2232606                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1660584                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6749323                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   3541026917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   3995471755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  12994779504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   3228677503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23759955679                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  28679808854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  11708428829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  27059984750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  16762591005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  48140138436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  31883144254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  56273791622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   8745719753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229253607503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  28679808854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  11708428829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  27059984750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  16762591005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  48140138436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  31883144254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  56273791622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   8745719753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229253607503                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     10903000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       565500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    101481500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2256000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    115206000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     56183500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     48389000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    181630000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     70639000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    356841500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     67086500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     48954500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    283111500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     72895000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    472047500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.319805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.672556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.318366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.652148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.276872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.818860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.311092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.650591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.341352                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.751412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.924051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.875556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.830781                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.646409                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.851064                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.835616                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.841121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.767152                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.763392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.718141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.954649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.745534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842476                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.319805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.697982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.318366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.666761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.276872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.869285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.311092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.683423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.319805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.697982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.318366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.666761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.276872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.869285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.311092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.683423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361668                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73445.693498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82336.000565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72637.039408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79801.976748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70212.691682                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82566.672131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70530.379314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81954.934044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73343.702356                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18399.280702                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18398.013699                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18215.157434                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18092.263959                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18285.159447                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18180.316239                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18225.900000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18300.049180                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18450.933333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18290.848238                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80908.168830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79743.568478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82486.111401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 79178.887682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81317.912833                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 73445.693498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81898.888019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 72637.039408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79788.046994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70212.691682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 82533.818583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70530.379314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80907.717776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74096.763357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 73445.693498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81898.888019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 72637.039408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79788.046994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70212.691682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 82533.818583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70530.379314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80907.717776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74096.763357                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209673.076923                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data       141375                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 181216.964286                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       141000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 182287.974684                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 208087.037037                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 207678.111588                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 185526.046987                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 201250.712251                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194676.213857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 208343.167702                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 206559.071730                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 183958.089669                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 198623.978202                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       191500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             2802517                       # Transaction distribution
system.membus.trans_dist::ReadResp            2802512                       # Transaction distribution
system.membus.trans_dist::WriteReq               1833                       # Transaction distribution
system.membus.trans_dist::WriteResp              1833                       # Transaction distribution
system.membus.trans_dist::Writeback            448682                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        46208                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2495                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2217                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1472                       # Transaction distribution
system.membus.trans_dist::ReadExReq            292223                       # Transaction distribution
system.membus.trans_dist::ReadExResp           292168                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       138749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       138749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6596391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6601330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6740079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5916544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5916544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223756672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    223767100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               229683644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3588                       # Total snoops (count)
system.membus.snoop_fanout::samples           3596592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3596592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3596592                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4730476                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6471347246                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47298895                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        16492450758                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        6439279                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      5208562                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       458470                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3964943                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3332646                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    84.052810                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         440546                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1147                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            35167998                       # DTB read hits
system.switch_cpus0.dtb.read_misses              9849                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   44                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        34925701                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           10232988                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1138                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       10023076                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            45400986                       # DTB hits
system.switch_cpus0.dtb.data_misses             10987                       # DTB misses
system.switch_cpus0.dtb.data_acv                   44                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        44948777                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           17477122                       # ITB hits
system.switch_cpus0.itb.fetch_misses            17437                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 135                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       17494559                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               152383830                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     45479021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             222589978                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            6439279                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      3773192                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             49031723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1171032                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               607                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        11264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       473276                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2724                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          442                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         17644085                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       282534                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     95584573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.328723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.491214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        63756812     66.70%     66.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          883636      0.92%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1351463      1.41%     69.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          672751      0.70%     69.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2493317      2.61%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          632101      0.66%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1035502      1.08%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          433550      0.45%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        24325441     25.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     95584573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.042257                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.460719                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        40122314                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     25840128                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         23487027                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      5568086                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        567018                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       480646                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18647                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     217183406                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50670                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        567018                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        42308907                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       10498317                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2245173                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26784705                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     13180453                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     215249116                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       158621                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       9816312                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1292673                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        814732                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    185825897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    318309277                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    318300166                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         8530                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    167069060                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        18756860                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       167224                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         4562                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27792884                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     36893923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     11270473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     12511370                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      5440828                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         200364837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       188128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        190867656                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        64423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18787157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     16181943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       172717                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     95584573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.996846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.327199                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     39918858     41.76%     41.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13060712     13.66%     55.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10607328     11.10%     66.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7948744      8.32%     74.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6848961      7.17%     82.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5228399      5.47%     87.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6884091      7.20%     94.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2796169      2.93%     97.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2291311      2.40%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     95584573                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4448602     65.19%     65.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        113946      1.67%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2060489     30.19%     97.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       201299      2.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          347      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    143192442     75.02%     75.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1761805      0.92%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       148638      0.08%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          522      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          172      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     35377788     18.54%     94.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     10273258      5.38%     99.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess       112684      0.06%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     190867656                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.252545                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            6824336                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035754                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    483890129                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    219275121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    189548811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       318515                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       162278                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       157624                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     197531820                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         159825                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3102791                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3730700                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2964                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        97954                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1181525                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        38037                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        52002                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        567018                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7191069                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       651010                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    212231773                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       195813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     36893923                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     11270473                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       179799                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       540529                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        97954                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       265981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       213104                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       479085                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    190249408                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     35178893                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       618248                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             11678808                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45413481                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         4591291                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          10234588                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.248488                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             189874029                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            189706435                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        131865995                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        159361999                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.244925                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.827462                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     20321914                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        15413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       460702                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     92693045                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.070028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.801771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     43845291     47.30%     47.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     12495489     13.48%     60.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9541415     10.29%     71.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5244864      5.66%     76.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4131296      4.46%     81.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2037148      2.20%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2196113      2.37%     85.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934781      1.01%     86.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12266648     13.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     92693045                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    191877164                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     191877164                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              43252177                       # Number of memory references committed
system.switch_cpus0.commit.loads             33163229                       # Number of loads committed
system.switch_cpus0.commit.membars               6381                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           4178936                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            156502                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        181479406                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       300094                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     10111673      5.27%      5.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    136624904     71.20%     76.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1621510      0.85%     77.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     77.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       146632      0.08%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt          516      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          172      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     33169610     17.29%     94.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     10089463      5.26%     99.94% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess       112684      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    191877164                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12266648                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           292412174                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          427299495                       # The number of ROB writes
system.switch_cpus0.timesIdled                 917000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               56799257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           130451646                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          181765838                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            181765838                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.838352                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.838352                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.192816                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.192816                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       298269242                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174628100                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             8462                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            8458                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads         595722                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         55977                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        7977424                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      6713287                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       476986                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4887478                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        3873762                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.258914                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         423003                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          918                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            48917663                       # DTB read hits
system.switch_cpus1.dtb.read_misses            198161                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        48917195                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           11472614                       # DTB write hits
system.switch_cpus1.dtb.write_misses            16810                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       11295976                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            60390277                       # DTB hits
system.switch_cpus1.dtb.data_misses            214971                       # DTB misses
system.switch_cpus1.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        60213171                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           23175305                       # ITB hits
system.switch_cpus1.itb.fetch_misses            20750                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  41                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       23196055                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               174886303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     50068417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             301400769                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            7977424                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      4296765                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             71064531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1365928                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               335                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         9493                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       769157                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         2893                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          653                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         23312899                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       315429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    122598443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.458439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.562686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        80201749     65.42%     65.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1163289      0.95%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1380053      1.13%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          809302      0.66%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3131121      2.55%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          678253      0.55%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1099556      0.90%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          544577      0.44%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        33590543     27.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    122598443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.045615                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.723410                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        43711821                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     39188090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32358842                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      6674760                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        664930                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       544541                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18199                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     294362687                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49289                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        664930                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        46261182                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       16723387                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6763919                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         36370947                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     15814078                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     291978213                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       316207                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      10927340                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1982897                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        861272                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    256001160                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    438857952                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    438843028                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        14340                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    235496482                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        20504561                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       595600                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         3859                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33003413                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     50987077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     12570275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     14279267                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6000243                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         272936667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       467196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        262820408                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89011                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20720706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17719655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       455895                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    122598443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.143750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.454857                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     51026048     41.62%     41.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14881274     12.14%     53.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12543042     10.23%     63.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10070683      8.21%     72.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8623092      7.03%     79.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6880771      5.61%     84.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10253474      8.36%     93.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4336538      3.54%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3983521      3.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    122598443                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7127303     68.83%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult        133780      1.29%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2895970     27.97%     98.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       198332      1.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          397      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    199327637     75.84%     75.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1998521      0.76%     76.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     76.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       140642      0.05%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          593      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv          197      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     49359580     18.78%     95.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     11530602      4.39%     99.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess       462239      0.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     262820408                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.502807                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           10355385                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.039401                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    658372199                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    294063457                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    261179125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads       311456                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       168408                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       152685                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     273019026                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         156370                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      3512937                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4295944                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       108131                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1276290                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        32341                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        60323                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        664930                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       12738197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       888044                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    288417311                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       278228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     50987077                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     12570275                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       461949                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        176731                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       676797                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       108131                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       281125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       254625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       535750                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    262138821                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     49122139                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       681587                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             15013448                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            60611885                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         5432844                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          11489746                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.498910                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             261711832                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            261331810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        179090340                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216965846                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.494295                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.825431                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     21820513                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        11301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       514237                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    119456911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.227021                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.958505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     57107857     47.81%     47.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14234576     11.92%     59.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11321503      9.48%     69.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5801691      4.86%     74.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5421185      4.54%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2399972      2.01%     80.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3052127      2.56%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1190975      1.00%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     18927025     15.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    119456911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    266033042                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     266033042                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              57985088                       # Number of memory references committed
system.switch_cpus1.commit.loads             46691103                       # Number of loads committed
system.switch_cpus1.commit.membars               3962                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           4953701                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            145028                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        252306457                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       284353                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     13350398      5.02%      5.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    192236411     72.26%     77.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      1857988      0.70%     77.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       135989      0.05%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt          591      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv          197      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     46695065     17.55%     95.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     11294164      4.25%     99.83% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess       462239      0.17%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    266033042                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     18927025                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           387713113                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          578858966                       # The number of ROB writes
system.switch_cpus1.timesIdled                 867841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               52287860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           109464760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          252683041                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            252683041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.692117                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.692117                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.444842                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.444842                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       417146930                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      243659824                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            13047                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes           12883                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         788957                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        196614                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        7974155                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      6622306                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       123433                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      4935148                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        4100303                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    83.083689                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         399411                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2075                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            69643413                       # DTB read hits
system.switch_cpus2.dtb.read_misses             56846                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  143                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        68755350                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           21154401                       # DTB write hits
system.switch_cpus2.dtb.write_misses            13527                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       19855407                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            90797814                       # DTB hits
system.switch_cpus2.dtb.data_misses             70373                       # DTB misses
system.switch_cpus2.dtb.data_acv                  143                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        88610757                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           28336928                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2481                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 204                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       28339409                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               266297294                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     85887623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             409444392                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            7974155                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      4499714                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             80337845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         359050                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                 6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        17784                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        79087                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        32692                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          228                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         29144217                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       105801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    166534790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.458612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.622176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111998654     67.25%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          916938      0.55%     67.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          685609      0.41%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          526859      0.32%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2542248      1.53%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          243401      0.15%     70.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1200846      0.72%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          377294      0.23%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        48042941     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    166534790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.029945                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.537546                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        81733133                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     31500557                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         49424184                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3709388                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        167528                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       605559                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        12083                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     407591853                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        64513                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        167528                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        82863977                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       16930792                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4120317                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         51907995                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     10544181                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     407035754                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1104714                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2674266                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2672085                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3532819                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    354851252                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    609208515                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    609202007                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         5092                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    351624128                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3227133                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       223886                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18444                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         15726502                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     69667833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     21347198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      5850392                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3392386                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         383636188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       214038                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        382707576                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        34688                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      3425657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2413846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       155564                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    166534790                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.298064                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.626123                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     77098021     46.30%     46.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11971510      7.19%     53.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9839447      5.91%     59.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11973898      7.19%     66.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12689329      7.62%     74.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11440162      6.87%     81.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     18732279     11.25%     92.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7537474      4.53%     96.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5252670      3.15%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    166534790                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        9905969     66.93%     66.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult         14253      0.10%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     67.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       4303000     29.07%     96.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       577005      3.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          170      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    291183912     76.09%     76.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       336015      0.09%     76.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     76.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        59346      0.02%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           12      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          249      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult           46      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           87      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     69790965     18.24%     94.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21184485      5.54%     99.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       152289      0.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     382707576                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.437144                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           14800227                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.038672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    946650994                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    387232287                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    381929290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       133863                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        70131                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        65523                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     397440219                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          67414                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      5010830                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       760714                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        26908                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       261116                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        32872                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       349404                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        167528                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        8781172                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      4519578                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    406399369                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        56064                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     69667833                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     21347198                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       180030                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         77151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      4417599                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        26908                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        56577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        83257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       139834                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    382519696                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     69703507                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       187880                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             22549143                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            90872117                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         7064447                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          21168610                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.436439                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             382102944                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            381994813                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        262555551                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        303378117                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.434467                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.865440                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      3530583                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        58474                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       133178                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    165988945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.425985                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     3.092709                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     82905514     49.95%     49.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14039681      8.46%     58.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7915937      4.77%     63.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     10389854      6.26%     69.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      8340385      5.02%     74.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4551194      2.74%     77.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      7304562      4.40%     81.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2633816      1.59%     83.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     27908002     16.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    165988945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    402686727                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     402686727                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              89993207                       # Number of memory references committed
system.switch_cpus2.commit.loads             68907125                       # Number of loads committed
system.switch_cpus2.commit.membars              27557                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           6943943                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             63787                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        379854971                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       364586                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     22262317      5.53%      5.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    289869028     71.98%     77.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       322212      0.08%     77.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     77.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        57890      0.01%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           10      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt          237      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult           44      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           87      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     68934682     17.12%     94.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     21087931      5.24%     99.96% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       152289      0.04%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    402686727                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     27908002                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           544159743                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          812981954                       # The number of ROB writes
system.switch_cpus2.timesIdled                2078020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               99762504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            16538182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          380424579                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            380424579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.700000                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.700000                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.428571                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.428571                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606429136                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      353035855                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             4808                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            4399                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         473492                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        103140                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       12164090                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      8552797                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1170625                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      7954897                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        7531180                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    94.673507                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1417368                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          832                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            49210042                       # DTB read hits
system.switch_cpus3.dtb.read_misses              8168                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    6                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        48958853                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           20096684                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1003                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       19829868                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            69306726                       # DTB hits
system.switch_cpus3.dtb.data_misses              9171                       # DTB misses
system.switch_cpus3.dtb.data_acv                    6                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        68788721                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           30049481                       # ITB hits
system.switch_cpus3.itb.fetch_misses             6571                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  60                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       30056052                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               276886166                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     90295332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             351429589                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           12164090                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8948548                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             73378709                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        2779352                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                23                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         4882                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       306574                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         1516                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          562                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         30316278                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       639283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    165377274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.125017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.350454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       112933827     68.29%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1979396      1.20%     69.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3094904      1.87%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1182039      0.71%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4448311      2.69%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1522360      0.92%     75.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         3247916      1.96%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          926440      0.56%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        36042081     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    165377274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.043932                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.269220                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        79546279                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     37533557                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37538716                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      9392392                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1366330                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1530522                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        23665                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     338583627                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        69406                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1366330                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        83213018                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       14930554                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1276321                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         43055915                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     21535136                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     333699587                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        63287                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      17941514                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1258679                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        889627                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    278144979                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    477329792                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    477322005                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         7367                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    229403325                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        48741563                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        67990                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         5015                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         45563272                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     54231933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23183974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     24883293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     11925387                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         305207762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        79157                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        280184574                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       138845                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     48372735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42650135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        56592                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    165377274                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.694214                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.072317                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     71388738     43.17%     43.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     28248470     17.08%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19535917     11.81%     72.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     13675797      8.27%     80.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11497448      6.95%     87.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7388248      4.47%     91.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8583167      5.19%     96.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3069067      1.86%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1990422      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    165377274                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5152742     62.63%     62.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult        138424      1.68%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2523184     30.67%     94.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       413531      5.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass           13      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    208101585     74.27%     74.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1933747      0.69%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       195301      0.07%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           17      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            5      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     49707320     17.74%     92.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     20201550      7.21%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        45036      0.02%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     280184574                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.011913                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            8227881                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.029366                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    733703926                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    353678578                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    277019780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       409221                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       209898                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       200924                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     288207294                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         205148                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      5048993                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      9290989                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         4644                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       229975                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      3429299                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       141360                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        49372                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1366330                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        8621078                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       815845                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    325630322                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       519396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     54231933                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     23183974                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        63522                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        162737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       635300                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       229975                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       759443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       439423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1198866                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    278473388                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     49220229                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1711185                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             20343403                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            69318446                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         9215987                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          20098217                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.005732                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             277614894                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            277220704                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        197160760                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        244519041                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.001208                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.806321                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     52594741                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        22565                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1155206                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    157994382                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.728013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.471478                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     75747092     47.94%     47.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26260761     16.62%     64.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     17966078     11.37%     75.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     10487549      6.64%     82.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5846811      3.70%     86.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      3203229      2.03%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3187495      2.02%     90.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1530576      0.97%     91.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     13764791      8.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    157994382                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    273016283                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     273016283                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              64695599                       # Number of memory references committed
system.switch_cpus3.commit.loads             44940929                       # Number of loads committed
system.switch_cpus3.commit.membars              13047                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           7878168                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            198364                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        256377286                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       930279                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     16102206      5.90%      5.90% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    190229525     69.68%     75.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1740343      0.64%     76.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     76.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       190032      0.07%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt           15      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            5      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     44953976     16.47%     92.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     19755145      7.24%     99.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        45036      0.02%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    273016283                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     13764791                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           469796469                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          658628050                       # The number of ROB writes
system.switch_cpus3.timesIdled                1794971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              111508892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             7464862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          256914090                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            256914090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.077738                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.077738                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.927869                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.927869                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       423552372                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      248553930                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             7337                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            7560                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         604892                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         29882                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8214820                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8214721                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1833                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1833                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           533598                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        46418                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2698                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5027                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           347144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          347144                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2442050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       512383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2340316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       751829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      4952757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1120488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      5129471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       412028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17661322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     78145472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19428431                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     74889792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27801396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    158486848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     42800081                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    164142720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     15968680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              581663420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           56263                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9148848                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.005084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071121                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                9102335     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  46513      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9148848                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5085694974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1911820758                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         331083231                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1833094379                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         508071831                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        3856362750                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         720849876                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        4012564471                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         256480227                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.839264                       # Number of seconds simulated
sim_ticks                                839264207000                       # Number of ticks simulated
final_tick                               3262692422000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 691196                       # Simulator instruction rate (inst/s)
host_op_rate                                   691196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67276039                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761364                       # Number of bytes of host memory used
host_seconds                                 12474.93                       # Real time elapsed on the host
sim_insts                                  8622628129                       # Number of instructions simulated
sim_ops                                    8622628129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst    137244352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     91784960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst    141618496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     96970432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     76447808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     54522432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     86390976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     45220608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          730200064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst    137244352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst    141618496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     76447808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     86390976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     441701632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     65103744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65103744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst      2144443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1434140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst      2212789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1515163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst      1194497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       851913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst      1349859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       706572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11409376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1017246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1017246                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    163529376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    109363606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    168741256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    115542199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     91089084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     64964562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    102936567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     53881254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             870047904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    163529376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    168741256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     91089084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    102936567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        526296282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77572406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77572406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77572406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    163529376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    109363606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    168741256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    115542199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     91089084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     64964562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    102936567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     53881254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            947620310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    11409374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1017246                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11409374                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1017246                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              725861312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4338624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65058176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               730199936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65103744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  67791                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   706                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2541                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            774705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            777997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            661724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            282830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1021265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            820205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            906598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1083434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            951838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            562936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           634934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           445056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           382522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           768219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           807155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             51805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             77694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            137658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            66548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46861                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  839264210000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11409374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1017246                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7358702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2705233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  847483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  288852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   94579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   30545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  62644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  63157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  63226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  63284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  63680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  63557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  63812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  63096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  63025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  62587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3812048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.479394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.659659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.381338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1780884     46.72%     46.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       983518     25.80%     72.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       405316     10.63%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       222667      5.84%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       130150      3.41%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80897      2.12%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        50946      1.34%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33419      0.88%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       124251      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3812048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.483070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.325112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         25199     40.32%     40.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        25609     40.98%     81.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         7436     11.90%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2377      3.80%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          907      1.45%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          441      0.71%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          237      0.38%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          139      0.22%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           60      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           40      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           24      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54042     86.48%     86.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1033      1.65%     88.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6765     10.83%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              567      0.91%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62494                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 156773292250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            369427973500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                56707915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13822.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32572.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       864.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    870.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8027536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  518534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67537.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19713765960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10756519125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             64187923800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5268635280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          65408952960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         632813272110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          45762592500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           843911661735                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            842.701046                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  57966660250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   28024880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  753272773500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              17565584400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               9584396250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             49978024200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5291406000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          65408952960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         616221914175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          60316415250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           824366693235                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            823.184115                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  78435385750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   28024880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  732804049250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     239                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    263921                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    8204     32.70%     32.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.04%     32.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    859      3.42%     36.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     21      0.08%     36.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  15991     63.75%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               25085                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     8204     47.47%     47.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.06%     47.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     859      4.97%     52.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      21      0.12%     52.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8190     47.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                17284                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            831408120500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10517000      0.00%     99.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              862559000      0.10%     99.18% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               30827500      0.00%     99.18% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             6890118500      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        839202142500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.512163                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.689017                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      1.55%      1.55% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      0.78%      2.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      0.78%      3.10% # number of syscalls executed
system.cpu0.kern.syscall::4                         5      3.88%      6.98% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      1.55%      8.53% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      0.78%      9.30% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.78%     10.08% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.78%     10.85% # number of syscalls executed
system.cpu0.kern.syscall::73                      115     89.15%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   129                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   66      0.25%      0.25% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  176      0.66%      0.91% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.01%      0.92% # number of callpals executed
system.cpu0.kern.callpal::swpipl                22862     85.64%     86.55% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1756      6.58%     93.13% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     93.13% # number of callpals executed
system.cpu0.kern.callpal::rti                    1333      4.99%     98.13% # number of callpals executed
system.cpu0.kern.callpal::callsys                 186      0.70%     98.82% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.02%     98.85% # number of callpals executed
system.cpu0.kern.callpal::rdunique                308      1.15%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 26697                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1510                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1082                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1083                      
system.cpu0.kern.mode_good::user                 1082                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.717219                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.835262                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      228400189000     27.22%     27.22% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        610580844500     72.78%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     176                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          2068594                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.519141                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          558089585                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2068987                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           269.740499                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.519141                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2275642918                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2275642918                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    481895061                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      481895061                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     75707336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      75707336                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18508                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18508                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        19116                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        19116                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    557602397                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       557602397                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    557602397                       # number of overall hits
system.cpu0.dcache.overall_hits::total      557602397                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      9894422                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9894422                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       852966                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       852966                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4494                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4494                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1290                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     10747388                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10747388                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     10747388                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10747388                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 637878213935                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 637878213935                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  52940141614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  52940141614                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    285169745                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    285169745                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     15582691                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     15582691                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 690818355549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 690818355549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 690818355549                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 690818355549                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    491789483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    491789483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     76560302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     76560302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        23002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        23002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        20406                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        20406                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    568349785                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    568349785                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    568349785                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    568349785                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.020119                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020119                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011141                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011141                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.195374                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195374                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.063217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018910                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018910                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64468.466570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64468.466570                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 62065.945904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62065.945904                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 63455.661994                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 63455.661994                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 12079.605426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12079.605426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64277.790617                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64277.790617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64277.790617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64277.790617                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4219552                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        13729                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            78340                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            169                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.862037                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.236686                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       426088                       # number of writebacks
system.cpu0.dcache.writebacks::total           426088                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      8058620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8058620                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       619715                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       619715                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          888                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          888                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      8678335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8678335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      8678335                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8678335                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1835802                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1835802                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       233251                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       233251                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         3606                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3606                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      2069053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2069053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      2069053                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2069053                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          432                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          432                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         1129                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1129                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1561                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1561                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 116535650190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 116535650190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  14362575516                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14362575516                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    217815753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    217815753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     13650809                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13650809                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 130898225706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 130898225706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 130898225706                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 130898225706                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     97172500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     97172500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    253628000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    253628000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    350800500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    350800500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003733                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003733                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.156769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.156769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.063168                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.063168                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003640                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003640                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003640                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003640                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 63479.422176                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63479.422176                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 61575.622467                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61575.622467                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 60403.702995                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60403.702995                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 10590.231963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10590.231963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 63264.800711                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63264.800711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 63264.800711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63264.800711                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224936.342593                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224936.342593                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224648.361382                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224648.361382                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224728.058937                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224728.058937                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          5984079                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998809                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          212085935                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5984591                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            35.438668                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998809                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        442937095                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       442937095                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    212077571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212077571                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    212077571                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212077571                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    212077571                       # number of overall hits
system.cpu0.icache.overall_hits::total      212077571                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      6398931                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      6398931                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      6398931                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       6398931                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      6398931                       # number of overall misses
system.cpu0.icache.overall_misses::total      6398931                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 249319440825                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 249319440825                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 249319440825                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 249319440825                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 249319440825                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 249319440825                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    218476502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    218476502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    218476502                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    218476502                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    218476502                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    218476502                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.029289                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.029289                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.029289                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.029289                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.029289                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.029289                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38962.670612                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38962.670612                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38962.670612                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38962.670612                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38962.670612                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38962.670612                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        25124                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              838                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.980907                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       414842                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       414842                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       414842                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       414842                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       414842                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       414842                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      5984089                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5984089                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      5984089                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5984089                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      5984089                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5984089                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst 222988270816                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 222988270816                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst 222988270816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 222988270816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst 222988270816                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 222988270816                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.027390                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027390                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.027390                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027390                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.027390                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027390                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37263.528470                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37263.528470                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37263.528470                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37263.528470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37263.528470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37263.528470                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     233                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    320019                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4430     28.18%     28.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    859      5.46%     33.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     49      0.31%     33.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10385     66.05%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               15723                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4430     45.44%     45.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     859      8.81%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      49      0.50%     54.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4411     45.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 9749                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            833764492000     99.35%     99.35% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              874559500      0.10%     99.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               57157500      0.01%     99.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             4509890500      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        839206099500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.424747                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.620047                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     5                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  127      0.74%      0.78% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.02%      0.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                13483     78.82%     79.63% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1727     10.10%     89.72% # number of callpals executed
system.cpu1.kern.callpal::rti                    1340      7.83%     97.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                  58      0.34%     97.90% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     97.90% # number of callpals executed
system.cpu1.kern.callpal::rdunique                359      2.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 17106                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1208                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1106                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                260                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1129                      
system.cpu1.kern.mode_good::user                 1106                      
system.cpu1.kern.mode_good::idle                   23                      
system.cpu1.kern.mode_switch_good::kernel     0.934603                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.088462                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.877234                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        7629501000      0.91%      0.91% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        632902790500     75.43%     76.33% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        198581279500     23.67%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     127                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          2297964                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.155874                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          576775063                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2298287                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           250.958676                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.155874                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.992492                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992492                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2359674976                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2359674976                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    502850472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      502850472                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     73395959                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      73395959                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    576246431                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       576246431                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    576246431                       # number of overall hits
system.cpu1.dcache.overall_hits::total      576246431                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     12007961                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     12007961                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1073750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1073750                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         2188                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2188                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          527                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          527                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     13081711                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13081711                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     13081711                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13081711                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 743925609408                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 743925609408                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  64835348845                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  64835348845                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    140472704                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    140472704                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      4409547                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4409547                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        74000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        74000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 808760958253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 808760958253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 808760958253                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 808760958253                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    514858433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    514858433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     74469709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     74469709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7197                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7197                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    589328142                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    589328142                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    589328142                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    589328142                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.023323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023323                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.014419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014419                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.260414                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.260414                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.073225                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.073225                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022198                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 61952.700330                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61952.700330                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 60382.164233                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60382.164233                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 64201.418647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64201.418647                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  8367.261860                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8367.261860                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 61823.790348                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61823.790348                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 61823.790348                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61823.790348                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4345606                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10413                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            86056                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            171                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.497420                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.894737                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       531510                       # number of writebacks
system.cpu1.dcache.writebacks::total           531510                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     10009137                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     10009137                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       773350                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       773350                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          436                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          436                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     10782487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10782487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     10782487                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10782487                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1998824                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1998824                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       300400                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300400                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1752                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1752                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          525                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          525                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2299224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2299224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2299224                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2299224                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          907                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          907                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          907                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          907                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 121768431638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 121768431638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  17503753940                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  17503753940                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    107431012                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    107431012                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3635453                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3635453                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        60500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        60500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 139272185578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 139272185578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 139272185578                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 139272185578                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    203894500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    203894500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    203894500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    203894500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003882                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003882                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.004034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.208522                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.208522                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.072947                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.072947                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003901                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003901                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003901                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003901                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 60920.036801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60920.036801                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 58268.155593                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58268.155593                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 61319.070776                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61319.070776                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6924.672381                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6924.672381                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 60573.561157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60573.561157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 60573.561157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60573.561157                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224800.992282                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224800.992282                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224800.992282                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224800.992282                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          6252099                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998539                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          216563466                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6252611                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            34.635685                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998539                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        452678553                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       452678553                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    216547141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      216547141                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    216547141                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       216547141                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    216547141                       # number of overall hits
system.cpu1.icache.overall_hits::total      216547141                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      6666081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6666081                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      6666081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6666081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      6666081                       # number of overall misses
system.cpu1.icache.overall_misses::total      6666081                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst 257882319359                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 257882319359                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst 257882319359                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 257882319359                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst 257882319359                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 257882319359                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    223213222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    223213222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    223213222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    223213222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    223213222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    223213222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.029864                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.029864                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.029864                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.029864                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.029864                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.029864                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 38685.746447                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38685.746447                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 38685.746447                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38685.746447                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 38685.746447                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38685.746447                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        42156                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             1295                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.552896                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       413972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       413972                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       413972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       413972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       413972                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       413972                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      6252109                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6252109                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      6252109                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6252109                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      6252109                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6252109                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst 231287888506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 231287888506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst 231287888506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 231287888506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst 231287888506                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 231287888506                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.028010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.028010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.028010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.028010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.028010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.028010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36993.579048                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36993.579048                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 36993.579048                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36993.579048                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 36993.579048                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36993.579048                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     543                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    202993                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4577     29.02%     29.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    859      5.45%     34.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     26      0.16%     34.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  10312     65.37%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15774                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4575     45.64%     45.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     859      8.57%     54.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      26      0.26%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4564     45.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                10024                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            835472509500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              648526000      0.08%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               30943000      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3126066000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        839278044500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999563                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.442591                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.635476                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      5.88%     11.76% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      5.88%     17.65% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      5.88%     23.53% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      5.88%     29.41% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      5.88%     35.29% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     17.65%     52.94% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     23.53%     76.47% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     17.65%     94.12% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    17                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   21      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  130      0.76%      0.88% # number of callpals executed
system.cpu2.kern.callpal::swpipl                13580     79.14%     80.02% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1729     10.08%     90.10% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     90.10% # number of callpals executed
system.cpu2.kern.callpal::rti                    1311      7.64%     97.74% # number of callpals executed
system.cpu2.kern.callpal::callsys                  87      0.51%     98.25% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.01%     98.26% # number of callpals executed
system.cpu2.kern.callpal::rdunique                298      1.74%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 17159                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1441                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                762                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                762                      
system.cpu2.kern.mode_good::user                  762                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.528799                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.691784                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      524607296500     62.51%     62.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        314670748000     37.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     130                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          1285245                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          493.719751                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          250552663                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1285757                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           194.867820                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   493.719751                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.964296                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964296                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1031330435                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1031330435                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    210189278                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      210189278                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     40075682                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      40075682                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7363                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7363                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7728                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7728                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    250264960                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       250264960                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    250264960                       # number of overall hits
system.cpu2.dcache.overall_hits::total      250264960                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      6458110                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6458110                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       770134                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       770134                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1765                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          383                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          383                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      7228244                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7228244                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      7228244                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7228244                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 401984910395                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 401984910395                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  50731701058                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  50731701058                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    133316492                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    133316492                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      5763105                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      5763105                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 452716611453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 452716611453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 452716611453                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 452716611453                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    216647388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    216647388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     40845816                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40845816                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    257493204                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    257493204                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    257493204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    257493204                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029809                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029809                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.018855                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018855                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.193361                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.193361                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.047220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.047220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.028072                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028072                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.028072                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028072                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 62244.977307                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 62244.977307                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65873.862286                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65873.862286                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 75533.423229                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 75533.423229                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 15047.271540                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15047.271540                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 62631.617230                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 62631.617230                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 62631.617230                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 62631.617230                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3485639                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        10880                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            66281                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            207                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.588811                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    52.560386                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       352289                       # number of writebacks
system.cpu2.dcache.writebacks::total           352289                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      5371066                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5371066                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       569126                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       569126                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          485                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          485                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      5940192                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5940192                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      5940192                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5940192                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1087044                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1087044                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       201008                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       201008                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1280                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1280                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          381                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          381                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1288052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1288052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1288052                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1288052                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          905                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          905                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          905                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          905                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  67656356830                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  67656356830                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  13148907631                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13148907631                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     95837758                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     95837758                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      5194395                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5194395                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  80805264461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  80805264461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  80805264461                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  80805264461                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    203449000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    203449000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    203449000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    203449000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005018                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005018                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.004921                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.140228                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140228                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.046973                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.046973                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005002                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 62238.839302                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 62238.839302                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65414.847324                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65414.847324                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 74873.248438                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74873.248438                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 13633.582677                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13633.582677                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 62734.473811                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 62734.473811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 62734.473811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 62734.473811                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 224805.524862                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224805.524862                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 224805.524862                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 224805.524862                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          3343423                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999026                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           98024091                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3343933                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            29.314012                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999026                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        206405862                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       206405862                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     97969614                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       97969614                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     97969614                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        97969614                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     97969614                       # number of overall hits
system.cpu2.icache.overall_hits::total       97969614                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      3561602                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      3561602                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      3561602                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       3561602                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      3561602                       # number of overall misses
system.cpu2.icache.overall_misses::total      3561602                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst 140851549267                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 140851549267                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst 140851549267                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 140851549267                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst 140851549267                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 140851549267                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    101531216                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    101531216                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    101531216                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    101531216                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    101531216                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    101531216                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.035079                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.035079                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.035079                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.035079                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.035079                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.035079                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 39547.245668                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 39547.245668                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 39547.245668                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 39547.245668                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 39547.245668                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 39547.245668                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        30347                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              892                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.021300                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       218172                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       218172                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       218172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       218172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       218172                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       218172                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      3343430                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      3343430                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      3343430                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      3343430                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      3343430                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      3343430                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst 126858555518                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 126858555518                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst 126858555518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 126858555518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst 126858555518                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 126858555518                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.032930                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.032930                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.032930                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.032930                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.032930                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.032930                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37942.638404                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37942.638404                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 37942.638404                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37942.638404                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 37942.638404                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37942.638404                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     557                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    173922                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    4150     27.78%     27.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    859      5.75%     33.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     29      0.19%     33.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   9901     66.28%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               14939                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     4150     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     859      9.35%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      29      0.32%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4145     45.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 9183                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            835729259500     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              639154500      0.08%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               25171000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2810666000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        839204251000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.418645                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.614700                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   12      0.07%      0.07% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   27      0.17%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpipl                12889     80.41%     80.65% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1723     10.75%     91.40% # number of callpals executed
system.cpu3.kern.callpal::rti                    1171      7.31%     98.71% # number of callpals executed
system.cpu3.kern.callpal::callsys                  11      0.07%     98.78% # number of callpals executed
system.cpu3.kern.callpal::rdunique                196      1.22%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 16029                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1199                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                612                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                613                      
system.cpu3.kern.mode_good::user                  612                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.511259                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.676422                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      103822307500     25.36%     25.36% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        305586020000     74.64%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1090364                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          500.321424                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          210259436                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1090844                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           192.749317                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   500.321424                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.977190                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977190                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        861297585                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       861297585                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    168543925                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      168543925                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     40576510                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40576510                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         4991                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4991                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         5504                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         5504                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    209120435                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       209120435                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    209120435                       # number of overall hits
system.cpu3.dcache.overall_hits::total      209120435                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      5211399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5211399                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       707076                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       707076                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1490                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1490                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          351                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          351                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      5918475                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5918475                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      5918475                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5918475                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 319022544359                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 319022544359                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  45419001743                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  45419001743                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    111428722                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    111428722                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      5070586                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5070586                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        57000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        57000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 364441546102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 364441546102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 364441546102                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 364441546102                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    173755324                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    173755324                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     41283586                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     41283586                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         6481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         5855                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5855                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    215038910                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    215038910                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    215038910                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    215038910                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.029993                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029993                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.017127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017127                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.229903                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.229903                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.059949                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.059949                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.027523                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.027523                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.027523                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027523                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61216.296115                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61216.296115                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64234.964478                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64234.964478                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 74784.377181                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 74784.377181                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 14446.113960                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14446.113960                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 61576.934278                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61576.934278                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 61576.934278                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 61576.934278                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2960574                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        11406                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            56060                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            184                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.810810                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    61.989130                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       333948                       # number of writebacks
system.cpu3.dcache.writebacks::total           333948                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      4303691                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4303691                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       522685                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       522685                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          349                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          349                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      4826376                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4826376                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      4826376                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4826376                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       907708                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       907708                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       184391                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       184391                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1141                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1141                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          349                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          349                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1092099                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1092099                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1092099                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1092099                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          891                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          891                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          891                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          891                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  55835872305                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  55835872305                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  11733975688                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  11733975688                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     84776263                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     84776263                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      4554414                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4554414                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  67569847993                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  67569847993                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  67569847993                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  67569847993                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    201366500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    201366500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    201366500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    201366500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005224                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005224                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.004466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.176053                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.176053                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.059607                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.059607                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.005079                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005079                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.005079                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005079                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 61513.033162                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 61513.033162                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 63636.379693                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 63636.379693                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 74299.967572                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74299.967572                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 13049.896848                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13049.896848                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 61871.540944                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 61871.540944                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 61871.540944                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 61871.540944                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 226000.561167                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226000.561167                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 226000.561167                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 226000.561167                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          3781109                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.486362                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           84218251                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          3781620                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            22.270416                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.486362                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998997                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998997                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        180217309                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       180217309                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     84216438                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       84216438                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     84216438                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        84216438                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     84216438                       # number of overall hits
system.cpu3.icache.overall_hits::total       84216438                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      4001659                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      4001659                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      4001659                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       4001659                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      4001659                       # number of overall misses
system.cpu3.icache.overall_misses::total      4001659                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 157867717305                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 157867717305                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 157867717305                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 157867717305                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 157867717305                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 157867717305                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     88218097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     88218097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     88218097                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     88218097                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     88218097                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     88218097                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.045361                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.045361                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.045361                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.045361                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.045361                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.045361                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 39450.567204                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39450.567204                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 39450.567204                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39450.567204                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 39450.567204                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39450.567204                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        29340                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              826                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    35.520581                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       220544                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       220544                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       220544                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       220544                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       220544                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       220544                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      3781115                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      3781115                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      3781115                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      3781115                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      3781115                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      3781115                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 142959017271                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 142959017271                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 142959017271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 142959017271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 142959017271                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 142959017271                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.042861                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.042861                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.042861                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.042861                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.042861                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.042861                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37808.693275                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37808.693275                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 37808.693275                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37808.693275                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 37808.693275                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37808.693275                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  432                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 432                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3832                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3832                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        29264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        29940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    29940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7306000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              720000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4696000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  11768126                       # number of replacements
system.l2.tags.tagsinuse                  4398.230738                       # Cycle average of tags in use
system.l2.tags.total_refs                    14792813                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11770665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.256753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      320.680100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   659.291335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   882.444413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   678.635986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   891.779794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   253.056355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   260.652172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   256.219166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   195.471416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.040240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.053860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.041421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.054430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.015445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.015909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.011931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.268447                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          912                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.154968                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 456709692                       # Number of tag accesses
system.l2.tags.data_accesses                456709692                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst      3764464                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       547117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst      3957763                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       659070                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      2105720                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       367889                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst      2386572                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       318638                       # number of ReadReq hits
system.l2.ReadReq_hits::total                14107233                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1643834                       # number of Writeback hits
system.l2.Writeback_hits::total               1643834                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          849                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1037                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          434                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                551                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        76990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       112518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        61676                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        59678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                310862                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst      3764464                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       624107                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      3957763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       771588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      2105720                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       429565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      2386572                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       378316                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14418095                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      3764464                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       624107                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      3957763                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       771588                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      2105720                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       429565                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      2386572                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       378316                       # number of overall hits
system.l2.overall_hits::total                14418095                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst      2219617                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      1290030                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst      2294340                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      1338520                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst      1237697                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       717562                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst      1394538                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       587696                       # number of ReadReq misses
system.l2.ReadReq_misses::total              11080000                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data          891                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          352                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          397                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1979                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              525                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       153798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       187578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       139242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       124856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              605474                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst      2219617                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1443828                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst      2294340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1526098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst      1237697                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       856804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst      1394538                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       712552                       # number of demand (read+write) misses
system.l2.demand_misses::total               11685474                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst      2219617                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1443828                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst      2294340                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1526098                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst      1237697                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       856804                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst      1394538                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       712552                       # number of overall misses
system.l2.overall_misses::total              11685474                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst 177416417750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 109063303000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst 183413679250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 112825348250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst 101364553500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  62700544500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst 114076301250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  51567303000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    912427450500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      6582824                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      4303379                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2389430                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       785478                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     14061111                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      1253960                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       319491                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       535484                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       571985                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2680920                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  13272126988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  16024580232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  12314419246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  10948268499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52559394965                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst 177416417750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 122335429988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst 183413679250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 128849928482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst 101364553500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  75014963746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst 114076301250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  62515571499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     964986845465                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst 177416417750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 122335429988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst 183413679250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 128849928482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst 101364553500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  75014963746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst 114076301250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  62515571499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    964986845465                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      5984081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1837147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst      6252103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      1997590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      3343417                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      1085451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst      3781110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       906334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            25187233                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1643835                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1643835                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          444                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3016                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          651                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1076                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       230788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       300096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       200918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       184534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            916336                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      5984081                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2067935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      6252103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2297686                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      3343417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1286369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      3781110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1090868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26103569                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      5984081                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2067935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      6252103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2297686                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      3343417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1286369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      3781110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1090868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26103569                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.370920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.702192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.366971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.670067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.370189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.661073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.368817                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.648432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.439905                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000001                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000001                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.512069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.766885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.894144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.908847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.656167                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.467742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.854430                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.804196                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.487918                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.666404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.625060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.693029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.676602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660755                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.370920                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.698198                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.366971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.664189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.370189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.666064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.368817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.653197                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.447658                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.370920                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.698198                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.366971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.664189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.370189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.666064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.368817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.653197                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.447658                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 79931.095207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 84543.230002                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 79941.804288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 84291.118736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 81897.712849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 87379.967863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 81802.217831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87744.859587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82349.047879                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  7388.130191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 12225.508523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6018.715365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2317.044248                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7105.159677                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5778.617512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  5508.465517                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  3966.548148                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4973.782609                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5106.514286                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 86295.836019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 85428.889486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 88438.971330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 87687.163604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86807.022209                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 79931.095207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 84729.919345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 79941.804288                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 84430.966086                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 81897.712849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87552.069955                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 81802.217831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 87734.749884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82580.034448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 79931.095207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 84729.919345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 79941.804288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 84430.966086                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 81897.712849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87552.069955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 81802.217831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 87734.749884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82580.034448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1017244                       # number of writebacks
system.l2.writebacks::total                   1017244                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        75176                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         9676                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        81551                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data        10913                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        43200                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         4884                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        44679                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         5979                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total             276058                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        75176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         9676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        81551                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data        10916                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        43200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         4885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        44679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         5979                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              276062                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        75176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         9676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        81551                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data        10916                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        43200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         4885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        44679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         5979                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             276062                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst      2144441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      1280354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst      2212789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      1327607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst      1194497                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       712678                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst      1349859                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       581717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         10803942                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          891                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          352                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          339                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1979                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          135                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          525                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       153798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       187575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       139241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       124856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         605470                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst      2144441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      1434152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst      2212789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      1515182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst      1194497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       851919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst      1349859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       706573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11409412                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst      2144441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      1434152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst      2212789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      1515182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst      1194497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       851919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst      1349859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       706573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11409412                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          432                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          432                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         1129                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          907                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          905                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          891                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3832                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1561                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          907                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          905                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          891                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4264                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst 144918234000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  92136631750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst 149600432000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  95200205250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  83134680000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  53317908000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst  93770407500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  43716808000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 755795306500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     16412192                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      6429782                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      7347256                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      6295718                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     36484948                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      3951692                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1060547                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      2457105                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      2102085                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9571429                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  11360099512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  13694578018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  10583733004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   9396856001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45035266535                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst 144918234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 103496731262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst 149600432000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 108894783268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  83134680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  63901641004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  93770407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  53113664001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 800830573035                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst 144918234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 103496731262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst 149600432000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 108894783268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  83134680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  63901641004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  93770407500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  53113664001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 800830573035                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     91123500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     91123500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    238531000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    191681000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    191268500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    188865000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    810345500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    329654500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    191681000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    191268500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    188865000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    901469000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.358358                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.696925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.353927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.664604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.357268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.656573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.357001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.641835                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.428945                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000001                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.512069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.766885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.894144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.908847                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.656167                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.467742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.854430                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.804196                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.487918                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.666404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.625050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.693024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.676602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.660751                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.358358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.693519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.353927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.659438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.357268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.662266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.357001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.647716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.437082                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.358358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.693519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.353927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.659438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.357268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.662266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.357001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.647716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.437082                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67578.559634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 71961.841608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67607.183514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71708.122396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69598.065127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 74813.461339                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 69466.816534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 75151.333037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69955.513136                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18419.968575                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18266.426136                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18506.942065                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18571.439528                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18436.052552                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18210.562212                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18285.293103                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18200.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18279                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18231.293333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 73863.766187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 73008.546011                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 76010.176629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 75261.549313                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74380.673749                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 67578.559634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 72165.803389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 67607.183514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 71869.110950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 69598.065127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75009.057204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 69466.816534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 75170.808962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70190.345746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 67578.559634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 72165.803389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 67607.183514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 71869.110950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 69598.065127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75009.057204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 69466.816534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 75170.808962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70190.345746                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210934.027778                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210934.027778                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211276.350753                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211335.170893                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211346.408840                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211969.696970                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211468.032359                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211181.614350                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211335.170893                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211346.408840                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211969.696970                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211413.930582                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            10804373                       # Transaction distribution
system.membus.trans_dist::ReadResp           10804375                       # Transaction distribution
system.membus.trans_dist::WriteReq               3832                       # Transaction distribution
system.membus.trans_dist::WriteResp              3832                       # Transaction distribution
system.membus.trans_dist::Writeback           1017246                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3818                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1975                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2541                       # Transaction distribution
system.membus.trans_dist::ReadExReq            605448                       # Transaction distribution
system.membus.trans_dist::ReadExResp           605434                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23844345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23852875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23852875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        29940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    795303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    795333812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               795333812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3266                       # Total snoops (count)
system.membus.snoop_fanout::samples          12436692                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                12436692    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            12436692                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8590477                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         19666247017                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        60910154571                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52924511                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     44467919                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2983504                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     35993374                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       29594632                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    82.222445                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        2614080                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         6224                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           513520004                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1128840                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   55                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       513497619                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           77721137                       # DTB write hits
system.switch_cpus0.dtb.write_misses            32797                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  56                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       76932898                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           591241141                       # DTB hits
system.switch_cpus0.dtb.data_misses           1161637                       # DTB misses
system.switch_cpus0.dtb.data_acv                  111                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       590430517                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          217590950                       # ITB hits
system.switch_cpus0.itb.fetch_misses            79146                       # ITB misses
system.switch_cpus0.itb.fetch_acv                2262                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      217670096                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1242625030                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    357887871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            2931601562                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           52924511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32208712                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            597971460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8336180                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              1016                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        46589                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2340505                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         5436                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         1284                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        218476508                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1786320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    962422251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     3.046066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.769272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       560995943     58.29%     58.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         9281318      0.96%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         8073051      0.84%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6196319      0.64%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        26040616      2.71%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4409622      0.46%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         7176238      0.75%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         3675969      0.38%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       336573175     34.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    962422251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.042591                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.359200                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       321289745                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    256345313                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        342179007                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     38525521                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4082665                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4078749                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        86369                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    2892188538                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       269507                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4082665                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       336287660                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      124842507                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     33135568                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        364920812                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     99153039                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    2876807984                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1544382                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      68534490                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      18566761                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1790459                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   2597918339                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   4460994358                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   4460972287                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups        20563                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   2479997800                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       117920539                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      2833786                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        26924                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        192353381                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    526783786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     83610121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     92577665                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     35146407                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        2714190035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      2270410                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       2660656717                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       655461                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    112497283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     95074316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      2181499                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    962422251                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.764542                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.660618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    311722552     32.39%     32.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    107044437     11.12%     43.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    100396372     10.43%     53.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     86136879      8.95%     62.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     68506930      7.12%     70.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     70049181      7.28%     77.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    112417271     11.68%     88.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     53557384      5.56%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     52591245      5.46%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    962422251                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       81204086     70.35%     70.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        993023      0.86%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      32042849     27.76%     98.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1185521      1.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          270      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2049562794     77.03%     77.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     13735807      0.52%     77.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     77.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       446420      0.02%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            5      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          365      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            5      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          136      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    516677868     19.42%     96.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     78040358      2.93%     99.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      2192689      0.08%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2660656717                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.141158                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          115425479                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.043382                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   6398873516                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   2829205900                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2650183623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       943109                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       491312                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       461105                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    2775609106                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         472820                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     21332606                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     25362820                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        31296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       745819                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      7026950                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       230522                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       216990                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4082665                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       99992634                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5868426                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   2851437892                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      3680769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    526783786                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     83610121                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      2225172                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1442499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4130144                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       745819                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1987202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1274113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      3261315                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   2655737668                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    514680661                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4919049                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop            134977447                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           592436158                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        40211288                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          77755497                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            2.137200                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            2652931824                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           2650644728                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers       1716896318                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       2071607777                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              2.133101                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.828775                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    117760512                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        88911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3162000                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    945321188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.888422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.226504                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    371078720     39.25%     39.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    101590208     10.75%     50.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    101685651     10.76%     60.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     40284839      4.26%     65.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     51637067      5.46%     70.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     20546420      2.17%     72.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     31104400      3.29%     75.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     10387753      1.10%     77.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    217006130     22.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    945321188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   2730486106                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    2730486106                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             578004137                       # Number of memory references committed
system.switch_cpus0.commit.loads            501420966                       # Number of loads committed
system.switch_cpus0.commit.membars              36507                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          37493944                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            453584                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       2601049376                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1839166                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass    126523215      4.63%      4.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2010141118     73.62%     78.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     13151489      0.48%     78.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       434049      0.02%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            3      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt          363      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            5      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          136      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    501457473     18.37%     97.11% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     76585566      2.80%     99.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      2192689      0.08%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   2730486106                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events    217006130                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          3573476845                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         5713648019                       # The number of ROB writes
system.switch_cpus0.timesIdled                4446609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles              280202779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           434647948                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         2603963161                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           2603963161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.477205                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.477205                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      2.095534                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.095534                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      4336077892                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2524048857                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads            18542                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           18638                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        2581158                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        950761                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       53047221                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44639175                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3262545                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     35003915                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       29751118                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    84.993687                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        2663541                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         3733                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           534050455                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1539203                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   38                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       535052773                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           75645125                       # DTB write hits
system.switch_cpus1.dtb.write_misses            60886                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  22                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       75091800                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           609695580                       # DTB hits
system.switch_cpus1.dtb.data_misses           1600089                       # DTB misses
system.switch_cpus1.dtb.data_acv                   60                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       610144573                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          222767061                       # ITB hits
system.switch_cpus1.itb.fetch_misses           103532                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 136                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      222870593                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1281171662                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    368011254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            3014011412                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           53047221                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32414659                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            618097009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9052914                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              1508                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        47587                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      3456205                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         5258                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1681                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        223213226                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1914175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    994146959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     3.031756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.772093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       584235426     58.77%     58.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         7338229      0.74%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         8116179      0.82%     60.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6026723      0.61%     60.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        26414921      2.66%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4186537      0.42%     64.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         6852822      0.69%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3157621      0.32%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       347818501     34.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    994146959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.041405                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.352543                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       331574809                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    267471523                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        354266723                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     36401477                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4432427                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3869877                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        95014                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    2970439129                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       284414                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4432427                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       346073493                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      134740057                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     38486754                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        375438320                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     94975908                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    2953762906                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1384554                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      63132184                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18897822                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2696232                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2672337224                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   4584989717                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   4584937187                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        50486                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2541178633                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       131158708                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      3505209                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        11026                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        182391048                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    548993695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     82045813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     97334921                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     33204973                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        2785909696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      2694362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       2725197813                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       769297                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    126230846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    107550255                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      2655699                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    994146959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.741242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.687173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    334642529     33.66%     33.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    107648746     10.83%     44.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     99669348     10.03%     54.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     86367215      8.69%     63.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     68038924      6.84%     70.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     69411951      6.98%     77.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    115865258     11.65%     88.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     55322177      5.56%     94.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     57180811      5.75%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    994146959                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       85780395     70.26%     70.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult        782406      0.64%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      34352349     28.14%     99.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1179672      0.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass         1300      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2096410028     76.93%     76.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     11779123      0.43%     77.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     77.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       594379      0.02%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt         1941      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv          650      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    537667522     19.73%     97.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     75991438      2.79%     99.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      2751432      0.10%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2725197813                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.127114                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          122094822                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.044802                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   6566112320                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   2914829867                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2713800010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1294384                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       699223                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       632649                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    2846641939                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         649396                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     18816929                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28517990                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        29532                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       700223                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      7566654                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       223277                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       228404                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4432427                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      108409131                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      6934266                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   2926406149                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      3952511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    548993695                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     82045813                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      2679098                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       1831120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      4815023                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       700223                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2173056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1431440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      3604496                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   2720110730                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    535628848                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5087083                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop            137802091                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           611336171                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        38574852                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          75707323                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.123143                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            2717200818                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           2714432659                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1747683887                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2117603306                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              2.118711                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.825312                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    131437746                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38663                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3488534                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    975106876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.861814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     3.246648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    396718612     40.68%     40.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     99012767     10.15%     50.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    102778325     10.54%     61.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     38301330      3.93%     65.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     50462341      5.18%     70.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     19855302      2.04%     72.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     31483986      3.23%     75.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     10882356      1.12%     76.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    225611857     23.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    975106876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   2790574545                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    2790574545                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             594954894                       # Number of memory references committed
system.switch_cpus1.commit.loads            520475735                       # Number of loads committed
system.switch_cpus1.commit.membars              11068                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          35683224                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            603219                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       2659642601                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1826622                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass    128202517      4.59%      4.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2053015192     73.57%     78.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     11064091      0.40%     78.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     78.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       572387      0.02%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt         1941      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv          650      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    520486803     18.65%     97.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     74479532      2.67%     99.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      2751432      0.10%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   2790574545                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events    225611857                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          3667568495                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         5863124850                       # The number of ROB writes
system.switch_cpus1.timesIdled                4636606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles              287024703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           396103181                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         2662373328                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           2662373328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.481214                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.481214                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      2.078077                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.078077                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      4446219922                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2590407569                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            45528                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes           45983                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        2981439                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       1148477                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       28766976                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24738762                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1413420                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     17768626                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14294042                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    80.445399                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1227386                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         3145                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           229433266                       # DTB read hits
system.switch_cpus2.dtb.read_misses            971097                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   11                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       229839389                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           41468861                       # DTB write hits
system.switch_cpus2.dtb.write_misses            43491                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       40917748                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           270902127                       # DTB hits
system.switch_cpus2.dtb.data_misses           1014588                       # DTB misses
system.switch_cpus2.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       270757137                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          101079731                       # ITB hits
system.switch_cpus2.itb.fetch_misses            47840                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 134                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      101127571                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               642343051                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    179005106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1351048605                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28766976                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15521428                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            300654615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4263884                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              1452                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        33055                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1549266                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        12517                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1372                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        101531223                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       944354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    483389325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.794949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.702879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       297702728     61.59%     61.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4528266      0.94%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4044473      0.84%     63.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2867310      0.59%     63.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        12391744      2.56%     66.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2126390      0.44%     66.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3204849      0.66%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1787077      0.37%     67.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       154736488     32.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    483389325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.044784                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.103313                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       158339117                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    147936371                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        154149439                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     20880752                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2083646                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1889108                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        48791                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1328019270                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       134332                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2083646                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       166402182                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       71368351                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     25145449                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        166540219                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     51849478                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1320211186                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1606395                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      32905001                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       9392863                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       2134823                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1180767542                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   2024833162                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   2024791315                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        39749                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1118486473                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        62281066                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      2247076                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        11557                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        104286097                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    236113695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     44520187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     47386073                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     19254514                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1243307807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1716055                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1214231268                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       358908                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61868802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     52246392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1670590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    483389325                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.511912                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.613481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    180859616     37.41%     37.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     50765294     10.50%     47.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     46620361      9.64%     57.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     41502126      8.59%     66.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     35233811      7.29%     73.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     32132420      6.65%     80.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     51763374     10.71%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     22557298      4.67%     95.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     21955025      4.54%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    483389325                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       37180524     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult        521907      1.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      14065676     26.84%     98.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       639755      1.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         1455      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    931663079     76.73%     76.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      7444397      0.61%     77.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     77.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       396642      0.03%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         1500      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          727      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    231321612     19.05%     96.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     41645672      3.43%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1756183      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1214231268                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.890316                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           52407862                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.043161                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2963740108                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1306777467                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1208569461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       878522                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       471837                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       430637                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1266196421                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         441254                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     12567345                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     13723057                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        16646                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       359396                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      3664041                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        80070                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       189062                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2083646                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       57127402                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      3613775                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1308388206                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1324334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    236113695                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     44520187                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1693912                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        861206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2583927                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       359396                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       874528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       748607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1623135                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1211998319                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    230430006                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2232948                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             63364344                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           271943675                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20363467                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          41513669                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.886840                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1210549063                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1209000098                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        813590653                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        984070083                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.882172                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.826761                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     63816978                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        45465                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1568117                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    474130181                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.619077                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     3.167929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    209205282     44.12%     44.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     50106155     10.57%     54.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     43995082      9.28%     63.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     21042891      4.44%     68.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     24071365      5.08%     73.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9658858      2.04%     75.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     13826301      2.92%     78.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      4772907      1.01%     79.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     97451340     20.55%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    474130181                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   1241783617                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1241783617                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             263246784                       # Number of memory references committed
system.switch_cpus2.commit.loads            222390638                       # Number of loads committed
system.switch_cpus2.commit.membars              16618                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18971106                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            410861                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       1181661883                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       858442                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     58630009      4.72%      4.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    910712112     73.34%     78.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      7034996      0.57%     78.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       384279      0.03%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         1500      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          727      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    222407256     17.91%     96.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     40856554      3.29%     99.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1756183      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1241783617                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     97451340                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1679862679                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2620488640                       # The number of ROB writes
system.switch_cpus2.timesIdled                2542281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles              158953726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles          1036185363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         1183155062                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1183155062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.542907                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.542907                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.841936                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.841936                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1960020544                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1142855900                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            36372                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           36170                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        2283848                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        745404                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       27946012                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     23317962                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1520953                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     17757952                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       14264305                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    80.326296                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1552168                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         2597                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           186920905                       # DTB read hits
system.switch_cpus3.dtb.read_misses            832286                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       187306864                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           41902407                       # DTB write hits
system.switch_cpus3.dtb.write_misses            43866                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       41417636                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           228823312                       # DTB hits
system.switch_cpus3.dtb.data_misses            876152                       # DTB misses
system.switch_cpus3.dtb.data_acv                    3                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       228724500                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           87846645                       # ITB hits
system.switch_cpus3.itb.fetch_misses            44423                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  28                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       87891068                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               621367277                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    176304558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1145302103                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           27946012                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15816473                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            259707389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4373438                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               756                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        29061                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      1703597                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        12808                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1428                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         88218103                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       979227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    439946316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.603277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.623055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       279874637     63.62%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         4506157      1.02%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4621995      1.05%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2654188      0.60%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        11507296      2.62%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2332215      0.53%     69.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         3953123      0.90%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1793245      0.41%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       128703460     29.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    439946316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.044975                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.843197                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       155236132                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    133651904                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        127520876                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     21395139                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2142265                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2111913                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        44873                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1121767632                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       122406                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2142265                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       163385550                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       62275069                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     20890688                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        140317279                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     50935465                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1113853586                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1587414                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      34047097                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       7719724                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       1958073                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    982108252                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1683781631                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1683742727                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups        37316                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    913875527                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        68232816                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1926555                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8316                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        105644673                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    194046764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45568807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     46679975                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     20800192                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1044220920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      1452735                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1011180202                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       328470                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     68396463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     58504597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1418493                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    439946316                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.298417                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.510415                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173701496     39.48%     39.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     50570720     11.49%     50.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     44001169     10.00%     60.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     38140654      8.67%     69.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     32225054      7.32%     76.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     27022188      6.14%     83.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     41545289      9.44%     92.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     17015676      3.87%     96.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     15724070      3.57%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    439946316                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       29003629     70.77%     70.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult        471200      1.15%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10814982     26.39%     98.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       694894      1.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          816      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    771678823     76.31%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      6766262      0.67%     76.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     76.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       511648      0.05%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt         1224      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          408      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    188619187     18.65%     95.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     42088640      4.16%     99.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1513194      0.15%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1011180202                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.627347                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           40984705                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.040532                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2502519754                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1113849579                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1005448372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1100142                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       583827                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       540974                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1051612255                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         551836                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     12953906                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     14402648                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        15033                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       365927                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      4277302                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       110727                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       145127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2142265                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       48098158                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      3017212                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1101816360                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1066502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    194046764                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     45568807                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1440664                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        727624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      2148917                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       365927                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       938936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       770775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1709711                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1008839228                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    187775746                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2340975                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             56142705                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           229722994                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20087351                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          41947248                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.623580                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1007419141                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1005989346                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        693384898                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        840627301                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.618993                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.824842                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     71526556                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1650421                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    429695526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.392180                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     3.044611                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    196768165     45.79%     45.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     50430007     11.74%     57.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     39816655      9.27%     66.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     21659677      5.04%     71.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     20554794      4.78%     76.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      8662591      2.02%     78.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     11491704      2.67%     81.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      4111080      0.96%     82.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     76200853     17.73%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    429695526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1027909087                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1027909087                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             220935641                       # Number of memory references committed
system.switch_cpus3.commit.loads            179644131                       # Number of loads committed
system.switch_cpus3.commit.membars               9112                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18458117                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            519913                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        975899386                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1071483                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     50632617      4.93%      4.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    747963254     72.77%     77.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      6355885      0.62%     78.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       497412      0.05%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt         1224      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          408      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    179653243     17.48%     95.84% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     41291850      4.02%     99.85% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1513194      0.15%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1027909087                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     76200853                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1450876741                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2209152678                       # The number of ROB writes
system.switch_cpus3.timesIdled                2852481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              181420961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1055903869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          977277286                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            977277286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.635815                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.635815                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.572785                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.572785                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1611734112                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      940957972                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads            34374                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           34167                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        2257079                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        640297                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           25195838                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          25195840                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3832                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3832                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1643835                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4818                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2526                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           916741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          916741                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     11968172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4573484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     12504212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5133097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      6686847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2930794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      7562225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2520705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53879536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    382981312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    159625795                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    400134592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    181075864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    213978688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    104881281                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    241991040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     91195352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1775863924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11848                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27767608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               27767608    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27767608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15529569471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        9442112407                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3358026829                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9858780971                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3714415487                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        5269643696                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2078938164                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        5959099202                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1759269862                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
