// Seed: 1149213436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    input supply0 id_0,
    input tri1 id_1,
    output logic id_2,
    output tri1 id_3,
    output supply1 _id_4
);
  always @(posedge -1) begin : LABEL_0
    id_2 <= (id_1);
    $clog2(66);
    ;
  end
  logic [-1 : id_4] id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
