{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705680800813 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone_10_generator 10CL010YU256C8G " "Selected device 10CL010YU256C8G for design \"Cyclone_10_generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705680800835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705680800913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705680800913 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll i_lvds_rx " "Input \"i_lvds_rx\" that is fed by the compensated output clock of PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 28 0 0 } } { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } } { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1705680800968 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll i_lvds_rx " "Input \"i_lvds_rx\" that is fed by the compensated output clock of PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 28 0 0 } } { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } } { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1705680800968 ""}  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } } { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1705680800968 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone 10 LP PLL " "Implemented PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|fast_clock 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800976 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 2 -18 -2000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -18 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 458 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800976 ""}  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1705680800976 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll Cyclone 10 LP PLL " "Implemented PLL \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock port" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 392 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800977 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock 1 2 -18 -2000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -18 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock port" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 371 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800977 ""}  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 392 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1705680800977 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705680801101 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705680801390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705680801390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705680801390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705680801390 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705680801396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705680801399 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1705680801410 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 27 " "No exact pin location assignment(s) for 1 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1705680801978 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll " "Successfully merged PLL serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll and PLL serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 513 -1 0 } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1705680801995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_10_generator.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_10_generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705680802312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705680802312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705680802316 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1705680802317 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705680802323 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1705680802323 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705680802329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705680802387 ""}  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 513 -1 0 } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705680802387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock (placed in counter C1 of PLL_1) " "Automatically promoted node serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705680802387 ""}  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 513 -1 0 } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705680802387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705680802796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705680802797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705680802797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705680802799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705680802800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705680802802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705680802802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705680802803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705680802830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705680802831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705680802831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1705680802841 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1705680802841 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1705680802841 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 4 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 12 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 21 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 4 10 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 25 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1705680802842 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1705680802842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680802889 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705680802936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705680803612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680803720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705680803742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705680803963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680803964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705680804325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705680804961 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705680804961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705680805061 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705680805061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705680805061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680805066 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705680805245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705680805258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705680805466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705680805466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705680805702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680806224 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1705680806659 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone 10 LP " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rx\[0\] 3.3-V LVTTL N1 " "Pin i_rx\[0\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_rx[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rx\[0\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rx\[1\] 3.3-V LVTTL P1 " "Pin i_rx\[1\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_rx[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rx\[1\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_lvds 3.3-V LVTTL A10 " "Pin i_clk_lvds uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_clk_lvds } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_lvds" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[0\] 3.3-V LVCMOS R7 " "Pin io_dq\[0\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[0\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[1\] 3.3-V LVCMOS R8 " "Pin io_dq\[1\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[1\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[2\] 3.3-V LVCMOS T5 " "Pin io_dq\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[2\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[3\] 3.3-V LVCMOS T6 " "Pin io_dq\[3\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[3\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[4\] 3.3-V LVCMOS R6 " "Pin io_dq\[4\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[4\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[5\] 3.3-V LVCMOS T7 " "Pin io_dq\[5\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[5\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[6\] 3.3-V LVCMOS T8 " "Pin io_dq\[6\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[6\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[7\] 3.3-V LVCMOS P8 " "Pin io_dq\[7\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[7\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_rwds 3.3-V LVCMOS T3 " "Pin io_rwds uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_rwds } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_rwds" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_lvds_rx 3.3-V LVTTL P16 " "Pin i_lvds_rx uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_lvds_rx } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_lvds_rx" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rstn 3.3-V LVCMOS J15 " "Pin i_rstn uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_rstn } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rstn" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk50MHz 3.3-V LVCMOS E2 " "Pin i_clk50MHz uses I/O standard 3.3-V LVCMOS at E2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_clk50MHz } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk50MHz" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1705680806672 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[0\] a permanently disabled " "Pin io_dq\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[0\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[1\] a permanently disabled " "Pin io_dq\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[1\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[2\] a permanently disabled " "Pin io_dq\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[2\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[3\] a permanently disabled " "Pin io_dq\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[3\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[4\] a permanently disabled " "Pin io_dq\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[4\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[5\] a permanently disabled " "Pin io_dq\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[5\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[6\] a permanently disabled " "Pin io_dq\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[6\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[7\] a permanently disabled " "Pin io_dq\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[7\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_rwds a permanently disabled " "Pin io_rwds has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_rwds } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_rwds" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1705680806674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/output_files/Cyclone_10_generator.fit.smsg " "Generated suppressed messages file C:/Users/admin/Documents/FPGA/Cyclone_10_generator/output_files/Cyclone_10_generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705680806800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5437 " "Peak virtual memory: 5437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680807437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:27 2024 " "Processing ended: Fri Jan 19 17:13:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680807437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680807437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680807437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705680807437 ""}
