
commands-disp
#build annot-verbose
#hier actsimp-verbose
#map dump-states-en dump-fsm-states

#build clkdiv 40
#techno cmd use-bram

load
hier upd

#target-freq 300M
#map fsmretime none
map postmap-timing

netlist comps-inline yes
netlist tb-disp-cycles no
#netlist objective-simu yes

#hier disp-skel
#hier disp-tree
hier disp-details
hier time disp
hier clockcycles

#map dump-states-en map-dump-states
#map retiming-en

hier time upd

postprocess

hier time upd
hier time disp
#hier clockcycles

#hier disp-tree
#hier disp-skel

techno eval

vhdl

#netlist tb-gen-simple -odir vhdl input_vectors.bin 4 output_vectors.bin 1 2000

plugin cmd xilinx gen-xst-project

augh-resource
