#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 16 16:50:29 2023
# Process ID: 26012
# Current directory: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3008 F:\GitHub\ECE_449\ECE449_16bitCPU\Project_Files\EX_Stage\EX_Stage.xpr
# Log file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/vivado.log
# Journal file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_stage.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_datapath.vhd -filesets [get_filesets *]
close [ open F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_controller.vhd w ]
add_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_controller.vhd
update_compile_order -fileset sources_1
file mkdir F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sim_1/new/EX_stage_TB.vhd w ]
add_files -fileset sim_1 F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sim_1/new/EX_stage_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source EX_stage_tb.tcl
restart
run 1 us
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
source EX_stage_tb.tcl
restart
run 1 us
run 1 us
run all
restart
run 1 us
close_sim
launch_simulation
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
source EX_stage_tb.tcl
restart
run 1 us
restart
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
restart
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
restart
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
restart
run 0.1 us
add_bp {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_stage.vhd} 76
close_sim
launch_simulation
source EX_stage_tb.tcl
run all
run all
restart
run 0.1 us
run 0.1 us
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
remove_bps -file {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_stage.vhd} -line 76
restart
run 0.1 us
add_bp {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd} 76
add_bp {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd} 74
close_sim
launch_simulation
source EX_stage_tb.tcl
run 0.1 us
run 0.1 us
run 0.1 us
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
run 0.1 us
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
restart
run 0.1 us
close_sim
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
source EX_stage_tb.tcl
add_bp {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd} 77
run 0.1 us
restart
run 0.1 us
add_bp {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd} 79
run all
restart
close_sim
launch_simulation
source EX_stage_tb.tcl
run all
close_sim
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
source EX_stage_tb.tcl
run all
run all
close_sim
launch_simulation
source EX_stage_tb.tcl
run 0.1 us
restart
remove_bps -file {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd} -line 77
run 0.1 us
remove_bps -file {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd} -line 79
run 0.1 us
reset_run synth_1
close_sim
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
source EX_stage_tb.tcl
close_sim
launch_simulation
launch_simulation
source EX_stage_tb.tcl
close_sim
