[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADIS16209CCCZ production of ANALOG DEVICES from the text: High Accuracy, Dual -Axis \nDigital Inclinometer and Accelerometer  \nData Sheet  ADIS16209  \n \n Rev.  H Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2008 –2019  Analog Devices, Inc. All rights reserved.  \nTechnic al Support  www.analog.com   FEATURES  \nDual -mode inclinometer system  \nDual -axis , horizontal  operation , ±9 0° \nSingle -axis, vertical operation, ±180°  \nHigh accuracy, 0.1°  \nDigital inclination data, 0.025° resolution  \nDigital acceleration data, 0.244 m g resolution  \n±1.7 g accelerometer measurem ent range  \nDigital temperature sensor output  \nDigitally controlled bias calibration  \nDigitally controlled sample rate \nDigitally controlled frequency response  \nDual alarm settings with rate/threshold limits  \nAuxiliary digital I/O  \nDigitally a ctivated self- test \nDigitally activated low power mode  \nSPI-compatible serial interface  \nAuxiliary 12- bit ADC input and DAC output  \nSingle -supply operation: 3.0 V to 3.6 V  \n3500 g powered shock survivability  \nAPPLICATIONS  \nPlatform control, stabilization, and alignment  \nTilt sensing, inclinometers, leveling  \nMotion/position measurement  \nMonitor/alarm devices (security, medical, safety)  \nNavigation  FUNCTIONAL BLOCK DIA GRAM  \nSCLK\nDIN\nDOUTCS\nRST DIO1 DIO2SPI\nPORTTEMPERATURE\nSENSOR\nSELF-TEST\nPOWER\nMANAGEMENTAUXILIARY\nI/OALARMSDIGITAL\nCONTROLSIGNAL\nCONDITIONING\nAND\nCONVERSIONCALIBRATION\nAND\nDIGITAL\nPROCESSINGADIS16209\nVDD\nGNDAUX\nADCAUX\nDAC VREF\nDUAL-AXIS\nACCELEROMETER\n07096-001 \nFigure 1. \n \nGENERAL DESCRIPTION  \nThe ADIS16209 is a high accuracy, digital inclinometer  that \naccommodates both singl e-axis (±180°) and dual -axis (±9 0°) \noperation.  The standard supply voltage ( 3.3 V) and serial \nperipheral interface (SPI)  enable simple integration into most \nindustrial system designs. A simple internal register structure \nhandles all output data and configuration features. This includes access to the following output data:  calibrated \nacceleration , accurate incline angles , power supply , internal  \ntemperature , auxiliary analog and digital input signals, \ndiagnostic error flags , and p rogrammable alarm conditions . Configurab le operating parameters include sample rate ,  \npower management , digital filtering , auxiliary analog and \ndigital output , offset/null adjustment , and self -test for sensor  \nmechanical structure . \nThe ADIS16209 is available in a 9 .2 mm × 9.2  mm × 3.9  mm \nLGA package that operat es over a temperature range of −40°C \nto +125°C. It can be  attached using standard RoHS -compliant \nsolder reflow processes.  \n \nADIS16209 Data Sheet  \n \nRev. H | Page 2  of 24 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nFunctional Block Diagram  .............................................................. 1 \nGeneral Description  ......................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 4 \nTiming Specifications  .................................................................. 6 \nTiming Diagrams  .......................................................................... 6 \nAbsolute Maximum Ratings  ............................................................ 7 \nThermal Resistance  ...................................................................... 7 \nESD Caution  .................................................................................. 7 \nPin Configuration and Function Descriptions  ............................. 8 \nRecommended Pad Geometry  .................................................... 8 \nTypical Performance Characteristics  ............................................. 9 \nTheory of Operation  ...................................................................... 11 \nBasic Operation ............................................................................... 12 Introduction  ................................................................................ 12 \nRegister Structure  ....................................................................... 12 \nSPI................................................................................................. 12 \nReading Sensor Data  .................................................................. 12 \nDevice Configuration  ................................................................ 12 \nOutput Data Registers ................................................................ 15 \nOperation Control Registers ..................................................... 17 \nCalibration Registers  .................................................................. 20 \nAlarm Registers .......................................................................... 20 \nApplications Information  .............................................................. 22 \nPower Supply Considerations  ................................................... 22 \nAssembly  ...................................................................................... 22 \nInterface Board  ........................................................................... 23 \nX-Ray Sensitivity  ........................................................................ 23 \nOutline Dimensions  ....................................................................... 24 \nOrdering Guide  .......................................................................... 24 \n \nREVISION HISTORY  \n3/2019— Rev. G to Rev. H  \nAdded Endnote 1, Table 1 ; Renumbered Sequentially  ................ 5 \nDeleted  Figure 20; Renumbered Sequentially ............................. 11 \nChanges to Basic Operation Section  ............................................ 12 \nAdded Introduction Section, Register Structu re Section, \nFigure  20, SPI Section, Figure 21, Reading Sensor Data Section, \nFigure 22, Figure 23, and Device Configuration Section  .......... 12 \nAdded Table 6 and Table 7; Renumbered Sequentially  ............. 12 \nAdded Figure 24, Memory Structure Section,  Figure 25, and \nFigure 26 .......................................................................................... 13 \nMoved Table 8  ................................................................................. 14 \nChanges to Global Commands Section  ....................................... 19 \nChange to the Power Supply Considerations Section  ................ 22 \nAdded X- Ray Sensitivity Section  .................................................. 23 \nChanges to Ordering Guide  .......................................................... 24 \n \n8/2018— Rev. F to Rev. G  \nChange to Note 5, Table 1  ................................................................ 4 \nChange s to Accelerometers Section  ............................................. 12 \nChange to Digital Filtering Section  .............................................. 14 \nChanges to Global Commands Section  ....................................... 16 \nChanges to Assembly Section  ....................................................... 19 \nAdded Figure 23; Renumbered Sequentially  .............................. 19 \n \n \n   \n 5/2017 —Rev. E to Rev. F  \nChanges to Figure 3 and Figure 4  .................................................... 5 \nChange to Basic Operation Sect ion ............................................. 11 \n \n1/2015—Rev. D t o Rev. E  \nChanges to Power Supply Considerations Section and  \nAssembly Section  ............................................................................ 19 \nDeleted VDD Ramp Rate Requirements Section and Transient Current Demand from ADIS16209 Section  ............................... 19 \nAdded Power -On Reset Function Section  .................................. 19 \nChanges to Fi gure 23  ...................................................................... 20 \n 6/2014—Rev. C to Rev. D  \nChanges to Table 2  ............................................................................. 5 \nChanges to  Table 26 and Self -Test Section  .................................. 15 \nChanges to Status Section  .............................................................. 18 \nAdded Power Supply Considerations Section  ............................ 19 \n 7/2012—Rev. B to Rev. C  \nChanges to  Endnote 5  in Table 1  ..................................................... 4 \nChanged  Digital Input /Output Voltage to GND Maximum  \nRating from 5.5 V to 5.3 V  ............................................................... 6 \nAdded 0x40  to 0x49 and 0x4A Addresses to  Table 6  ................. 11 \nChanges to  Output Data Registers Section   ................................ 12 \nChanges to Digital Filtering Section  ............................................ 14 \nChanges to  Self-Test Section  ......................................................... 15 \nAdded Applications Informa tion Section  ................................... 18 \nUpdated Outline Dimensions  ....................................................... 19 \n \nData Sheet  ADIS16209 \n \nRev. H | Page 3  of 24 8/2009—Rev. A to Rev. B  \nChanges to Features Section  ............................................................ 1 \nChanges to Input Low Voltage, VINL , Parameter, Table 1  .......... 4 \nChanges to Figure 18 and Figure 19 ............................................. 10 \nChanges to Table 7, Table 8, and Table 10  .................................... 12 \nUpdated Outline  Dimensions  ........................................................ 16 \nChanges to Ordering Guide  ........................................................... 16 \n 7/2008—Rev. 0 to Rev. A  \nChanges to  Figure 19  ...................................................................... 10 \nChanges to Table 21  ........................................................................ 15 \n \n3/2008—Revision  0: Initial Version  \n  \n \n \nADIS16209 Data Sheet  \n \nRev. H | Page 4  of 24 SPECIFICATIONS \nTA = 25°C, VDD = 3.3 V , tilt = 0°, unless otherwise noted.  \nTable 1.  \nParameter  Test Conditions  Min  Typ  Max  Unit  \nHORIZONTAL INCLINE  Each axis      \nInput Range    ±90  Degrees  \nRelative Accuracy1 ±30°  from horizon , AVG_CNT = 0x08   ±0.1   Degrees  \nSensitivity  ±30°  from horizon   0.025   °/LSB  \nVERTICAL ROTATION  Rotationa l plane within ±30° of vertical      \nInput Range   −180  +180  Degrees  \nRelative Accuracy  360°  of rotation   ±0.25   Degrees  \nSensitivity  −40°C to +85°C   0.025   °/LSB  \nACCELEROMETER  Each axis      \nInput Range2 25°C  ±1.7    g \nNonlinearity2 Percentage  of full scale   ±0.1  ±0.2 %  \nAlignment Error  X sensor to Y sensor   ±0.1  Degrees  \nCross Axis Sensitivity    ±2  % \nSensitivity  −40°C to +85°C, VDD = 3.0 V to 3.6 V 0.243  0.244  0.245  mg/LSB  \nACCELEROMETER NOISE PERFORM ANCE       \nOutput Noise  AVG_CNT = 0x00  1.7  mg rms \nNoise Density  AVG_CNT = 0x00  0.19   mg/√Hz rms  \nACCELEROMETER FREQUENCY RESPONSE       \nSensor Bandwidth   50  Hz \nSensor Resonant Frequency    5.5  kHz \nACCELEROMETER SELF -TEST STATE3      \nOutput Change When Active  At 25°C  706 1343  1973  LSB \nTEMPERATURE SENSOR       \nOutput at 25°C    1278   LSB \nScale Factor    −0.47  °C/LSB  \nADC INPUT       \nResolution    12  Bits \nIntegral Nonlinearity  (INL)    ±2  LSB \nDifferential Nonlinearity  (DNL)    ±1  LSB \nOffset Error    ±4  LSB \nGain Error   ±2  LSB \nInput Range   0  2.5 V \nInput Capacitance  During acquisition   20  pF \nON-CHIP VOLTAGE REFERENCE    2.5  V \nAccuracy  At 25°C  −10  +10  mV \nReference Temperature Coefficient    ±40   ppm/ °C \nOutput Impedance    70  Ω \nDAC OUTPUT  5 kΩ/100 pF to GND      \nResolution    12  Bits \nRelative Accuracy  For Code 101 to Code 4095  4  LSB \nDifferential Nonlinearity    1  LSB \nOffset Error    ±5  mV \nGain Error   ±0.5   % \nOutput Range    0 to 2.5   V \nOutput Impedance    2  Ω \nOutput Settling Time    10  µs \nData Sheet  ADIS16209 \n \nRev. H | Page 5  of 24 Parameter  Test Conditions  Min  Typ  Max  Unit  \nLOGIC INPUTS       \nInput High Voltage, V INH  2.0   V \nInput Low Voltage, V INL    0.8 V \nLogic 1 Input High Current, I INH  VIH = 3.3 V   ±0.2  ±10  µA \nLogic 0 Input Low Current, I INL VIL = 0 V      \nAll Except RST   −40 −60 μA \nRST4   −1  mA \nInput Capacitance, C IN   10  pF \nDIGITAL OUTPUTS       \nOutput High Voltage, V OH ISOURCE  = 1.6 mA  2.4   V \nOutput Low Voltage, V OL ISINK = 1.6 mA   0.4 V \nSLEEP TIMER       \nTimeout Period5  0.5  128 Seconds  \nSTART -UP TIME6 Time until data is available      \nPower -On Fast mode, SMPL_PRD ≤ 0x07   150  ms \n Normal mode, SMPL_PRD ≥ 0x08   190  ms \nReset Recovery  Fast mode, SMPL_PRD ≤ 0x07   30  ms \n Normal mode, SMPL_PRD ≥ 0x08   70  ms \nSleep Mode Recovery    2.5  ms \nFLASH MEMORY       \nEndurance7  20,000    Cycles  \nData Retention8 TJ = 85°C  20   Years  \nCONVERSION RATE  SETTING   1.04   2731  SPS \nPOWER SUPPLY       \nOperating Voltage Range   3.0 3.3 3.6 V \nPower Supply Current  Normal mode, SMPL_PRD ≥ 0x08    11 14 mA \n Fast mode, SMPL_PRD ≤ 0x07   36 42 mA \n Sleep mode , −40°C to +85°C   140 350 µA \n \n1 X-ray exposure may  degrade this performance metric.  \n2 Guaranteed by i MEMS® packaged part testing, design, and/or characterization.  \n3 Self-test response changes as the square of VDD.  \n4 The RST pin has an internal pull -up. \n5 Guaranteed by design.  \n6 The times presented in this section represent the time it takes to start producing data in the output registers, after the mi nimum VDD reaches 3.0 V. They do not \nrepresent the settling time of the internal filters.  \nNote that for the default SENS_AVG and AVG_CNT settings, the ty pical settling time is ~1.28  seconds. For faster settling times, reduce the AVG_CNT and SMPL_PRD \nsettings. Note that the trade -off associated with faster settling times is noise and power.   \n7 Endurance is qualified as per JEDEC Stand ard 22 Method A117 and measured at −40°C, +25°C, +85°C, and +125°C.  \n8 Retention lifetime equivalent at junction temperature (T J) 55°C as per JEDEC Standard 22 Method A117. Retention lifetime decreases with junction temperature.  \n \n \nADIS16209 Data Sheet  \n \nRev. H | Page 6  of 24 TIMING SPECIFICATION S \nTA = 25°C, VDD = 3.3 V , tilt = 0°, unless otherwise noted.   \nTable 2. \nParameter  Description  Min1 Typ  Max  Unit  \nfSCLK Fast mode, SMPL_ PRD  ≤ 0x07 (f S ≥ 546 Hz)2 0.01   2.5 MHz  \n Normal mode, SMPL_ PRD ≥ 0x08 ( fS ≤ 482 Hz)2 0.01   1.0 MHz  \ntDATARATE  Chip select period, fast mode, SMPL_ PRD ≤ 0x07 ( fS ≥ 546 Hz)2 32   μs \n Chip select period, normal mode, SMPL_PRD ≥ 0x08 (f S ≤ 482 Hz)2 42   μs \ntSTALL Chip select period, fast mode, SMPL_PRD ≤ 0x07 (f S ≥ 546 Hz)2 10   μs \n Chip select period, normal mode, SMPL_PRD ≥ 0x08 (f S ≤ 482 Hz)2 12   μs \ntCS Chip select to clock edge  48.8    ns \ntDAV Data output valid after SCLK edge    100 ns \ntDSU Data input setup time before SCLK rising  edge  24.4    ns  \ntDHD Data input hold time after SCLK rising edge  48.8    ns \ntDF Data output fall time   5 12.5  ns  \ntDR Data output rise time   5 12.5  ns  \ntSFS CS high after SCLK edge  5   ns  \n \n1 Guaranteed by design, not tested.  \n2 Note that f S means internal sample rate.  \n \nTIMING DIAGRAMS  \nCS\nSCLKtDATARATE\ntSTALL  =tDATARATE  – 16/ fSCLKtSTALL\n07096-002 \nFigure 2. SPI Chip Select Timing  \nCS\nSCLK\nDOUT\nDIN1 2 3 4 5 6 15 16\nW/R A5 A6 A4 A3 A2 D2MSB DB14\nD1 LSBDB13 DB12 DB10 DB11 DB2 LSB DB1tCS tSFS\ntDAV\ntDHD tDSU\n07096-003 \nFigure 3. SPI Timing  \n(Utilizing SPI Settings Typically Identified as Phase = 1, Polarity = 1)  \n \n07096-004CS\nSCLK\nDIN W/R A5 A6 A4 A3 A2 A1 A0 DC7 DC6 DC5 DC4 DC3 DC2 DC1 DC0DATA FRAME\nWRITE = 1\nREAD = 0REGISTER ADDRESS DATA FOR WRITE COMMANDS\nDON’T CARE FOR READ COMMANDS \nFigure 4. DIN Bit Sequence  \nData Sheet  ADIS16209 \n \nRev. H | Page 7  of 24 ABSOLUTE MAXIMUM RAT INGS  \nTable 3. \nParameter  Rating  \nAcceleration (Any Axis, Unpowered)  3500 g \nAcceleration (Any Axis, Powered)  3500 g \nVDD to GND   −0.3 V to +7.0 V  \nDigital Input/Output Voltage to GND  −0.3 V to +5. 3 V \nAnalog Inputs to GND  −0.3 to VDD + 0.3 V  \nAnalog Inputs t o GND  −0.3 to VDD + 0.3 V  \nOperating Temperature Range  −40°C to +125°C  \nStorage Temperature Range  −65°C to +150°C  \n \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; fu nctional operation of the product at these \nor any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.  THERMAL RESISTANCE  \nTable 4. Package Characteristics  \nPackage Type  θJA θJC Device Weight  \n16-Terminal LGA  250° C/W  25°C/W 0.6 g  \n \nESD CAUTION  \n  \n \n  \n \nADIS16209 Data Sheet  \n \nRev. H | Page 8  of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTI ONS AUX ADC VDD VREF GNDDNC DNC DIO2 DIO1AUX DAC\nDNC\nDNC\nRSTSCLK\nDOUT\nDINAY\nAX\nCS\n07096-005ADIS16209\nTOP\nLOOK THROUGH\nVIEW\n(Not to Scale)16 15 14 13\n5 6 7 84 3 2 1\n9 10 11 12\nPIN 1\nINDICATOR\nNOTES\n1.DNC = DO NOT CONNECT TO THIS PIN.\n2.THIS IS NOT AN ACTUAL TOP VIEW, BECAUSE THE PINS ARE NOT VISIBLE FROM THE TOP. THIS IS\nA LAYOUT VIEW THAT REPRESENTS THE PIN CONFIGURATION IF THE PACKAGE IS LOOKED\nTHROUGH FROM THE TOP. THIS CONFIGURATION IS PROVIDED FOR PCB LAYOUT PURPOSES. \nFigure 5. Pin Configuration  \nTable 5. Pin Function Descriptions  \nPin No.  Mnem onic  Type1 Description  \n1 SCLK  I SPI, Serial Clock . \n2 DOUT  O SPI, Data Output . \n3 DIN I SPI, Data Input . \n4 CS I SPI, Chip Select . \n5, 6 DIO1, DIO2  I/O Digital Input/ Output  Pins . \n7, 8, 10, 11  DNC N/A  Do not connect to this pin.  \n9 RST I Reset, Active Low . \n12 AUX DAC  O Auxiliary DAC O utput . \n13 VDD S Power  Supply, 3.3 V . \n14 AUX ADC  I Auxiliary ADC Input . \n15 VREF  O Precision Reference . \n16 GND  S Ground . \n \n1 S = supply; O = output; I = i nput.  \n \nRECOMMENDED PAD GEOMETRY  \n07096-0060.670\n12×\n1.127\n16×4.1865\n8×\n2.6955\n8×\n5.391\n4×8.373\n2×\n0.500\n16×\n9.2mm × 9.2mm S TACKED LG APACKAGE \nFigure 6. Example of a Pad Layout  \n \nData Sheet ADIS16209\n \nRev. H | Page 9 of 24 TYPICAL PERFORMANCE CHARACTERISTICS \n07096-018 INCLINATION ANGLE (Degrees)ERROR (Degrees)\n–0.20–0.15–0.10–0.0500.050.100.150.20\n–40 –30 –20 –10 0 10 20 30 40MAXIMUM\nINCLINE\nERROR\nFigure 7. Horizontal Inclination Error (Eight Parts), Autonull at Horizontal \nPosition, Stable Temperature, 3.3 V \n07096-019 TEMPERATURE (°C)ERROR (Degrees)\n–0.3–0.2–0.100.10.20.3\n–60 –40 –20 0 20 40 60 80 100Figure 8. Maximum Incline Error Over a ±30° Incline Range (Eight Parts) Over \nTemperature, Autonull at Horizontal Position, 25°C, 3.3 V \n07096-020 SUPPLY VOLTAGE (V)ERROR (Degrees)\n3.0 3.3 3.6–0.20–0.15–0.10–0.0500.050.100.15\nFigure 9. Maximum Incline Error Over a ±30° Incline Range (Eight Parts) Over \nSupply Voltage, Autonull Horizontal Position, 25°C, 3.3 V \n07096-021 ROTATIONAL ANGLE (Degrees)ERROR (Degrees)\n–0.20\n–0.25–0.15–0.10–0.0500.050.100.150.200.25\n0 100 200 300 400\nFigure 10. Vertical Mode Rotational Error (Eight Parts), 25°C, 3.3 V \n07096-022 TEMPERATURE (°C)ERROR (Degrees)\n–60 –40 –20 0 20 40 60 80 100–0.5–0.4–0.3–0.2–0.100.10.20.3\nFigure 11. Vertical Mode Error (Eight Parts) vs. Temperature, 0° to 360°, 3.3 V \n07096-023ERROR (Degrees)\n–0.5–0.4–0.3–0.2–0.100.10.20.3\nSUPPLY VOLTAGE (V)3.0 3.3 3.6\nFigure 12. Vertical Mode Error (Eight Parts) vs. Supply Voltage, 0° to 360°, 25°C \nADIS16209 Data Sheet\n \nRev. H | Page 10 of 24 \n 07096-013SENSITIVITY ERROR (%)PERCENTAGE OF POPULATION (%)\n051015202530\n–0.50 –0.38 –0.26 –0.14 –0.02 0.10 0.22 0.34 0.46VDD = 3.0V, 3.3V, 3.6V\nTEMP = –40°C, +25°C, +85°C\nFigure 13. Accelerometer Output Sensitivity Error Distribution \n02468101214161820\n–6.0 –4.4 –2.8 –1.2 0.4 2.0 3.6 5.2\n07096-014BIAS ERROR (m g)PERCENTAGE OF POPULATION (%)VDD = 3.0V, 3.3V, 3.6V\nTEMP = –40°C, +25°C, +85°C\nFigure 14. Accelerometer Output Bias Error Distribution 00.51.01.52.02.53.03.5\n0 1 02 03 04 05 06 07 08 09 0\n07096-015 OFF-VERTICAL TILT (Degrees)ERROR (Degrees)\nFigure 15. Error vs. Off-Vertical Tilt, 25°C, 3.3 V \n \nData Sheet ADIS16209\n \nRev. H | Page 11 of 24 THEORY OF OPERATION \nThe ADIS16209  tilt sensing system uses gravity as its only \nstimulus, and a MEMS accelerometer as its sensing element. \nMEMS accelerometers typically employ a tiny, spring-loaded structure that is interlaced with a fixed pick-off finger structure. \nThe spring constant of the floating structure determines how \nfar it moves when subjected to a force. This structure responds to dynamic forces associated with acceleration and to static forces, such as gravity. \nFigure 16 and Figure 17 illustrate how the accelerometer \nresponds to gravity, according to its orientation, with respect  to gravity. Figure 16 displays the configuration for the incline \nangle outputs, and Figure 17 displays the configuration used  \nfor the rotational angle position. This configuration provides greater measurement range than a single axis. The ADIS16209  \nincorporates the signal processing circuit that converts accelera-tion into an incline angle, and it corrects for several known error sources that would otherwise degrade the accuracy level. \n07096-007GRAVITY = 1 g\nθxaxθx\nHORIZON  \nFigure 16. Single-Axis Tilt Theory Diagram \n \n07096-008ay\nθxaxθx\nHORIZON \nFigure 17. Dual-Axis Tilt Theory Diagram \n \n \n4112\n13 1658 9\n41\n9\n51316\n12\n80° TILT\nLEVEL PLANE\n1\n121316\n498 5\nXINCL_OUT = 0°\nYINCL_OUT = 0°XINCL_OUT = 0°0° ≤ YINCL_OUT ≤ 90°0° ≤ XINCL_OUT ≤ 90°YINCL_OUT = 0°\n07096-011 \nFigure 18. Horizontal Incline Angle Orientation \n \n07096-0121620916209\nROT_OUT\nXACCL_OUT\nYACCL_OUT\nNOTES\n1. ROT_OUT = 180° IS 1 LSB DIFFERENT THAN ROT_OUT = –179.975°.0°\n–1g\n0g+30°\n–0.866 g\n+0.5g+90°\n0g\n+1g+120°\n0.5g\n+0.866 g+180°\n+1g\n0g–150°\n+0.866 g\n–0.5g–90°\n0g\n–1g–60°\n–0.5g\n–0.866 gGRAVITY\n1g162091620916209162091620916209\n \nFigure 19. Vertical Angle Orientation \n \nADIS16209 Data Sheet\n \nRev. H | Page 12 of 24 BASIC OPERATION \nINTRODUCTION \nWhen using the factory default configuration for all user \nconfigurable control registers, the ADIS16209  initializes itself \nand automatically starts a continuous process of sampling, processing, and loading calibrated incline angle and acceleration \ndata into the output registers. \nREGISTER STRUCTURE \nAll communication between the ADIS16209  and an external \nprocessor involves either reading the contents of an output register or writing configuration (or command) information to \na control register (see Figure 20). The output data registers include the latest sensor data, error flags, and identification information. The control registers include sample rate, filtering, calibration, self-test, input/output line operation, and error flags. \nEach user accessible register has two bytes (upper and lower), \neach of which has a unique address. See Table 8 for a detailed list of all user registers, along with the corresponding addresses. \nTEMPERATURE\nSENSORDUAL-AXIS\nACCELEROMETEROUTPUT\nREGISTERS\nCONTROL\nREGISTERSCONTROLLERSENSOR\nSIGNAL\nPROCESSING\nSPI\n07096-220 \nFigure 20. Basic Operation of the ADIS16209  \nSPI \nThe SPI provides access to the user registers (see Table 8). Figure 21 shows the most common connections between the ADIS16209  and a SPI master device, which is often an \nembedded processor that has an SPI-compatible interface. \n07096-009ADIS16209EMBEDDED\nPROCESSOR/\nDSP/FPGA\nSCK\nMOSIMISOCS\nSS\nSCLK\nDIN\nDOUT\n \nFigure 21. Electrical Connection Diagram \nTable 6. Generic SPI Master Pin Mnemonics and Functions \nMnemonic Function \nSS Slave select \nSCLK Serial clock \nMOSI Master output, slave input \nMISO Master input, slave output \nEmbedded processors typically use control registers to configure \nserial ports for communicating with SPI slave devices, such as the ADIS16209 . Table 7 provides a list of common settings that \ndescribe the SPI protocol of the ADIS16209 . The initialization \nroutine of the master processor typically establishes these settings using firmware commands to write them to the control registers. Table 7. Generic Master Processor SPI Settings \nProcessor Setting Description \nMaster ADIS16209 operates as slave \nSCLK ≤ 2.5 MHz Maximum serial clock rate  \nSMPL_PRD < 0x08 \nSCLK ≤ 1 MHz1 Maximum serial clock rate  \nSMPL_PRD ≥ 0x08 \nSPI Mode 3 CPOL = 1 (polarity), CPHA = 1 (phase) \nMSB First Mode Bit sequence, see Figure 26 for coding \n16-Bit Mode Shift register and data length \nREADING SENSOR DATA \nReading a single register requires two 16-bit cycles on the SPI: \none to request the contents of a register and another to receive \nthose contents. The 16-bit command code (see Figure 26) for a \nread request on the SPI has three parts: the read bit ( R/W = 0), \neither address of the register, [A6:A0], and eight don’t care bits, \n[DC7:DC0]. Figure 22 shows an example that includes two register reads in succession. This example starts with DIN = 0x0C00 to request the contents of the XINCL_OUT register and follows with 0x0E00 to request the contents of the YINCL_OUT \nregister. The sequence in Figure 22 also shows full duplex mode \nof operation, which means that the ADIS16465  can receive \nrequests on DIN while also transmitting data out on DOUT within the same 16-bit SPI cycle. \nDIN\nDOUT0x0C00 0x0E00NEXT\nADDRESS\nXINCL_OUT YINCL_OUT\n07096-222 \nFigure 22. SPI Read Example  \nFigure 23 shows an example of the four SPI signals when reading the PROD_ID register in a repeating pattern. This \npattern can be helpful when troubleshooting the SPI interface \nsetup and communications because the signals are the same for each 16-bit sequence, except during the first cycle. \nCS\nSCLK\nDIN\nDOUTDIN = 0100 1010 0000 0000 = 0x4A00\nDOUT = 0011 1111 0101 0001 = 0x3F51 (16209)\n07096-223 \nFigure 23. SPI Signal Pattern, Repeating Read of the PROD_ID Register \nDEVICE CONFIGURATION \nEach configuration register contains 16 bits (two bytes). Bits[7:0] contain the low byte, and Bits[15:8] contain the high \nbyte of each register. Each byte has its own unique address in \nthe user register map (see Table 8). Updating the contents of a register requires writing to both bytes in the following sequence: low byte first, high byte second. The only exception to this requirement is when writing to the COMMAND register. \nWhen using this register to trigger a command, only write to \nthe low byte to trigger the command. Writing to the high byte after triggering a command can interrupt the operation, which the low byte triggers.  \nData Sheet ADIS16209\n \nRev. H | Page 13 of 24 There are three parts to coding an SPI command (see Figure 26) \nthat write a new byte of data to a register: the write bit ( R/W = 1), \nthe address of the byte, [A6:A0], and the new data for that \nlocation, [DC7:DC0]. Figure 24 shows a coding example for writing 0x0001 to the SMPL_PRD register (see Table 24). In Figure 24, the 0xB601 command writes 0x01 to Address 0x36 \n(lower byte) and the 0xB700 command writes 0x00 to \nAddress 0x37 (upper byte). \nCS\nSCLK\nDIN 0xB601 0xB700\n07096-224 \nFigure 24. SPI Sequence for Writing 0x0001 to the SMPL_PRD Register  \nMemory Structure \nFigure 25 shows a functional diagram for the memory structure of the ADIS16209 . The flash memory bank contains the \noperational code, unit specific calibration coefficients, and user \nconfiguration settings. During initialization (power application \nor reset recover), this information loads from the flash memory into the static random access memory (SRAM), which supports all normal operation, including register access through the SPI port. Writing to a configuration register using the SPI updates \nthe SRAM location of the register but does not automatically update the settings in the flash memory bank. The manual flash \nmemory update command (Register COMMAND, Bit 3, see Table 31) provides a convenient method for saving all of these settings to the flash memory bank at one time. A yes in the \nFlash Backup column of Table 8 identifies the registers that have \nstorage support in the flash memory bank. \nNONVOLATILE\nFLASH MEMORY\n(NO SPI ACCESS)MANUAL\nFLASH\nBACKUP\nSTART-UP\nRESETVOLATILE\nSRAM\nSPI ACCESS\n07096-225 \nFigure 25. SRAM and Flash Memory Diagram \n \n \n \n   \n \nR/W R/W A6 A5 A4 A3 A2 A1 A0 DC7 DC6 DC5 DC4 DC3 DC2 DC1 DC0\nD0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15CS\nSCLK\nDIN\nDOUTA6 A5\nD13 D14 D15\nNOTES\n1. DOUT BITS ARE PRODUCED ONLY WHEN THE PREVIOUS 16-BIT DIN SEQUE NCE STARTS WITH R/W = 0.\n2. WHEN CS IS HIGH, DOUT IS IN A THREE-STATE, HIGH IMPEDANCE MOD E, WHICH ALLOWS MULTIFUNCTIONAL USE OF THE LINE\nFOR OTHER DEVICES.\n07096-226 \nFigure 26. SPI Communication Bit Sequence \n \n     \n \n      \nADIS16209 Data Sheet  \n \nRev. H | Page 14 of 24 Table 8. User Register Map  \nName  R/W  Flash Back up Address Size ( Bytes)  Function  Reference  \nENDURANCE  R Yes 0x00  2 Diagnostics, flash write counter  (16-bit binary)   \nSUPPLY_OUT  R No 0x02  2 Output,  power supply  Table 20 \nXACCL_OUT  R No 0x04  2 Output, x-axis acceleration  Table 10 \nYACCL_OUT  R No 0x06  2 Output, y-axis acceleration Table  11 \nAUX_ADC  R No 0x08  2 Output, auxiliary ADC  Table 22 \nTEMP_OUT  R No 0x0A  2 Outp ut, temperature  Table 18 \nXINCL_OUT  R No 0x0C  2 Output, ±90° x -axis inclination  Table 13 \nYINCL_OUT  R No 0x0E  2 Output, ±90° y -axis inclination  Table  14 \nROT_OUT  R No 0x10  2 Output, ±180° vertical rotational position  Table 16 \nXACCL_NULL R/W  Yes 0x12  2 Calibration, x-axis acceleration offset null Tabl e 32 \nYACCL_NULL R/W  Yes 0x14  2 Calibration, y-axis acceleration offset null  Table 32 \nXINCL_NULL R/W  Yes 0x16  2 Calibration, x-axis inclination offset null  Table 33 \nYINCL_NULL R/W  Yes 0x18  2 Calibration, y-axis inclination offset null  Table 33 \nROT_NULL  R/W  Yes 0x1A  2 Calibration, vertical rotation offset null  Table 33 \n   0x1C to 0x1F  4 Reserved, d o not write to these locations   \nALM_MAG1  R/W  Yes 0x20  2 Alarm 1, amplitude th reshold  Table 34 \nALM_MAG2  R/W  Yes 0x22  2 Alarm 2, amplitude t hreshold  Table 34 \nALM_SMPL1  R/W  Yes 0x24  2 Alarm 1, sample pe riod  Table 35 \nALM_SMPL2  R/W  Yes 0x26  2 Alarm 2, sample p eriod  Table 35 \nALM_CTRL  R/W  Yes 0x28  2 Alarm, source control r egister Table 36 \n  No 0x2A to 0x2F  6 Reserved   \nAUX_DAC  R/W  No 0x30  2 Auxiliary DAC d ata Table 30 \nGPIO_ CTRL R/W  No 0x32  2 Operation, digital I/O configuration  and  data  Table 29 \nMSC _CTRL R/W  No 0x34  2 Operation, data -ready and  self-test control  Table 28 \nSMPL_ PRD  R/W  Yes 0x36  2 Operation, sample rate configuration  Table 24 \nAVG_CNT  R/W  Yes 0x38  2 Operation, filter configuration  Table 26 \nSLP_CNT  W Yes 0x3A 2 Operation, sleep mode control  Table 25 \nSTATUS  R No 0x3C 2 Diagnostics, system s tatus register  Table 37 \nCOMMAND  W No 0x3E  2 Operation, system command register  Table 31 \n  No 0x40 to 0x4 9 10 Reserved   \nPROD_ID  R Yes 0x4A  2 Product identification = 0x3F51  N/A  \n \n \nData Sheet ADIS16209\n \nRev. H | Page 15 of 24 OUTPUT DATA REGISTERS \nTable 9 provides the data configuration for each output data \nregister in the ADIS16209 . Starting with the MSB of the upper \nbyte, each output data register has the following bit sequence: new data (ND) flag, error/alarm (EA) flag, followed by 14 data \nbits. The data bits are LSB justified, and in the case of the 12-bit \ndata formats, the remaining two bits are not used. The ND flag indicates that unread data resides in the output data registers. This flag clears and returns to 0 during an output register read sequence. It returns to 1 after the next internal sample update cycle completes. The EA flag indicates an error condition. The \nSTATUS register contains all of the error flags and provides the \nability to investigate the root cause. \nTable 9. Output Data Register Formats \nRegister Bits Format Scale1 \nSUPPLY_OUT 14 Binary, 3.3 V = 0x2A3D 0.30518 mV \nXACCL_OUT 14 Twos complement 0.24414 m g \nYACCL_OUT 14 Twos complement  0.24414 m g \nAUX_ADC 12 Binary, 2 V = 0x0CCC 0.6105 mV \nTEMP_OUT 12 Binary, 25°C = 0x04FE −0.47°C \nXINCL_OUT2 14 Twos complement 0.025° \nYINCL_OUT2 14 Twos complement 0.025° \nROT_OUT3 14 Twos complement 0.025° \n \n1 Scale denotes quantity per LSB. \n2 Range is −90° to +90°. \n3 Range is −179.975° to +180°. \nAccelerometers \nThe accelerometers respond to both static (gravity) and \ndynamic acceleration using the polarity shown in Figure 27.  \n0° TILT\nLEVEL PLANE\n1\n121316\n498 5\nXINCL_OUT = 0°YINCL_OUT = 0°AXAY\n07096-024 \nFigure 27. Accelerometer Polarity The XACCL_OUT (see Table 10) and YACCL_OUT (see \nTable 11) registers provide access to acceleration data for each axis. For example, set DIN = 0x0400 to request data from the x-axis register on the next 16-bit SPI sequence. After reading \nthe contents of one of these registers, mask off the upper two \nbits, convert the remaining 14-bit, twos complement number into a decimal equivalent, and then multiply that number by 0.024414 to convert the measurement into units of acceleration \n(mg). Table 12 provides several examples of this data format. \nTable 10. XACCL_OUT (Base Address = 0x04), Read Only \nBits Description  \n15 New data bit = 1, when register contains un-read data \n14 Error/alarm = 1, when STATUS ≠ 0x0000 \n[13:0] x-axis accelerometer outp ut data, twos complement, \n1 LSB = 0.24414 m g, 0 g  = 0x0000 \nTable 11. YACCL_OUT (Base Address = 0x06), Read Only \nBits Description  \n15 New data bit = 1, when register contains un-read data \n14 Error/alarm = 1, when STATUS ≠ 0x0000 \n[13:0] y-axis accelerometer output data, twos complement, \n1 LSB = 0.24414 m g, 0 g  = 0x0000 \nTable 12. Accelerometer Data Format Examples \nAcceleration ( g) Decimal Hex Binary \n+1.7  +6,963 0x1B33 xx01 1011 0011 0011 \n+1.0 +4,096 0x1000 xx01 0000 0000 0000 \n+0.00048828  +2 0x0002 xx00 0000 0000 0010 \n+0.00024414 +1 0x0001 xx00 0000 0000 0001 \n0 0 0x0000 xx00 0000 0000 0000 \n−0.00024414 −1 0x3FFF xx11 1111 1111 1111 \n−0.00048828 −2 0xFFFE xx11 1111 1111 1110 \n−1.0  −4096 0x3000 xx11 0000 0000 0000 \n−1.7 −27,853 0xE4CD xx10 0100 1100 1101 \nADIS16209 Data Sheet  \n \nRev. H | Page 16 of 24 Horizontal Inclin e Angle  \nThe X INCL _OUT ( see Table 13) and Y INCL _OUT ( see \nTable  14) registers provide access to acceleration data for each \naxis. For example, set DIN = 0x 0400 to request data from the \nx-axis register on the next 16 -bit SPI sequence. After reading \nthe contents of one of these registers, mask off the upper two \nbits, convert the remaining 14 -bit, twos complement number \ninto a decimal equivalent, and then multiply that number by \n0.025 to convert the measurement into units of angle (°). Table  15 prov ides several examples of this data format.  \nTable 13. XINCL_OUT (Base Address = 0x0C), Read Only  \nBits  Description  \n15 New data bit = 1, when register contains un -read data  \n14 Error/a larm = 1, when STATUS ≠ 0x0000  \n[13:0]  x-axis inc linometer output data, twos complement ,  \n0° = 0x0000, 1 LSB = 0.025°/LSB , ±90° range  \nTable  14. YINCL_OUT (Base Address = 0x0E), Read Only  \nBits  Description  \n15 New data bit = 1, when register contains un -read data  \n14 Error/ alarm =  1, when STATUS ≠ 0x0000  \n[13:0]  y-axis inclinometer output data, twos complement ,  \n0° = 0x0000, 1 LSB = 0.025°/LSB , ±90° range  \nTable  15. Horizontal Incline Angle Data Format Examples  \nOrientation  Decimal  Hex  Binary  \n+90° − 0.025°  +3,599 0x0E0F 0000 1110 0000 1111  \n+0.05 ° +2 0x0002  xx00 0000 0000 0010  \n+0.025°  +1 0x0001  xx00 0000 0000 0001  \n0° 0 0x0000  xx00 0000 0000 0000  \n−0.025° −1 0x3FFF xx11 1111 1111 1111  \n−0.05 ° −2 0x3FFE  xx11 1111 1111 1110  \n−90° −3,600  0x31F1  xx11  0001  1111 0001 \nVertical Incline Angle  \nThe ROT_OUT register  (see Table 16) provide s access to incline \nangle data for each axis. For example, set DIN = 0x1000 to request data from this register on the next 16 -bit SPI sequenc e. \nAfter reading the contents of one of these registers, mask off the \nupper two bits, convert the remaining 14 -bit, twos complement \nnumber into a decimal equivalent, and then multiply that \nnumber by 0.025 to convert the measurement into units of angle (°).  Table 17 provides several examples of this data format.  \nTable 16. ROT_OUT (Base Address = 0x10), Read Only  \nBits  Description  \n15 New data bit = 1, when register contains un -read data  \n14 Error/alarm = 1, when STATUS ≠ 0x0000  \n[13:0]  Vertical inclinometer output data, twos complement,  \n0° = 0x0000, 1 LSB = 0.025°/LSB, ±180° range  \n \n Table 17. Vertical Incline Angle Data Format Examples  \nOrientation  Decimal  Hex  Binary  \n+180°  − 0.025°  +7,199  0x1C1F  xx01 1100 0001 1111  \n+0.05°  +2 0x0002  xx00 0000 0000 0010  \n+0.025°  +1 0x0001  xx00 0000 0000 0001  \n0° 0 0x0000  xx00 0000 0000 0000  \n−0.025°  −1 0x3FFF  xx11 1111 1111 1111  \n−0.05°  −2 0x3FFE  xx11 1111 1111 1110  \n−180°  −7,200  0x23E0  xx10 0011 1110 0000  \nInternal Temperature  \nThe TEMP_OUT register ( see Table 18) provides access to an \ninternal temperature measurement. Set DIN = 0x0A00 to \nrequest the contents of this register. Mask off the upper four bits, then convert the remaining 12 -bit binary number into a \ndecimal equivalent, subtract 1278, multiply it by − 0.47 and add \n25 to convert this number into °C . See Table 19 for examples of \nthis format. Note that this internal temperature measurement \nprovides an indicator of condition changes, not an absolute \nmeasurement of  conditions outside of the package.  \nTable 18. TEMP_OUT (Base Address = 0x0A), Read Only  \nBits  Description  \n[15:0]  Internal temperature data, binary forma t,  \nsensitivity = −0.47°/LSB, 25°C = 1278 LSB = 0x04FE  \nTable 19. Internal Temperature Data Format Examples  \nTemperature (°C)  LSB Hex  Binary  \n+125  1065  0x0429  xxxx 0100 0010 1001  \n25 + 0.47  1277  0x04FD  xxxx 0100 1111 1101  \n+25  1278  0x04FE  xxxx 0100 1111 1110  \n25 − 0.047  1279  0x04FF  xxxx 0100 1111 1111  \n0 1331  0x0533  xxxx 0101 0011 0011  \n−40 1416  0x0588  xxxx 0101 1000 1000  \nPower Supply  \nThe SUPPLY_OUT register ( see Table 20) provides a digital \nmeasure ment  for the supply voltage on the VDD pins (see \nFigure 5). Set DIN = 0x0200 to request the contents of this \nregister. See Table  21 for examples of this d ata format.  \nTable 20. SUPPLY_OUT (Base Address = 0x02), Read Only  \nBits  Description  \n15 New data bit = 1, when register contains un -read data  \n14 Error/ alarm = 1, when STATUS ≠ 0x0000  \n[15:0]  Power supply measurement data, binary format,  \n1 LSB = 0.00030518 V, 0 V = 0x0000  \nTable  21. Power Supply Data Format Examples  \nSupply Level (V)  LSB Hex  Binary  \n3.6 11,796  0x2E14  xx10  1110 00 01 0100 \n3.3 + 0.00030518  10,814  0x2A3E  xx10 1010 0011 1110  \n3.3 10,813  0x2A3D  xx10 1010 0011 1101  \n3.3 − 0.00030518  10,812  0x2A3C  xx10 1010 0011 1100  \n3.0 9,830  0x2666  xx10 0110 0110 0110  \nData Sheet ADIS16209\n \nRev. H | Page 17 of 24 Auxiliary ADC \nThe AUX_ADC register (see Table 22) provides a digital \nmeasurement for the AUX_ADC input pin (see Figure 5).  \nSet DIN = 0x0800 to request the contents of this register.  \nSee Table 23 for examples of this data format.  \nTable 22. AUX_ADC (Base Address = 0x08), Read Only \nBits Description  \n15 New data bit = 1, when register contains un-read data \n14 Error/alarm = 1, when STATUS ≠ 0x0000 \n[13:12] Not used \n[15:0] Auxiliary ADC data, binary format, \n1 LSB = 0.0006105 V, 0 V = 0x0000 \nTable 23. Auxiliary ADC Data Format Examples \nSupply Level (V) LSB Hex Binary  \n2.5 4095 0xFFF xxxx 1111 1111 1111 \n0.001221 2 0x002 xxxx 0000 0000 0010 \n0.0006105 1 0x001 xxxx 0000 0000 0001 \n0 0 0x000 xxxx 0000 0000 0000 \n \nOPERATION CONTROL REGISTERS \nInternal Sample Rate \nThe SMPL_PRD register controls the ADIS16209  internal sample \nrate and has two parts: a selectable time base and a multiplier. The \nfollowing relationship produces the sample rate: \ntS = tB × NS + 122.07 μs \nTable 24. SMPL_PRD Bit Descriptions \nBit Description  (Default = 0x0014) \n15:8 Not used \n7 Time base (t B): 0 = 244.14 μs, 1 = 7.568 ms \n6:0 Increment setting (N S) \nAn example calculation of the default sample period follows: \nSMPL_PRD  = 0x01, B7  − B0 = 00000001 \nB7 = 0 → t B = 244.14 μs, B6 … B0 = 000000001 → N S = 1 \ntS = tB × NS + 122.07 μs = 244.14 × 1 + 122.07 = 366.21 μs \nfS = 1∕tS = 2731 SPS \nThe sample rate setting has a direct impact on the SPI data  \nrate capability. For sample rates ≥546 SPS, the SPI SCLK can \nrun at a rate up to 2.5 MHz. For sample rates <546 SPS, the SPI SCLK can run at a rate up to 1 MHz. The sample rate setting also affects power dissipation. When the sample rate is set to <546 SPS, power dissipation typically reduces by a factor  \nof 68%. The two different modes of operation offer a system-\nlevel trade-off between performance (sample rate, serial transfer rate) and power dissipation. \nPower Management \nIn addition to offering two different performance modes for power optimization, the ADIS16209  offers a programmable \nshutdown period that the SLP_CNT register controls. Table 25. SLP_CNT Bit Descriptions \nBit Description  (Default = 0x0000) \n15:8 Not used \n7:0 Data bits, 0.5 seconds/LSB \nFor example, writing 0x08 to the SLP_CNT register places the ADIS16209  into sleep mode for 4 sec. The only way to stop this \nprocess is to remove power or reset the device. \nDigital Filtering \nThe AVG_CNT register controls the moving average digital filter, which determines the size of the moving average filter in eight power-of-two step sizes (that is, 2\nM = 1, 2, 4, 16, 32, 64, 128, and \n256). Filter setup requires one simple step: write the appropriate M factor to the assigned bits in the AVG_CNT register. Note that the default settings for AVG_CNT and SMPL_PRD provide \nthe best accuracy but require approximately 1.28 seconds \nto settle.  \nTable 26. AVG_CNT Bit Descriptions \nBit Description (Default = 0x0008)\n15:4 Not used \n3:0 Power-of-two step size, maximum binary value = 1000 \nThe following equation offers a frequency response relationship \nfor this filter: \n) sin() sin() (\nSS\nAt f Nt f Nf H\uf0b4 \uf0b4 \uf070 \uf0b4\uf0b4 \uf0b4 \uf0b4 \uf070\uf03d \n07096-010 f/fSMAGNITUDE (dB)20\n0\n–20\n–40\n–60\n–80\n–100\n0.001 0.01 0.1N = 4\nN = 16\nN = 128\n \nFigure 28. Frequency Response—Moving Average Filter \nDigital I/O Lines \nThe ADIS16209  provides two general-purpose, digital \ninput/output lines that have several configuration options. \nTable 27. Digital I/O Line Configuration Registers \nFunction Priority Register \nData-Ready I/O Indicator 1 MSC_CTRL \nAlarm Indicator 2 ALM_CTRL \nGeneral-Purpose I/O Configuration 3 GPIO_CTRL \nGeneral-Purpose I/O Line Communication  GPIO_CTRL \nADIS16209 Data Sheet\n \nRev. H | Page 18 of 24 Data-Ready I/O Indicator \nThe MSC_CTRL register provides controls for a data-ready \nfunction. For example, writing 0x05 to this register enables this \nfunction and establishes DIO2 as an active-low, data-ready line. \nThe duty cycle is 25% (±10% tolerance). \nTable 28. MSC_CTRL Bit Descriptions \nBit Description  (Default = 0x0000) \n15:11 Not used \n10 Self-test at power-on: 1 = disabled, 0 = enabled \n9 Not used \n8 Self-test enable: 1 = enabled, 0 = disabled \n7:3 Not used \n2 Data-ready enable: 1 = enabled, 0 = disabled \n1 Data-ready polarity: 1 = active high, 0 = active low \n0 Data-ready line select: 1 = DIO2, 0 = DIO1 \n \nSelf-T est \nThe self-test function applies an electrostatic force to the MEMS \nstructure, inside of the core sensor, which causes the structure to move in a manner that simulates its response to gravity or linear acceleration. This provides an observable response in the accelerometer outputs that can serve as a validation of \nfunctional operation throughout the entire signal chain. The \nMSC_CTRL register (Table 28) provides two different options for using this function: manual (user-command) and automatic (during start-up/reset recovery).  \nThe manual self-test control is an on/off control for the \nelectrostatic force. Set MSC_CTRL[8] = 1 to turn it on and set MSC_CTRL[8] = 0 to turn it off. For normal operation, this will \nbe in the off state but this control bit provides an opportunity to \nactivate it at any time, so that system processors can apply application-relevant pass/fail criteria to the responses. When MSC_CTRL[10] = 1, the automatic self-test process runs during the power-on process. This runs the ADIS16209  through on/off \nstates for the self-test, while observing the difference in accelerometer response. This process concludes with a comparison of the differential response in each accelerometer, with internal pass/fail limits and a report of the result to STATUS[5]. Once the ADIS16209  completes is its start-up \nprocess, STATUS is available for a SPI-driven read, using DIN = \n0x3C00 as the SPI input command (STATUS at Address 0x3C). \nLinear motion during the start-up process, VDD ramp \nrates/waveform and the tilt of the device can introduce uncertainty into the on/off levels and in some cases, cause a false failure report to STATUS[5] (result = 0x0020). While the selection of the pass/fail limits incorporates most conditions, false failures are still possible. \nWhen presented with a self-test failure indication, where \nSTATUS ≥ 0x0020, use the following process to test for basic \nfunction. This process assumes a stable power supply voltage and zero motion.  1. Set AVG_CNT = 0x0000 and SMPL_PRD = 0x0008, to optimize the response times during the self-test transitions, while keeping the ADIS16209  in low power mode. In this \nconfiguration, the self-test response will be similar to a step \nresponse of a single-pole, low-pass filter that has a cutoff \nfrequency of 50 Hz.  \n2. Read XACCL_OUT and YACCL_OUT. \n3. Set MSC_CTRL[8] = 1. \n4. Delay > 20 ms, which provides the 50 Hz filter (internal to \nADIS16209 ) with at least six time constants to settle. \n5. Read XACCL_OUT and YACCL_OUT. \n6. Calculate difference in measurements: \n\uf0b7 D-XACCL_OUT = XACCL_OUT (Step 6) − \nXACCL_OUT (Step 3) \n\uf0b7 D-YACCL_OUT = YACCL_OUT (Step 6) − \nYACCL_OUT (Step 3) \n7. Set MSC_CTRL[8] = 0. \n8. Restore the SMPL_PRD and AVG_CNT registers to their \noperational values. \n9. Determine normal operation by making sure that the \nD-XACCL_OUT and D-YACCL_OUT produced a change \nof at least 350 LSB.  \nThe 350 LSB pass/fail limit is approximately one-half of the data sheet specification for the minimum response time and is well above the noise floor. Because the purpose of this function is to \nidentify gross functional issues, such as a zero response, this is a \nsafe approach, given a stable platform and supply. When experiencing modest motion, some of the parameters may need further consideration to account for application-specific conditions. \n \nData Sheet  ADIS16209 \n \nRev. H | Page 19 of 24 General -Purpose I/O  \nThe GPIO_ CTRL  register controls the direction and data of the \ngeneral -purpose digital lines, DIO1 and DIO2. For example, \nwriting a 0x02 to the GPIO_ CTRL  register sets DIO2 as an \noutput line and DIO1 as an input line.  Reading the data bits in \nGPIO_CTRL reveal s the line  logic level.  \nTable 29. GPIO_ CTRL  Bit Descriptions  \nBit Description  (Default = 0x 0000)  \n15:10 Not used  \n9 Gen eral-Purpose I/O Line 2 data  \n8 General -Purpose I/O Line 1 data  \n7:2 Not used  \n1 General -Purpose I/O Line 2, data direction control :  \n1 = output, 0 = input  \n0 General -Purpose I/O Line 1, data direction control :  \n1 = output, 0 = input  \n \nAuxiliary DAC  \nThe auxiliary DAC provides a 12- bit level adjustment function. \nThe AUX_DAC register controls the operation of the auxiliary \nDAC function, which is useful for systems that require analog level controls. It offers a rail -to-rail buffered output that has a range \nof 0 V to 2.5  V. The DA C can drive its output to within 5  mV of \nthe ground reference when it is not sinking current. As the output approaches ground, the linearity begins to degrade  (100 LSB \nbeginning point). As the sink current increases, the nonlinear \nrange increases. The DAC output latch function, co ntained in \nthe COMMAND register , provides continuous operation while \nwriting to each byte of this register. The contents of this register \nare volatile, which means that the desired output level must be set after every reset and pow er cycle event.  \nTable 30. AUX_DAC Bit Descriptions  \nBit Description  (Default = 0x0000)  \n15:12  Not used  \n11:0  Data bits, scale factor = 0.6105  mV/code  \nOffset binary format, 0  V = 0 codes  \n \nGlobal Commands  \nThe COMMAND register provides initia tion bits for several \ncommands that simplify many common operations. Writing a 1 to the assigned COMMAND bit exercises its function. When \ntriggering one of the operations in the COMMAND register, only write to the low byte of this register, then wa it until the \noperation complete s before attempting new communications \nrequests on the SPI.  \n \n \n \n Table 31. COMMAND Bit Descriptions  \nBit Description  (Default = 0x0000)  \n15:8  Not used  \n7 Software reset  \n6:5 Not used  \n4 Clear status re gister (reset all bits to 0)  \n3 Flash update; backs up all registers, see  Table 8 \n2 DAC data latch  \n1 Factory calibration restore  \n0 Autonull  \nThe software reset command restarts the internal processor, \nwhich lo ads all registers with the contents in their flash memory \nlocations.  \nThe flash update copies the contents of all the flash back up \nregisters i nto their assigned, nonvolatile  flash memory loca -\ntions. This process takes approximately 50 ms and requires a \npowe r supply that is within the specified operating range. After \nwaiting the appropriate time for the flash update to complete, \nverify successful completion by reading the STATUS register ( if \nsuccessful, the flash update error is 0 ). If the flash update was \nnot successful, reading this error bit accomplish es two things: it  \nalert s the system  processor to try again, and it  clear s the error \nflag, which is required for flash memory access. \nThe DAC data latch command loads the contents of AUX_DAC \ninto the DAC latche s. Because the AUX_DA C contents must be \nupdated  one byte at a time, this command ensures a stable DAC \noutput voltage during updates.  \nThe au tonull command provides a simple method for removi ng \noffset from the sensor outputs by taking the contents of the output data registers and loading the equal but opposite number \ninto the offset calibration registers.  \nTo accomplish this, the autonull command e xecutes the \nfollowing operation s: \n1. Read the XACCL_OUT, YACCL_OUT, XINCL_OUT, \nYINCL_OUT, and ROT_OUT values . \n2. Change the polarity of these measurements . \n3. Write the results to the XACCL_ NULL , YACCL_ NULL , \nXINCL_ NULL , YINCL_ NULL , and ROT_ NULL  registers.  \n4. Perform a manual back up of all user registers, using the \nflash memory bank.  \nWhen using the horizontal incline angle measur ements \n(XINCL_OUT  and YINCL_OUT), the autonull helps remove \nbias errors in the accelerometers, as well as orientation error, with respect to the horizontal plane (0  g). When using the \nvertical incline measurement (ROT_OUT), do not use the \nautonull function . \nThe accuracy of this operation depends on stable inertial \nconditions (zero acceleration or change in orientation, with respect to gravity) and optimal noise management during the measurement ( see the Digital Filte ring section).   \nADIS16209 Data Sheet  \n \nRev. H | Page 20 of 24 The factory calibration restore command sets the offset null \nregisters (XACCL_NULL, for example) back to their default \nvalues.  \nCALIBRATION REGISTER S \nThe ADIS16209 incorporates an extensive factory calibration \nand provides precision acceleration, incline , and rotational \nposition data.  For systems that require on -site calibration,  \nuser-programmable offset adjustment registers are available.  \nTable 32 provides the bit assignments for the following user -\nprogrammable calibration registers: XACCL_NULL and YACCL_NULL. Table 33 provides the bit assignm ents for  \nthe following user -programmable calibration registers: \nXINCL_NULL, YINCL_NULL, and ROT_NULL.   \nTable 32. Acceleration Offset Register Bit Designations  \nBit Description  (Default = 0x0000)  \n15:14  Not used  \n13:0 Data bits, two s complement, sensitivity = 0.244 14 mg/LSB  \nTable 33. Incline/Rotation Offset Register Bit Designations  \nBit Description  (Default = 0x0000)  \n15:14  Not used  \n13:0  Data bits, twos  complement, sensitivity = 0.025°/LSB  ALARM  REGISTERS  \nThe alarm function provides monitoring for two independent \nconditions.  The ALM_CTRL register provides control inputs \nfor data source, data filtering (prior to comparison), static/  \ndynamic, and  output indicator configurations.  The ALM_MAG x \nregisters establi sh the trigger threshold and polarity configura -\ntions.  The ALM_SMPL x registers provide the numbers of \nsamples to use in the dynamic  rate-of-change  configuration.  \nThe rate -of-change calculation is  \n? or is )( )1 (1\n1C CN\nn DSC M Y Alarm ny nyNYDS\n<>⇒⇒−+ =∑\n= \nwhere:  \nNDS is the number of samples i n ALM_SMPLx.  \ny(n) is the sampled output data.  \nMC is the magnitude for comparison in ALM_MAGx.  \n> or < is determined by the MSB in ALM_MAGx . \nTable 34. ALM_MAG1 /ALM_MAG2  Bit Designations  \nBit Description  (Default = 0x0000)  \n15 Comparison polarity: 1 = greater than, 0 = less than  \n14 Not used  \n13:0  Data bits, matches format of trigger s ource selection  \nTable 35. ALM_SMPL1/ ALM_SMPL2 Bit Designations  \nBit Description  (Default = 0x0001 ) \n15:8  Not used  \n7:0 Data bits: number of samples  (both 0x00 and 0x01 = 1)  \nTable 36. ALM_CTRL Bit Descriptions  \nBit Value  Description  (Default = 0x0000)  \n15:12  Trigger source, Alarm 2  \n 0000 Disabled  \n 0001 Power supply  \n 0010 X-acceleration  \n 0011 Y-acc eleration  \n 0100 Auxiliary ADC   \n 0101  Temperature sensor  \n 0110  X-axis incline angle  \n 0111  Y-axis incline angle  \n 1000  Rotational position  \n11:8  Trigger source, Alarm 1, same as Bits[15:12] \n7  Not used  \n6  Alarm 2 rate -of-change control : 1 = enabled  \n5  Alarm 1  rate -of-change control : 1 = enabled  \n4  Alarm 2 filter: 1 = filtered data, 0 = no filter1 \n3  Alarm 1 filter: 1 = filtered data, 0 = no filter1 \n2  Alarm indicator, using DIO1/DIO2: 1 = enabled  \n1  Alarm indicator polarity: 1 = active high  \n0  Alarm indicator line select: 1 = DIO2, 0 = DIO1  \n \n1 Incline and vertical angles always use filtered data in this comparison.  \nData Sheet  ADIS16209 \n \nRev. H | Page 21 of 24 Status  \nThe STATUS register pr ovides a series of error flags that \nprovide indicator function s for common system -level issues. \nAfter reading the cont ents of this register, set COMMAND[4] = \n1 (DIN = 0xBE10) to reset all of its flags to zero.  Table 37. STATUS Bit Descriptions  \nBit Description  (Default = 0x 0000) \n15:10  Not used  \n9 Alarm 2 status :  \n1 = active, 0 = i nactive  \n8 Alarm 1 status :  \n1 = active, 0 = inactive  \n7:6 Not used  \n5 Self-test diagnostic error flag :  \n1 = error condition, 0 = normal operation  \n4 Not used  \n3 SPI commun ications failure:  \n1 = error condition, 0 = normal operation  \n2 Flash update failed:  \n1 = error condition, 0 = normal operation  \n1 Power supply greater than  3.625 V :  \n1 > 3.625 V, 0 ≤ 3.625 V (normal)  \n0 Power supply less than  2.975 V :  \n1 < 2.975 V, 0 ≥ 2.975 V (normal)  \n \n \n \nADIS16209 Data Sheet  \n \nRev. H | Page 22 of 24 APPLICATIONS INFORMA TION \nPOWER  SUPPLY CONSIDERATIONS  \nThe ADIS16209 is a precision sensing system that uses an \nembedded processor for critical interface and signal processing \nfunctions . Supporting this processor requires  a low impedance \npower supply, which can manage transient current demands that  \nhappen during normal operation, as well as during the start -up \nprocess. Transient current demands start when the voltage on \nthe VDD pin reaches ~2.1  V. Therefore , it is important for the \nvoltage on the VDD pin to reach 3  V as quickly as possible. \nLinear VDD r amp profiles that reach 3  V in  100 µs provide \nreliable results when used in conjunction with design  practic es \nthat support low dynamic source impedance . The ADP1712 is \na linear regulator that  can support  the recommended ramp profile . \nSee the ADIS1620x/21x/22x Power Regulator Suggestion  page \nfor a reference design for us ing this regulator with the ADIS16209.  \nPower -On-Reset Function  \nThe ADIS16209 has a power -on-reset (POR) function that \ntrigger s a reset if the voltage on the  VDD pin fails to transition \nbetween 2.35 V and 2.7 V within 128  ms.  \nTransient Current from VDD Ramp Rate  \nBecause the ADIS16209 contain s 2 μF of decoupling capacitance  \non VDD  and some systems may use additional filtering \ncapacitance, the VDD ramp rate will have a direct impact on initial transient current requi rements. Use this formula to \nestimate the transient current, associated with a particular capacitance (C) and VDD ramp rate (dV/dt).  \n()dtdVCti=  \nFor example, if VDD transitions from 0  V to +3.3  V in 33  µs, \ndV/dt is equal to 100000V/S  (3.3 V/33  µs). When charging the \ninternal 2 µF capacitor (no external capacitance), the charging \ncurrent for this ramps rate is  200 mA, during the 33  µs ramp time . \nThis relationship provides a tool for evaluating the initial charging  \ncurrents against the current limi t thresholds  of system power \nsupplies, which can cause power supply interruptions and the appearance of failed start -ups. This may also be important for \nmaintaining surge current ratings of any series elements as well  Filter Settling  \nThe SMPL_PRD and AVG_CNT settings have a direct impact on the filter settling during turn -on. For example, when using \nthe default settings for these filters, the SUPPLY_OUT register \ntakes approximately 1.28 seconds to settle. During this time, the \nSUPPLY_OUT register experien ces a linear rise (assuming that \nVDD is stable and greater than 3.0 V) and the low -voltage flag \n(STATUS[0]) is low. When  the SUPPLY_OUT register reaches a \nvalue that exceeds 2.975 V , the STATUS[0] flag automatically \nlower s.  \nASSEMBLY  \nWhen developing a proc ess flow for installing ADIS16209  \ndevices  on PCBs, see the JEDEC standard document J- STD -\n020C fo r reflow temperature profile and processing information . \nThe ADIS16209 can use the Sn -Pb eutectic process and the Pb -\nfree eutectic process from this standard , with on e exception: the \npeak temperature exposure is 240 °C. For a more complete list of \nassembly process suggestion, see the  ADIS162xx LGA Assembly \nGuidelines  page  at the Engineer Zone/MEMS Community website.   \nFigure 29 provides an example pad layout  for the location of the \nADIS16209 on a printed circuit board  (PCB) . \n1.178 BSC\n(8 PLCS)\n0.500 BSC\n(16 PLCS)1.127 BSC\n(16 PLCS)0.670 BSC\n(12 PLCS)\n7.873 BSC\n(2 PLCS)\n07096-123 \nFigure 29. Example Pad Layout  \n \n \nData Sheet ADIS16209\n \nRev. H | Page 23 of 24 INTERFACE BOARD \nThe ADIS16209/PCBZ  provides the ADIS16209  function on a \n1.2 inch × 1.3 inch PCB, which simplifies the connection to an \nexisting processor system. The four mounting holes accommodate either M2 (2 mm) or Type 2-56 machine screws. These boards \nare made of IS410 material and are 0.063 inches thick. The second \nlevel assembly uses a SAC305-compatible solder composition (Pb-free), which has a presolder reflow thickness of approximately 0.005 inches. The pad pattern on the ADIS16209/PCBZ  matches \nthat shown in Figure 31. J1 and J2 are dual-row, 2 mm (pitch) connectors that work with a number of ribbon cable systems, \nincluding 3M Part Number 152212-0100-GB (ribbon-crimp \nconnector) and 3M Part Number 3625/12 (ribbon cable). \n1SCLK\n2DOUT\n3DIN4CS\n13VDD9RST\n15VREF14ADC\n12DAC\n6DIO2\n5DIO1\n7\n10\n8\n11ADIS16209\n16GNDDNC\nDNC\nDNC\nDNC1\n2\n3\n4\n6\n10\n11\n7\n812\n5\n9J1\nC1\n1µF11 129 107 85 63 41 2J1/J2 PIN NUMBERS\n07096-0251\n3\n11\n12\n28\n1010\n57J2\n9\n4\n \nFigure 30. Electrical Schematic iSensorU1J1\nC1J21.050\n2 × 0.925\n2 × 0.673\n2 × 0.000\n0.150\n0.200\n0.035\n2 × 0.000\n0.865\n2 × 0.900\n1.100\n4 × Ø0.087\nM2×0.4\n07096-026 \nFigure 31. PCB Assembly View and Dimensions \nX-RAY SENSITIVITY \nExposure to high dose rate X-rays, such as those in production \nsystems that inspect solder joints in electronic assemblies, may \naffect accelerometer bias errors. For optimal performance, avoid \nexposing the ADIS16209  to this type of inspection. \n \n \n \n   \n \nADIS16209 Data Sheet  \n \nRev. H | Page 24 of 24 OUTL INE DIMENSIONS \n121409 -CSIDEVIEWTOPVIEW BOTTOMVIEWPIN1\nINDICA TOR\n1.000 BSC\n(16×)\n3.90\nMAX1\n4\n5 891213 165.391\nBSC\n(4×)2.6955\nBSC\n(8×)\n5.00\nTYP8.373\nBSC\n(2×)\n0.200\nMIN\n(ALL SIDES)0.797 BSC\n(12×)\n0.373 BSC\n(16×)9.35\n9.20 SQ\n9.05\n \nFigure 32. 16-Terminal Stacked Land Grid Array [LGA]  \n(CC- 16-2) \nDimensions shown in millimeters  \nORDERING GUIDE  \nModel1 Temperature Range  Package Description  Package Option  \nADIS16209CCCZ  −40°C to +125°C  16-Terminal Stacked Land Grid Array [LGA]  CC-16-2  \nADIS16209/PCBZ   Evaluation Board   \nEVAL -ADIS2Z   Evaluation System   \n \n1 Z = RoHS Compliant Part.  \n \n \n \n©2008 –2019  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trad emarks are the property of their respective owners.  \n  D07096 -0-3/19(H)  \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 ADIS16209CCCZ\xa0 ADIS16209/PCBZ\n'}]
!==============================================================================!
### Component Summary: ADIS16209CCCZ

**Key Specifications:**
- **Voltage Ratings:** 
  - Operating Voltage Range: 3.0 V to 3.6 V
- **Current Ratings:**
  - Power Supply Current: 
    - Normal mode: 11 mA to 14 mA
    - Fast mode: 36 mA to 42 mA
    - Sleep mode: 140 µA to 350 µA
- **Power Consumption:** 
  - Varies based on mode; up to 42 mA in fast mode.
- **Operating Temperature Range:** 
  - -40°C to +125°C
- **Package Type:** 
  - 16-Terminal Stacked Land Grid Array (LGA)
- **Special Features:**
  - Dual-mode inclinometer system (dual-axis and single-axis operation)
  - High accuracy (0.1° for inclination)
  - Digital outputs for inclination and acceleration
  - SPI-compatible serial interface
  - Self-test capability
  - Programmable alarm settings
  - Auxiliary digital I/O
- **Moisture Sensitive Level (MSL):** 
  - MSL Level 1 per JEDEC J-STD-020E

**Description:**
The ADIS16209 is a high-accuracy digital inclinometer and accelerometer designed for precise tilt and motion sensing. It features dual-axis operation for horizontal measurements (±90°) and single-axis operation for vertical measurements (±180°). The device provides digital outputs for inclination angles and acceleration data, making it suitable for integration into various industrial applications.

**Typical Applications:**
- **Platform Control:** Used in stabilization and alignment systems for platforms.
- **Tilt Sensing:** Ideal for applications requiring precise leveling and inclination measurements.
- **Motion/Position Measurement:** Useful in robotics and automation for tracking movement.
- **Monitor/Alarm Devices:** Employed in security, medical, and safety systems to detect changes in position or orientation.
- **Navigation:** Can be integrated into navigation systems for accurate positioning and orientation data.

This component is particularly valuable in applications where high precision and reliability are critical, such as in aerospace, automotive, and industrial automation sectors.