# do arithmetic_processor.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module divider_vlg_sample_tst
# -- Compiling module divider_vlg_check_tst
# -- Compiling module divider_vlg_vec_tst
# 
# Top level modules:
# 	divider_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.divider_vlg_vec_tst 
# Loading work.divider_vlg_vec_tst
# Loading work.divider
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.divider_vlg_sample_tst
# Loading work.divider_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Saad Yousaf  Hostname: DESKTOP-OFI7FUL  ProcessID: 11556
# 
#           Attempting to use alternate WLF file "./wlftf9erf9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftf9erf9
# 
# Simulation passed !
# ** Note: $finish    : arithmetic_processor.vt(458)
#    Time: 1 us  Iteration: 0  Instance: /divider_vlg_vec_tst/tb_out
