{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 08:20:40 2009 " "Info: Processing started: Sun Oct 11 08:20:40 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_cof -c mem_cof " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mem_cof -c mem_cof" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_cof.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_cof.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cof " "Info: Found entity 1: mem_cof" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ram " "Info: Found entity 1: shift_ram" {  } { { "shift_ram.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/shift_ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_cof " "Info: Elaborating entity \"mem_cof\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_ram shift_ram:uut_shift " "Info: Elaborating entity \"shift_ram\" for hierarchy \"shift_ram:uut_shift\"" {  } { { "mem_cof.v" "uut_shift" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps shift_ram:uut_shift\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\"" {  } { { "shift_ram.v" "altshift_taps_component" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/shift_ram.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shift_ram:uut_shift\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\"" {  } { { "shift_ram.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/shift_ram.v" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift_ram:uut_shift\|altshift_taps:altshift_taps_component " "Info: Instantiated megafunction \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Info: Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 8 " "Info: Parameter \"number_of_taps\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 4 " "Info: Parameter \"tap_distance\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Info: Parameter \"width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift_ram.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/shift_ram.v" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8rr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_8rr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8rr " "Info: Found entity 1: shift_taps_8rr" {  } { { "db/shift_taps_8rr.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/shift_taps_8rr.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_8rr shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated " "Info: Elaborating entity \"shift_taps_8rr\" for hierarchy \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_et91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et91 " "Info: Found entity 1: altsyncram_et91" {  } { { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et91 shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2 " "Info: Elaborating entity \"altsyncram_et91\" for hierarchy \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\"" {  } { { "db/shift_taps_8rr.tdf" "altsyncram2" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/shift_taps_8rr.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0df.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0df.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0df " "Info: Found entity 1: cntr_0df" {  } { { "db/cntr_0df.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/cntr_0df.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0df shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|cntr_0df:cntr1 " "Info: Elaborating entity \"cntr_0df\" for hierarchy \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|cntr_0df:cntr1\"" {  } { { "db/shift_taps_8rr.tdf" "cntr1" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/shift_taps_8rr.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 08:20:44 2009 " "Info: Processing ended: Sun Oct 11 08:20:44 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
