#ifndef __SPI_H__
#define __SPI_H__


#include "typedef.h"


/*enum spi_mode {
    SPI_2WIRE_MODE,
    SPI_ODD_MODE,
    SPI_DUAL_MODE,
    SPI_QUAD_MODE,
};*/

#define SPI_MODE_SLAVE    1
#define SPI_MODE_MASTER   0


#define IOCTL_SPI_SET_CS            _IOW('S', 1, 1)
#define IOCTL_SPI_SEND_BYTE         _IOW('S', 2, 1)
#define IOCTL_SPI_SEND_CMD          _IOW('S', 3, 1)
#define IOCTL_SPI_GET_BIT_MODE      _IOW('S', 4, 1)
#define IOCTL_SPI_READ_BYTE         _IOW('S', 5, 1)
#define IOCTL_SPI_SET_CRC           _IOW('S', 6, 1)
#define IOCTL_SPI_READ_CRC          _IOR('S', 7, 1)

#define IOCTL_SFC_SEND_ADDR         _IOW('S', 8, 4)
#define IOCTL_SFC_SWITCH_TO_SPI     _IOW('S', 9, 4)
#define IOCTL_SFC_DATA_UPDATE       _IOW('S', 10, 4)
#define IOCTL_SFC_DATA_ERASE        _IOW('S', 11, 4)


#define IOCTL_SPI_SET_WAIT          _IOW('S', 12, 1)
#define IOCTL_SPI_SET_SLAVE          _IOW('S', 13, 1)

struct spi_io {
    u8 cs_pin;
    u8 di_pin;
    u8 do_pin;
    u8 clk_pin;
    u8 d2_pin;
    u8 d3_pin;
};

struct spi_regs {
    volatile u32 con;
    volatile u8  baud;
    volatile u8  reg1[3];
    volatile u8  buf;
    volatile u8  reg2[3];
    volatile u32 adr;
    volatile u32 cnt;
};

struct sfc_regs {
    volatile u32 con;
    volatile u16 baud;
    volatile u32 reserved0;
    volatile u32 base_addr;
    volatile u32 reserved1;
    volatile u32 econ;
};

struct spi_platform_data {
    u8 port;
    u8 mode;
    u8 irq;
    u32 clk;
    u32 attr;
    const struct spi_io *io;
    volatile struct spi_regs *reg;
    void (*init)(const struct spi_platform_data *);
};

struct sfc_spi_platform_data {
    u8 mode;
    u8 ro_mode;
    u32 clk;
    const struct spi_io *io;
    volatile struct spi_regs *spi_reg;
    volatile struct sfc_regs *sfc_reg;
};

struct sfc_spi_data {
    u32 addr;
    u32 len;
};
#define SPI0_PLATFORM_DATA_BEGIN(spi0_data) \
    static const struct spi_io spi0_io[] = { \
        { \
            .cs_pin     = IO_PORTA_00, \
            .di_pin     = IO_PORTA_01, \
            .do_pin     = IO_PORTA_03, \
            .clk_pin    = IO_PORTA_04, \
            .d2_pin     = IO_PORTA_02, \
            .d3_pin     = IO_PORTH_15, \
        }, \
    }; \
    static void __spi0_iomc_init(const struct spi_platform_data *pd) \
    { \
        IOMC1 &= ~BIT(1); \
        if (pd->port == 'A') { \
           IOMC0 &= ~BIT(15); \
        } else { \
           IOMC0 |= BIT(15); \
        } \
		SPI0_CON |= BIT(4); \
		SPI0_CON |= BIT(5); \
    }\
    static const struct spi_platform_data spi0_data = { \
        .irq = SPI0_INT, \



#define SPI0_PLATFORM_DATA_END() \
    .io     = spi0_io, \
    .reg    = (volatile struct spi_regs *)&SPI0_CON, \
    .init   = __spi0_iomc_init, \
};


#define SFC_SPI_PLATFORM_DATA_BEGIN(sfc_spi0_data) \
    static const struct spi_io sfc_spi0_io = { \
        .cs_pin     = IO_PORTA_00, \
        .di_pin     = IO_PORTA_01, \
        .do_pin     = IO_PORTA_03, \
        .clk_pin    = IO_PORTA_04, \
        .d2_pin     = IO_PORTA_02, \
        .d3_pin     = IO_PORTH_15, \
    }; \
    static const struct sfc_spi_platform_data sfc_spi0_data = { \


#define SFC_SPI_PLATFORM_DATA_END() \
    .io         =  &sfc_spi0_io, \
    .spi_reg    = (volatile struct spi_regs *)&SPI0_CON, \
    .sfc_reg    = (volatile struct sfc_regs *)&SFC_CON, \
};





#define SPI1_PLATFORM_DATA_BEGIN(spi1_data) \
    static const struct spi_io spi1_io[] = { \
        { \
            .cs_pin     = -1, \
            .di_pin     = IO_PORTH_00, \
            .do_pin     = IO_PORTE_05, \
            .clk_pin    = IO_PORTE_04, \
            .d2_pin     = -1, \
            .d3_pin     = -1, \
        }, \
		{ \
            .cs_pin     = -1, \
            .di_pin     = IO_PORTH_13, \
            .do_pin     = IO_PORTH_14, \
            .clk_pin    = IO_PORTH_12, \
            .d2_pin     = -1, \
            .d3_pin     = -1, \
        }, \
        { \
            .cs_pin     = -1, \
            .di_pin     = IO_PORTB_13, \
            .do_pin     = IO_PORTB_12, \
            .clk_pin    = IO_PORTB_11, \
            .d2_pin     = -1, \
            .d3_pin     = -1, \
        }, \
    }; \
    static void __spi1_iomc_init(const struct spi_platform_data *pd) \
    { \
        IOMC1 &= ~(BIT(4) | BIT(5)); \
        if (pd->port == 'B') { \
           IOMC1 |= BIT(5); \
        } else if (pd->port == 'C') { \
           IOMC1 |= BIT(4) | BIT(5); \
        } \
    }\
    static const struct spi_platform_data spi1_data = { \
        .irq = SPI1_INT, \



#define SPI1_PLATFORM_DATA_END() \
    .io     = spi1_io, \
    .reg    = (volatile struct spi_regs *)&SPI1_CON, \
    .init   = __spi1_iomc_init, \
};




#define SPI2_PLATFORM_DATA_BEGIN(spi2_data) \
    static const struct spi_io spi2_io[] = { \
        { \
            .cs_pin     = IO_PORTG_08, \
            .di_pin     = IO_PORTG_11, \
            .do_pin     = IO_PORTG_10, \
            .clk_pin    = IO_PORTG_09, \
            .d2_pin     = IO_PORTG_12, \
            .d3_pin     = IO_PORTG_13, \
        }, \
        { \
            .cs_pin     = IO_PORTB_05, \
            .di_pin     = IO_PORTB_06, \
            .do_pin     = IO_PORTB_08, \
            .clk_pin    = IO_PORTB_09, \
            .d2_pin     = IO_PORTB_07, \
            .d3_pin     = IO_PORTB_10, \
        }, \
    }; \
    static void __spi2_iomc_init(const struct spi_platform_data *pd) \
    { \
        if (pd->port == 'A') { \
           IOMC3 &= ~BIT(28); \
        } else { \
           IOMC3 |= BIT(28); \
        } \
    }\
    static const struct spi_platform_data spi2_data = { \
        .irq = SPI2_INT, \



#define SPI2_PLATFORM_DATA_END() \
    .io     = spi2_io, \
    .reg    = (volatile struct spi_regs *)&SPI2_CON, \
    .init   = __spi2_iomc_init, \
};


extern const struct device_operations spi_dev_ops;


#endif

