#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x246ba50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x246bbe0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x245e2d0 .functor NOT 1, L_0x24bbc30, C4<0>, C4<0>, C4<0>;
L_0x24bba10 .functor XOR 2, L_0x24bb8b0, L_0x24bb970, C4<00>, C4<00>;
L_0x24bbb20 .functor XOR 2, L_0x24bba10, L_0x24bba80, C4<00>, C4<00>;
v0x24b6d30_0 .net *"_ivl_10", 1 0, L_0x24bba80;  1 drivers
v0x24b6e30_0 .net *"_ivl_12", 1 0, L_0x24bbb20;  1 drivers
v0x24b6f10_0 .net *"_ivl_2", 1 0, L_0x24ba0a0;  1 drivers
v0x24b6fd0_0 .net *"_ivl_4", 1 0, L_0x24bb8b0;  1 drivers
v0x24b70b0_0 .net *"_ivl_6", 1 0, L_0x24bb970;  1 drivers
v0x24b71e0_0 .net *"_ivl_8", 1 0, L_0x24bba10;  1 drivers
v0x24b72c0_0 .net "a", 0 0, v0x24b3920_0;  1 drivers
v0x24b7360_0 .net "b", 0 0, v0x24b39c0_0;  1 drivers
v0x24b7400_0 .net "c", 0 0, v0x24b3a60_0;  1 drivers
v0x24b74a0_0 .var "clk", 0 0;
v0x24b7540_0 .net "d", 0 0, v0x24b3ba0_0;  1 drivers
v0x24b75e0_0 .net "out_pos_dut", 0 0, L_0x24bb730;  1 drivers
v0x24b7680_0 .net "out_pos_ref", 0 0, L_0x24b8bb0;  1 drivers
v0x24b7720_0 .net "out_sop_dut", 0 0, L_0x24b9b10;  1 drivers
v0x24b77c0_0 .net "out_sop_ref", 0 0, L_0x248e0d0;  1 drivers
v0x24b7860_0 .var/2u "stats1", 223 0;
v0x24b7900_0 .var/2u "strobe", 0 0;
v0x24b79a0_0 .net "tb_match", 0 0, L_0x24bbc30;  1 drivers
v0x24b7a70_0 .net "tb_mismatch", 0 0, L_0x245e2d0;  1 drivers
v0x24b7b10_0 .net "wavedrom_enable", 0 0, v0x24b3e70_0;  1 drivers
v0x24b7be0_0 .net "wavedrom_title", 511 0, v0x24b3f10_0;  1 drivers
L_0x24ba0a0 .concat [ 1 1 0 0], L_0x24b8bb0, L_0x248e0d0;
L_0x24bb8b0 .concat [ 1 1 0 0], L_0x24b8bb0, L_0x248e0d0;
L_0x24bb970 .concat [ 1 1 0 0], L_0x24bb730, L_0x24b9b10;
L_0x24bba80 .concat [ 1 1 0 0], L_0x24b8bb0, L_0x248e0d0;
L_0x24bbc30 .cmp/eeq 2, L_0x24ba0a0, L_0x24bbb20;
S_0x246bd70 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x246bbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x245e6b0 .functor AND 1, v0x24b3a60_0, v0x24b3ba0_0, C4<1>, C4<1>;
L_0x245ea90 .functor NOT 1, v0x24b3920_0, C4<0>, C4<0>, C4<0>;
L_0x245ee70 .functor NOT 1, v0x24b39c0_0, C4<0>, C4<0>, C4<0>;
L_0x245f0f0 .functor AND 1, L_0x245ea90, L_0x245ee70, C4<1>, C4<1>;
L_0x24766f0 .functor AND 1, L_0x245f0f0, v0x24b3a60_0, C4<1>, C4<1>;
L_0x248e0d0 .functor OR 1, L_0x245e6b0, L_0x24766f0, C4<0>, C4<0>;
L_0x24b8030 .functor NOT 1, v0x24b39c0_0, C4<0>, C4<0>, C4<0>;
L_0x24b80a0 .functor OR 1, L_0x24b8030, v0x24b3ba0_0, C4<0>, C4<0>;
L_0x24b81b0 .functor AND 1, v0x24b3a60_0, L_0x24b80a0, C4<1>, C4<1>;
L_0x24b8270 .functor NOT 1, v0x24b3920_0, C4<0>, C4<0>, C4<0>;
L_0x24b8340 .functor OR 1, L_0x24b8270, v0x24b39c0_0, C4<0>, C4<0>;
L_0x24b83b0 .functor AND 1, L_0x24b81b0, L_0x24b8340, C4<1>, C4<1>;
L_0x24b8530 .functor NOT 1, v0x24b39c0_0, C4<0>, C4<0>, C4<0>;
L_0x24b85a0 .functor OR 1, L_0x24b8530, v0x24b3ba0_0, C4<0>, C4<0>;
L_0x24b84c0 .functor AND 1, v0x24b3a60_0, L_0x24b85a0, C4<1>, C4<1>;
L_0x24b8730 .functor NOT 1, v0x24b3920_0, C4<0>, C4<0>, C4<0>;
L_0x24b8830 .functor OR 1, L_0x24b8730, v0x24b3ba0_0, C4<0>, C4<0>;
L_0x24b88f0 .functor AND 1, L_0x24b84c0, L_0x24b8830, C4<1>, C4<1>;
L_0x24b8aa0 .functor XNOR 1, L_0x24b83b0, L_0x24b88f0, C4<0>, C4<0>;
v0x245dc00_0 .net *"_ivl_0", 0 0, L_0x245e6b0;  1 drivers
v0x245e000_0 .net *"_ivl_12", 0 0, L_0x24b8030;  1 drivers
v0x245e3e0_0 .net *"_ivl_14", 0 0, L_0x24b80a0;  1 drivers
v0x245e7c0_0 .net *"_ivl_16", 0 0, L_0x24b81b0;  1 drivers
v0x245eba0_0 .net *"_ivl_18", 0 0, L_0x24b8270;  1 drivers
v0x245ef80_0 .net *"_ivl_2", 0 0, L_0x245ea90;  1 drivers
v0x245f200_0 .net *"_ivl_20", 0 0, L_0x24b8340;  1 drivers
v0x24b1e90_0 .net *"_ivl_24", 0 0, L_0x24b8530;  1 drivers
v0x24b1f70_0 .net *"_ivl_26", 0 0, L_0x24b85a0;  1 drivers
v0x24b2050_0 .net *"_ivl_28", 0 0, L_0x24b84c0;  1 drivers
v0x24b2130_0 .net *"_ivl_30", 0 0, L_0x24b8730;  1 drivers
v0x24b2210_0 .net *"_ivl_32", 0 0, L_0x24b8830;  1 drivers
v0x24b22f0_0 .net *"_ivl_36", 0 0, L_0x24b8aa0;  1 drivers
L_0x7ff0b63f5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24b23b0_0 .net *"_ivl_38", 0 0, L_0x7ff0b63f5018;  1 drivers
v0x24b2490_0 .net *"_ivl_4", 0 0, L_0x245ee70;  1 drivers
v0x24b2570_0 .net *"_ivl_6", 0 0, L_0x245f0f0;  1 drivers
v0x24b2650_0 .net *"_ivl_8", 0 0, L_0x24766f0;  1 drivers
v0x24b2730_0 .net "a", 0 0, v0x24b3920_0;  alias, 1 drivers
v0x24b27f0_0 .net "b", 0 0, v0x24b39c0_0;  alias, 1 drivers
v0x24b28b0_0 .net "c", 0 0, v0x24b3a60_0;  alias, 1 drivers
v0x24b2970_0 .net "d", 0 0, v0x24b3ba0_0;  alias, 1 drivers
v0x24b2a30_0 .net "out_pos", 0 0, L_0x24b8bb0;  alias, 1 drivers
v0x24b2af0_0 .net "out_sop", 0 0, L_0x248e0d0;  alias, 1 drivers
v0x24b2bb0_0 .net "pos0", 0 0, L_0x24b83b0;  1 drivers
v0x24b2c70_0 .net "pos1", 0 0, L_0x24b88f0;  1 drivers
L_0x24b8bb0 .functor MUXZ 1, L_0x7ff0b63f5018, L_0x24b83b0, L_0x24b8aa0, C4<>;
S_0x24b2df0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x246bbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24b3920_0 .var "a", 0 0;
v0x24b39c0_0 .var "b", 0 0;
v0x24b3a60_0 .var "c", 0 0;
v0x24b3b00_0 .net "clk", 0 0, v0x24b74a0_0;  1 drivers
v0x24b3ba0_0 .var "d", 0 0;
v0x24b3c90_0 .var/2u "fail", 0 0;
v0x24b3d30_0 .var/2u "fail1", 0 0;
v0x24b3dd0_0 .net "tb_match", 0 0, L_0x24bbc30;  alias, 1 drivers
v0x24b3e70_0 .var "wavedrom_enable", 0 0;
v0x24b3f10_0 .var "wavedrom_title", 511 0;
E_0x246a410/0 .event negedge, v0x24b3b00_0;
E_0x246a410/1 .event posedge, v0x24b3b00_0;
E_0x246a410 .event/or E_0x246a410/0, E_0x246a410/1;
S_0x24b3120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24b2df0;
 .timescale -12 -12;
v0x24b3360_0 .var/2s "i", 31 0;
E_0x246a2b0 .event posedge, v0x24b3b00_0;
S_0x24b3460 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24b2df0;
 .timescale -12 -12;
v0x24b3660_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24b3740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24b2df0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24b40f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x246bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24b8d60 .functor AND 1, v0x24b3920_0, v0x24b39c0_0, C4<1>, C4<1>;
L_0x24b8f00 .functor AND 1, L_0x24b8d60, v0x24b3a60_0, C4<1>, C4<1>;
L_0x24b90f0 .functor AND 1, L_0x24b8f00, v0x24b3ba0_0, C4<1>, C4<1>;
L_0x24b92c0 .functor NOT 1, v0x24b3920_0, C4<0>, C4<0>, C4<0>;
L_0x24b9470 .functor AND 1, L_0x24b92c0, v0x24b39c0_0, C4<1>, C4<1>;
L_0x24b9530 .functor AND 1, L_0x24b9470, v0x24b3a60_0, C4<1>, C4<1>;
L_0x24b9630 .functor AND 1, L_0x24b9530, v0x24b3ba0_0, C4<1>, C4<1>;
L_0x24b96f0 .functor OR 1, L_0x24b90f0, L_0x24b9630, C4<0>, C4<0>;
L_0x24b9850 .functor NOT 1, v0x24b3920_0, C4<0>, C4<0>, C4<0>;
L_0x24b98c0 .functor NOT 1, v0x24b39c0_0, C4<0>, C4<0>, C4<0>;
L_0x24b9990 .functor AND 1, L_0x24b9850, L_0x24b98c0, C4<1>, C4<1>;
L_0x24b9a50 .functor AND 1, L_0x24b9990, v0x24b3a60_0, C4<1>, C4<1>;
L_0x24b9b80 .functor NOT 1, v0x24b3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x24b9bf0 .functor AND 1, L_0x24b9a50, L_0x24b9b80, C4<1>, C4<1>;
L_0x24b9b10 .functor OR 1, L_0x24b96f0, L_0x24b9bf0, C4<0>, C4<0>;
L_0x24b9e70 .functor NOT 1, v0x24b3a60_0, C4<0>, C4<0>, C4<0>;
L_0x24b9f70 .functor OR 1, v0x24b3920_0, L_0x24b9e70, C4<0>, C4<0>;
L_0x24ba030 .functor NOT 1, v0x24b3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x24ba140 .functor OR 1, L_0x24b9f70, L_0x24ba030, C4<0>, C4<0>;
L_0x24ba250 .functor NOT 1, v0x24b3a60_0, C4<0>, C4<0>, C4<0>;
L_0x24ba370 .functor OR 1, v0x24b39c0_0, L_0x24ba250, C4<0>, C4<0>;
L_0x24ba430 .functor OR 1, L_0x24ba370, v0x24b3ba0_0, C4<0>, C4<0>;
L_0x24ba5b0 .functor AND 1, L_0x24ba140, L_0x24ba430, C4<1>, C4<1>;
L_0x24ba6c0 .functor NOT 1, v0x24b39c0_0, C4<0>, C4<0>, C4<0>;
L_0x24ba800 .functor OR 1, v0x24b3920_0, L_0x24ba6c0, C4<0>, C4<0>;
L_0x24ba8c0 .functor NOT 1, v0x24b3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x24baa10 .functor OR 1, L_0x24ba800, L_0x24ba8c0, C4<0>, C4<0>;
L_0x24bab20 .functor AND 1, L_0x24ba5b0, L_0x24baa10, C4<1>, C4<1>;
L_0x24bad20 .functor NOT 1, v0x24b3a60_0, C4<0>, C4<0>, C4<0>;
L_0x24bad90 .functor OR 1, v0x24b3920_0, L_0x24bad20, C4<0>, C4<0>;
L_0x24baf50 .functor OR 1, L_0x24bad90, v0x24b3ba0_0, C4<0>, C4<0>;
L_0x24bb010 .functor AND 1, L_0x24bab20, L_0x24baf50, C4<1>, C4<1>;
L_0x24bb230 .functor NOT 1, v0x24b39c0_0, C4<0>, C4<0>, C4<0>;
L_0x24bb2a0 .functor NOT 1, v0x24b3a60_0, C4<0>, C4<0>, C4<0>;
L_0x24bb430 .functor OR 1, L_0x24bb230, L_0x24bb2a0, C4<0>, C4<0>;
L_0x24bb540 .functor OR 1, L_0x24bb430, v0x24b3ba0_0, C4<0>, C4<0>;
L_0x24bb730 .functor AND 1, L_0x24bb010, L_0x24bb540, C4<1>, C4<1>;
v0x24b42b0_0 .net *"_ivl_0", 0 0, L_0x24b8d60;  1 drivers
v0x24b4390_0 .net *"_ivl_10", 0 0, L_0x24b9530;  1 drivers
v0x24b4470_0 .net *"_ivl_12", 0 0, L_0x24b9630;  1 drivers
v0x24b4560_0 .net *"_ivl_14", 0 0, L_0x24b96f0;  1 drivers
v0x24b4640_0 .net *"_ivl_16", 0 0, L_0x24b9850;  1 drivers
v0x24b4770_0 .net *"_ivl_18", 0 0, L_0x24b98c0;  1 drivers
v0x24b4850_0 .net *"_ivl_2", 0 0, L_0x24b8f00;  1 drivers
v0x24b4930_0 .net *"_ivl_20", 0 0, L_0x24b9990;  1 drivers
v0x24b4a10_0 .net *"_ivl_22", 0 0, L_0x24b9a50;  1 drivers
v0x24b4b80_0 .net *"_ivl_24", 0 0, L_0x24b9b80;  1 drivers
v0x24b4c60_0 .net *"_ivl_26", 0 0, L_0x24b9bf0;  1 drivers
v0x24b4d40_0 .net *"_ivl_30", 0 0, L_0x24b9e70;  1 drivers
v0x24b4e20_0 .net *"_ivl_32", 0 0, L_0x24b9f70;  1 drivers
v0x24b4f00_0 .net *"_ivl_34", 0 0, L_0x24ba030;  1 drivers
v0x24b4fe0_0 .net *"_ivl_36", 0 0, L_0x24ba140;  1 drivers
v0x24b50c0_0 .net *"_ivl_38", 0 0, L_0x24ba250;  1 drivers
v0x24b51a0_0 .net *"_ivl_4", 0 0, L_0x24b90f0;  1 drivers
v0x24b5390_0 .net *"_ivl_40", 0 0, L_0x24ba370;  1 drivers
v0x24b5470_0 .net *"_ivl_42", 0 0, L_0x24ba430;  1 drivers
v0x24b5550_0 .net *"_ivl_44", 0 0, L_0x24ba5b0;  1 drivers
v0x24b5630_0 .net *"_ivl_46", 0 0, L_0x24ba6c0;  1 drivers
v0x24b5710_0 .net *"_ivl_48", 0 0, L_0x24ba800;  1 drivers
v0x24b57f0_0 .net *"_ivl_50", 0 0, L_0x24ba8c0;  1 drivers
v0x24b58d0_0 .net *"_ivl_52", 0 0, L_0x24baa10;  1 drivers
v0x24b59b0_0 .net *"_ivl_54", 0 0, L_0x24bab20;  1 drivers
v0x24b5a90_0 .net *"_ivl_56", 0 0, L_0x24bad20;  1 drivers
v0x24b5b70_0 .net *"_ivl_58", 0 0, L_0x24bad90;  1 drivers
v0x24b5c50_0 .net *"_ivl_6", 0 0, L_0x24b92c0;  1 drivers
v0x24b5d30_0 .net *"_ivl_60", 0 0, L_0x24baf50;  1 drivers
v0x24b5e10_0 .net *"_ivl_62", 0 0, L_0x24bb010;  1 drivers
v0x24b5ef0_0 .net *"_ivl_64", 0 0, L_0x24bb230;  1 drivers
v0x24b5fd0_0 .net *"_ivl_66", 0 0, L_0x24bb2a0;  1 drivers
v0x24b60b0_0 .net *"_ivl_68", 0 0, L_0x24bb430;  1 drivers
v0x24b63a0_0 .net *"_ivl_70", 0 0, L_0x24bb540;  1 drivers
v0x24b6480_0 .net *"_ivl_8", 0 0, L_0x24b9470;  1 drivers
v0x24b6560_0 .net "a", 0 0, v0x24b3920_0;  alias, 1 drivers
v0x24b6600_0 .net "b", 0 0, v0x24b39c0_0;  alias, 1 drivers
v0x24b66f0_0 .net "c", 0 0, v0x24b3a60_0;  alias, 1 drivers
v0x24b67e0_0 .net "d", 0 0, v0x24b3ba0_0;  alias, 1 drivers
v0x24b68d0_0 .net "out_pos", 0 0, L_0x24bb730;  alias, 1 drivers
v0x24b6990_0 .net "out_sop", 0 0, L_0x24b9b10;  alias, 1 drivers
S_0x24b6b10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x246bbe0;
 .timescale -12 -12;
E_0x24539f0 .event anyedge, v0x24b7900_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24b7900_0;
    %nor/r;
    %assign/vec4 v0x24b7900_0, 0;
    %wait E_0x24539f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24b2df0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b3c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b3d30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24b2df0;
T_4 ;
    %wait E_0x246a410;
    %load/vec4 v0x24b3dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24b3c90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24b2df0;
T_5 ;
    %wait E_0x246a2b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %wait E_0x246a2b0;
    %load/vec4 v0x24b3c90_0;
    %store/vec4 v0x24b3d30_0, 0, 1;
    %fork t_1, S_0x24b3120;
    %jmp t_0;
    .scope S_0x24b3120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24b3360_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24b3360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x246a2b0;
    %load/vec4 v0x24b3360_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b3360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24b3360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24b2df0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x246a410;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24b3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b39c0_0, 0;
    %assign/vec4 v0x24b3920_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24b3c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24b3d30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x246bbe0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b7900_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x246bbe0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24b74a0_0;
    %inv;
    %store/vec4 v0x24b74a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x246bbe0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24b3b00_0, v0x24b7a70_0, v0x24b72c0_0, v0x24b7360_0, v0x24b7400_0, v0x24b7540_0, v0x24b77c0_0, v0x24b7720_0, v0x24b7680_0, v0x24b75e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x246bbe0;
T_9 ;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x246bbe0;
T_10 ;
    %wait E_0x246a410;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b7860_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
    %load/vec4 v0x24b79a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b7860_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24b77c0_0;
    %load/vec4 v0x24b77c0_0;
    %load/vec4 v0x24b7720_0;
    %xor;
    %load/vec4 v0x24b77c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24b7680_0;
    %load/vec4 v0x24b7680_0;
    %load/vec4 v0x24b75e0_0;
    %xor;
    %load/vec4 v0x24b7680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24b7860_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b7860_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter10/response1/top_module.sv";
