.rtl_screen -top_module {mask_top} -include_path {<D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask>} -design_files {<D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v|work><D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v|work>}