
GestLink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004010  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004194  08004194  00005194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004214  08004214  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004214  08004214  00005214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800421c  0800421c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800421c  0800421c  0000521c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004220  08004220  00005220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004224  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  20000068  0800428c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a0  0800428c  000067a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010297  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000229e  00000000  00000000  00016328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d80  00000000  00000000  000185c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a83  00000000  00000000  00019348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f11  00000000  00000000  00019dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011524  00000000  00000000  0003acdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7c47  00000000  00000000  0004c200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113e47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e8c  00000000  00000000  00113e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00117d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000068 	.word	0x20000068
 80001a0:	00000000 	.word	0x00000000
 80001a4:	0800417c 	.word	0x0800417c

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000006c 	.word	0x2000006c
 80001c0:	0800417c 	.word	0x0800417c

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <clear_all_leds>:
#define NUM_LEDS 5

/**
 * @brief Clears all 5 LEDs (sets them to the OFF state) by iterating through the mixed-port array.
 */
static void clear_all_leds(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_LEDS; i++) {
 80004fe:	2300      	movs	r3, #0
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	e00b      	b.n	800051c <clear_all_leds+0x24>
    	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_RESET);
 8000504:	4a09      	ldr	r2, [pc, #36]	@ (800052c <clear_all_leds+0x34>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	4807      	ldr	r0, [pc, #28]	@ (8000530 <clear_all_leds+0x38>)
 8000512:	f001 fcbf 	bl	8001e94 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3301      	adds	r3, #1
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2b04      	cmp	r3, #4
 8000520:	ddf0      	ble.n	8000504 <clear_all_leds+0xc>
    }
}
 8000522:	bf00      	nop
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	080041bc 	.word	0x080041bc
 8000530:	40020c00 	.word	0x40020c00

08000534 <gesture_feedback>:

/**
 * @brief Implements static count feedback for gestures 1 through 5.
 * @param gesture_id The ID of the detected gesture (1-5 for counts).
 */
void gesture_feedback(uint8_t gesture_id) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b090      	sub	sp, #64	@ 0x40
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]

    // 1. First, clear any previous LED state
    clear_all_leds();
 800053e:	f7ff ffdb 	bl	80004f8 <clear_all_leds>

    // 2. Check for the static count gestures (ID 1 through 5)
    if (gesture_id >= 1 && gesture_id <= NUM_LEDS) {
 8000542:	79fb      	ldrb	r3, [r7, #7]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d028      	beq.n	800059a <gesture_feedback+0x66>
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	2b05      	cmp	r3, #5
 800054c:	d825      	bhi.n	800059a <gesture_feedback+0x66>

        int leds_to_light = (int)gesture_id;
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	63bb      	str	r3, [r7, #56]	@ 0x38

        // Loop only up to the required number of LEDs (e.g., if ID=3, loop runs for i=0, 1, 2)
        for (int i = 0; i < leds_to_light; i++) {
 8000552:	2300      	movs	r3, #0
 8000554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000556:	e00b      	b.n	8000570 <gesture_feedback+0x3c>

        	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_SET);
 8000558:	4a12      	ldr	r2, [pc, #72]	@ (80005a4 <gesture_feedback+0x70>)
 800055a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800055c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000560:	2201      	movs	r2, #1
 8000562:	4619      	mov	r1, r3
 8000564:	4810      	ldr	r0, [pc, #64]	@ (80005a8 <gesture_feedback+0x74>)
 8000566:	f001 fc95 	bl	8001e94 <HAL_GPIO_WritePin>
        for (int i = 0; i < leds_to_light; i++) {
 800056a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800056c:	3301      	adds	r3, #1
 800056e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000570:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000574:	429a      	cmp	r2, r3
 8000576:	dbef      	blt.n	8000558 <gesture_feedback+0x24>
        }

        // Add Debug Print (using the configured huart3 handle)
        char dbg_buffer[40];
        int len = snprintf(dbg_buffer, sizeof(dbg_buffer), "[INFO] Feedback: Count %d displayed.\r\n", gesture_id);
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	f107 000c 	add.w	r0, r7, #12
 800057e:	4a0b      	ldr	r2, [pc, #44]	@ (80005ac <gesture_feedback+0x78>)
 8000580:	2128      	movs	r1, #40	@ 0x28
 8000582:	f003 f937 	bl	80037f4 <sniprintf>
 8000586:	6378      	str	r0, [r7, #52]	@ 0x34
        extern UART_HandleTypeDef huart3; // Access the handle defined in main.c
        HAL_UART_Transmit(&huart3, (uint8_t*)dbg_buffer, len, HAL_MAX_DELAY);
 8000588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800058a:	b29a      	uxth	r2, r3
 800058c:	f107 010c 	add.w	r1, r7, #12
 8000590:	f04f 33ff 	mov.w	r3, #4294967295
 8000594:	4806      	ldr	r0, [pc, #24]	@ (80005b0 <gesture_feedback+0x7c>)
 8000596:	f002 fc0f 	bl	8002db8 <HAL_UART_Transmit>

    } else {
        // Logic for other gestures (Swipe, Grab, Tap) will go here.
    }
}
 800059a:	bf00      	nop
 800059c:	3740      	adds	r7, #64	@ 0x40
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	080041bc 	.word	0x080041bc
 80005a8:	40020c00 	.word	0x40020c00
 80005ac:	08004194 	.word	0x08004194
 80005b0:	20000120 	.word	0x20000120

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fcd7 	bl	8000f6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f825 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f92f 	bl	8000824 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005c6:	f000 f8d9 	bl	800077c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005ca:	f000 f901 	bl	80007d0 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80005ce:	f000 f8a7 	bl	8000720 <MX_I2C1_Init>
  MX_ETH_Init();
 80005d2:	f000 f863 	bl	800069c <MX_ETH_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 //HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, sizeof(tx_buffer) - 1, HAL_MAX_DELAY);
	//  HAL_Delay(1000);
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80005d6:	2180      	movs	r1, #128	@ 0x80
 80005d8:	480b      	ldr	r0, [pc, #44]	@ (8000608 <main+0x54>)
 80005da:	f001 fc73 	bl	8001ec4 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80005de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005e2:	f000 fd31 	bl	8001048 <HAL_Delay>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t current_gesture_id = read_gesture_id(); // You will implement this later
 80005e6:	f000 fa33 	bl	8000a50 <read_gesture_id>
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]

	      if (current_gesture_id != 0) // Only update feedback if a new gesture is detected
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d003      	beq.n	80005fc <main+0x48>
	      {
	          gesture_feedback(current_gesture_id);
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff ff9c 	bl	8000534 <gesture_feedback>
	      }

	      HAL_Delay(500);
 80005fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000600:	f000 fd22 	bl	8001048 <HAL_Delay>
  {
 8000604:	e7e7      	b.n	80005d6 <main+0x22>
 8000606:	bf00      	nop
 8000608:	40020400 	.word	0x40020400

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b092      	sub	sp, #72	@ 0x48
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0318 	add.w	r3, r7, #24
 8000616:	2230      	movs	r2, #48	@ 0x30
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f003 f920 	bl	8003860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800062e:	2302      	movs	r3, #2
 8000630:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000632:	2301      	movs	r3, #1
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000636:	2310      	movs	r3, #16
 8000638:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063a:	2302      	movs	r3, #2
 800063c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800063e:	2300      	movs	r3, #0
 8000640:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8000642:	230d      	movs	r3, #13
 8000644:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8000646:	23c3      	movs	r3, #195	@ 0xc3
 8000648:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800064e:	2305      	movs	r3, #5
 8000650:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000652:	f107 0318 	add.w	r3, r7, #24
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fec4 	bl	80023e4 <HAL_RCC_OscConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000662:	f000 f9ef 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000666:	230f      	movs	r3, #15
 8000668:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066a:	2302      	movs	r3, #2
 800066c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000672:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000678:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800067c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	2103      	movs	r1, #3
 8000682:	4618      	mov	r0, r3
 8000684:	f002 f902 	bl	800288c <HAL_RCC_ClockConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800068e:	f000 f9d9 	bl	8000a44 <Error_Handler>
  }
}
 8000692:	bf00      	nop
 8000694:	3748      	adds	r7, #72	@ 0x48
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000714 <MX_ETH_Init+0x78>)
 80006a2:	4a1d      	ldr	r2, [pc, #116]	@ (8000718 <MX_ETH_Init+0x7c>)
 80006a4:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80006a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <MX_ETH_Init+0x78>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80006ac:	4b19      	ldr	r3, [pc, #100]	@ (8000714 <MX_ETH_Init+0x78>)
 80006ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006b2:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80006b4:	4b17      	ldr	r3, [pc, #92]	@ (8000714 <MX_ETH_Init+0x78>)
 80006b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006ba:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <MX_ETH_Init+0x78>)
 80006be:	2201      	movs	r2, #1
 80006c0:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80006c2:	4b16      	ldr	r3, [pc, #88]	@ (800071c <MX_ETH_Init+0x80>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80006c8:	4b14      	ldr	r3, [pc, #80]	@ (800071c <MX_ETH_Init+0x80>)
 80006ca:	2280      	movs	r2, #128	@ 0x80
 80006cc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <MX_ETH_Init+0x80>)
 80006d0:	22e1      	movs	r2, #225	@ 0xe1
 80006d2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80006d4:	4b11      	ldr	r3, [pc, #68]	@ (800071c <MX_ETH_Init+0x80>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <MX_ETH_Init+0x80>)
 80006dc:	2200      	movs	r2, #0
 80006de:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80006e0:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_ETH_Init+0x80>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80006e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <MX_ETH_Init+0x78>)
 80006e8:	4a0c      	ldr	r2, [pc, #48]	@ (800071c <MX_ETH_Init+0x80>)
 80006ea:	615a      	str	r2, [r3, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 80006ec:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <MX_ETH_Init+0x78>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80006f2:	4b08      	ldr	r3, [pc, #32]	@ (8000714 <MX_ETH_Init+0x78>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <MX_ETH_Init+0x78>)
 80006fa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80006fe:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000700:	4804      	ldr	r0, [pc, #16]	@ (8000714 <MX_ETH_Init+0x78>)
 8000702:	f000 fdd3 	bl	80012ac <HAL_ETH_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_ETH_Init+0x74>
  {
    Error_Handler();
 800070c:	f000 f99a 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000084 	.word	0x20000084
 8000718:	40028000 	.word	0x40028000
 800071c:	20000644 	.word	0x20000644

08000720 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <MX_I2C1_Init+0x50>)
 8000726:	4a13      	ldr	r2, [pc, #76]	@ (8000774 <MX_I2C1_Init+0x54>)
 8000728:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_I2C1_Init+0x50>)
 800072c:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <MX_I2C1_Init+0x58>)
 800072e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_I2C1_Init+0x50>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_I2C1_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_I2C1_Init+0x50>)
 800073e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000742:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000744:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <MX_I2C1_Init+0x50>)
 8000746:	2200      	movs	r2, #0
 8000748:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800074a:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_I2C1_Init+0x50>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000750:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <MX_I2C1_Init+0x50>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000756:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_I2C1_Init+0x50>)
 8000758:	2200      	movs	r2, #0
 800075a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800075c:	4804      	ldr	r0, [pc, #16]	@ (8000770 <MX_I2C1_Init+0x50>)
 800075e:	f001 fbed 	bl	8001f3c <HAL_I2C_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000768:	f000 f96c 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200000cc 	.word	0x200000cc
 8000774:	40005400 	.word	0x40005400
 8000778:	00061a80 	.word	0x00061a80

0800077c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000780:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 8000782:	4a12      	ldr	r2, [pc, #72]	@ (80007cc <MX_USART3_UART_Init+0x50>)
 8000784:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 8000788:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800078c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000794:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800079a:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_USART3_UART_Init+0x4c>)
 80007b4:	f002 fab0 	bl	8002d18 <HAL_UART_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80007be:	f000 f941 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000120 	.word	0x20000120
 80007cc:	40004800 	.word	0x40004800

080007d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80007d4:	4b12      	ldr	r3, [pc, #72]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80007da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80007dc:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007de:	2204      	movs	r2, #4
 80007e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80007e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007e4:	2202      	movs	r2, #2
 80007e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80007e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007f0:	2202      	movs	r2, #2
 80007f2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80007f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000800:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000802:	2201      	movs	r2, #1
 8000804:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000808:	2200      	movs	r2, #0
 800080a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800080e:	f001 fcd9 	bl	80021c4 <HAL_PCD_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8000818:	f000 f914 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20000168 	.word	0x20000168

08000824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08c      	sub	sp, #48	@ 0x30
 8000828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	f107 031c 	add.w	r3, r7, #28
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	61bb      	str	r3, [r7, #24]
 800083e:	4b7a      	ldr	r3, [pc, #488]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a79      	ldr	r2, [pc, #484]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000844:	f043 0304 	orr.w	r3, r3, #4
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b77      	ldr	r3, [pc, #476]	@ (8000a28 <MX_GPIO_Init+0x204>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	61bb      	str	r3, [r7, #24]
 8000854:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	4b73      	ldr	r3, [pc, #460]	@ (8000a28 <MX_GPIO_Init+0x204>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a72      	ldr	r2, [pc, #456]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000860:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b70      	ldr	r3, [pc, #448]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	4b6c      	ldr	r3, [pc, #432]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a6b      	ldr	r2, [pc, #428]	@ (8000a28 <MX_GPIO_Init+0x204>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b69      	ldr	r3, [pc, #420]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	4b65      	ldr	r3, [pc, #404]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a64      	ldr	r2, [pc, #400]	@ (8000a28 <MX_GPIO_Init+0x204>)
 8000898:	f043 0302 	orr.w	r3, r3, #2
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b62      	ldr	r3, [pc, #392]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0302 	and.w	r3, r3, #2
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	4b5e      	ldr	r3, [pc, #376]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a5d      	ldr	r2, [pc, #372]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008b4:	f043 0308 	orr.w	r3, r3, #8
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b5b      	ldr	r3, [pc, #364]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0308 	and.w	r3, r3, #8
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	4b57      	ldr	r3, [pc, #348]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a56      	ldr	r2, [pc, #344]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b54      	ldr	r3, [pc, #336]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	4b50      	ldr	r3, [pc, #320]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a4f      	ldr	r2, [pc, #316]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008ec:	f043 0310 	orr.w	r3, r3, #16
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b4d      	ldr	r3, [pc, #308]	@ (8000a28 <MX_GPIO_Init+0x204>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0310 	and.w	r3, r3, #16
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80008fe:	2200      	movs	r2, #0
 8000900:	210d      	movs	r1, #13
 8000902:	484a      	ldr	r0, [pc, #296]	@ (8000a2c <MX_GPIO_Init+0x208>)
 8000904:	f001 fac6 	bl	8001e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	2118      	movs	r1, #24
 800090c:	4848      	ldr	r0, [pc, #288]	@ (8000a30 <MX_GPIO_Init+0x20c>)
 800090e:	f001 fac1 	bl	8001e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_14|LD2_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000918:	4846      	ldr	r0, [pc, #280]	@ (8000a34 <MX_GPIO_Init+0x210>)
 800091a:	f001 fabb 	bl	8001e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	2140      	movs	r1, #64	@ 0x40
 8000922:	4845      	ldr	r0, [pc, #276]	@ (8000a38 <MX_GPIO_Init+0x214>)
 8000924:	f001 fab6 	bl	8001e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000928:	2200      	movs	r2, #0
 800092a:	213e      	movs	r1, #62	@ 0x3e
 800092c:	4843      	ldr	r0, [pc, #268]	@ (8000a3c <MX_GPIO_Init+0x218>)
 800092e:	f001 fab1 	bl	8001e94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000932:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000938:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800093c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4619      	mov	r1, r3
 8000948:	4838      	ldr	r0, [pc, #224]	@ (8000a2c <MX_GPIO_Init+0x208>)
 800094a:	f001 f905 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800094e:	230d      	movs	r3, #13
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000952:	2301      	movs	r3, #1
 8000954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095a:	2300      	movs	r3, #0
 800095c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	4831      	ldr	r0, [pc, #196]	@ (8000a2c <MX_GPIO_Init+0x208>)
 8000966:	f001 f8f7 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800096a:	2318      	movs	r3, #24
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	482b      	ldr	r0, [pc, #172]	@ (8000a30 <MX_GPIO_Init+0x20c>)
 8000982:	f001 f8e9 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB14 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_14|LD2_Pin;
 8000986:	f244 0381 	movw	r3, #16513	@ 0x4081
 800098a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098c:	2301      	movs	r3, #1
 800098e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000994:	2300      	movs	r3, #0
 8000996:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	4825      	ldr	r0, [pc, #148]	@ (8000a34 <MX_GPIO_Init+0x210>)
 80009a0:	f001 f8da 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009a4:	2340      	movs	r3, #64	@ 0x40
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	2301      	movs	r3, #1
 80009aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009b4:	f107 031c 	add.w	r3, r7, #28
 80009b8:	4619      	mov	r1, r3
 80009ba:	481f      	ldr	r0, [pc, #124]	@ (8000a38 <MX_GPIO_Init+0x214>)
 80009bc:	f001 f8cc 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009c0:	2380      	movs	r3, #128	@ 0x80
 80009c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c4:	2300      	movs	r3, #0
 80009c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	4819      	ldr	r0, [pc, #100]	@ (8000a38 <MX_GPIO_Init+0x214>)
 80009d4:	f001 f8c0 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 PD4
                           PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80009d8:	233e      	movs	r3, #62	@ 0x3e
 80009da:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	2301      	movs	r3, #1
 80009de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	4619      	mov	r1, r3
 80009ee:	4813      	ldr	r0, [pc, #76]	@ (8000a3c <MX_GPIO_Init+0x218>)
 80009f0:	f001 f8b2 	bl	8001b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009f4:	2301      	movs	r3, #1
 80009f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	4619      	mov	r1, r3
 8000a08:	480d      	ldr	r0, [pc, #52]	@ (8000a40 <MX_GPIO_Init+0x21c>)
 8000a0a:	f001 f8a5 	bl	8001b58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2100      	movs	r1, #0
 8000a12:	2028      	movs	r0, #40	@ 0x28
 8000a14:	f000 fc13 	bl	800123e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a18:	2028      	movs	r0, #40	@ 0x28
 8000a1a:	f000 fc2c 	bl	8001276 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a1e:	bf00      	nop
 8000a20:	3730      	adds	r7, #48	@ 0x30
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020800 	.word	0x40020800
 8000a30:	40020000 	.word	0x40020000
 8000a34:	40020400 	.word	0x40020400
 8000a38:	40021800 	.word	0x40021800
 8000a3c:	40020c00 	.word	0x40020c00
 8000a40:	40021000 	.word	0x40021000

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <read_gesture_id>:
 * @brief Reads the next simulated gesture ID from the global array.
 * * In the final version, this will be replaced by I2C/Sensor reading.
 * As of now, it cycles through the defined 'gesture_history_queue'.
 * * @retval The current gesture ID from the simulated queue.
 */
uint8_t read_gesture_id(void) {
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0

    // Check if we have run out of defined gestures
    if (gesture_queue_index >= GESTURE_QUEUE_SIZE) {
 8000a56:	4b0b      	ldr	r3, [pc, #44]	@ (8000a84 <read_gesture_id+0x34>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2b09      	cmp	r3, #9
 8000a5c:	dd01      	ble.n	8000a62 <read_gesture_id+0x12>
        // Stop the simulation once the end is reached
        return 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e00a      	b.n	8000a78 <read_gesture_id+0x28>
    }

    // Get the current gesture ID from the queue
    uint8_t current_id = gesture_history_queue[gesture_queue_index];
 8000a62:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <read_gesture_id+0x34>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a08      	ldr	r2, [pc, #32]	@ (8000a88 <read_gesture_id+0x38>)
 8000a68:	5cd3      	ldrb	r3, [r2, r3]
 8000a6a:	71fb      	strb	r3, [r7, #7]

    // Increment the index for the next call
    gesture_queue_index++;
 8000a6c:	4b05      	ldr	r3, [pc, #20]	@ (8000a84 <read_gesture_id+0x34>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	3301      	adds	r3, #1
 8000a72:	4a04      	ldr	r2, [pc, #16]	@ (8000a84 <read_gesture_id+0x34>)
 8000a74:	6013      	str	r3, [r2, #0]

    // Return the ID to main.c
    return current_id;
 8000a76:	79fb      	ldrb	r3, [r7, #7]
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	2000064c 	.word	0x2000064c
 8000a88:	20000000 	.word	0x20000000

08000a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <HAL_MspInit+0x48>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad4 <HAL_MspInit+0x48>)
 8000a9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad4 <HAL_MspInit+0x48>)
 8000aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_MspInit+0x48>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab6:	4a07      	ldr	r2, [pc, #28]	@ (8000ad4 <HAL_MspInit+0x48>)
 8000ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000abe:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <HAL_MspInit+0x48>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08e      	sub	sp, #56	@ 0x38
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a55      	ldr	r2, [pc, #340]	@ (8000c4c <HAL_ETH_MspInit+0x174>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	f040 80a4 	bne.w	8000c44 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
 8000b00:	4b53      	ldr	r3, [pc, #332]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b04:	4a52      	ldr	r2, [pc, #328]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0c:	4b50      	ldr	r3, [pc, #320]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b14:	623b      	str	r3, [r7, #32]
 8000b16:	6a3b      	ldr	r3, [r7, #32]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61fb      	str	r3, [r7, #28]
 8000b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b20:	4a4b      	ldr	r2, [pc, #300]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b26:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b28:	4b49      	ldr	r3, [pc, #292]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000b30:	61fb      	str	r3, [r7, #28]
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	2300      	movs	r3, #0
 8000b36:	61bb      	str	r3, [r7, #24]
 8000b38:	4b45      	ldr	r3, [pc, #276]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3c:	4a44      	ldr	r2, [pc, #272]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b3e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000b42:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b44:	4b42      	ldr	r3, [pc, #264]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000b4c:	61bb      	str	r3, [r7, #24]
 8000b4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
 8000b54:	4b3e      	ldr	r3, [pc, #248]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b58:	4a3d      	ldr	r2, [pc, #244]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b60:	4b3b      	ldr	r3, [pc, #236]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	617b      	str	r3, [r7, #20]
 8000b6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	4b37      	ldr	r3, [pc, #220]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b74:	4a36      	ldr	r2, [pc, #216]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b76:	f043 0301 	orr.w	r3, r3, #1
 8000b7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7c:	4b34      	ldr	r3, [pc, #208]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b80:	f003 0301 	and.w	r3, r3, #1
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	4b30      	ldr	r3, [pc, #192]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b90:	4a2f      	ldr	r2, [pc, #188]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b92:	f043 0302 	orr.w	r3, r3, #2
 8000b96:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b98:	4b2d      	ldr	r3, [pc, #180]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9c:	f003 0302 	and.w	r3, r3, #2
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	4b29      	ldr	r3, [pc, #164]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bac:	4a28      	ldr	r2, [pc, #160]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb4:	4b26      	ldr	r3, [pc, #152]	@ (8000c50 <HAL_ETH_MspInit+0x178>)
 8000bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bc0:	2332      	movs	r3, #50	@ 0x32
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bcc:	2303      	movs	r3, #3
 8000bce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bd0:	230b      	movs	r3, #11
 8000bd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd8:	4619      	mov	r1, r3
 8000bda:	481e      	ldr	r0, [pc, #120]	@ (8000c54 <HAL_ETH_MspInit+0x17c>)
 8000bdc:	f000 ffbc 	bl	8001b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000be0:	2386      	movs	r3, #134	@ 0x86
 8000be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bf0:	230b      	movs	r3, #11
 8000bf2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4817      	ldr	r0, [pc, #92]	@ (8000c58 <HAL_ETH_MspInit+0x180>)
 8000bfc:	f000 ffac 	bl	8001b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c12:	230b      	movs	r3, #11
 8000c14:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	480f      	ldr	r0, [pc, #60]	@ (8000c5c <HAL_ETH_MspInit+0x184>)
 8000c1e:	f000 ff9b 	bl	8001b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c22:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c30:	2303      	movs	r3, #3
 8000c32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c34:	230b      	movs	r3, #11
 8000c36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4808      	ldr	r0, [pc, #32]	@ (8000c60 <HAL_ETH_MspInit+0x188>)
 8000c40:	f000 ff8a 	bl	8001b58 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000c44:	bf00      	nop
 8000c46:	3738      	adds	r7, #56	@ 0x38
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40028000 	.word	0x40028000
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020800 	.word	0x40020800
 8000c58:	40020000 	.word	0x40020000
 8000c5c:	40020400 	.word	0x40020400
 8000c60:	40021800 	.word	0x40021800

08000c64 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a19      	ldr	r2, [pc, #100]	@ (8000ce8 <HAL_I2C_MspInit+0x84>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d12c      	bne.n	8000ce0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	4b18      	ldr	r3, [pc, #96]	@ (8000cec <HAL_I2C_MspInit+0x88>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a17      	ldr	r2, [pc, #92]	@ (8000cec <HAL_I2C_MspInit+0x88>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <HAL_I2C_MspInit+0x88>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000ca2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ca8:	2312      	movs	r3, #18
 8000caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	480c      	ldr	r0, [pc, #48]	@ (8000cf0 <HAL_I2C_MspInit+0x8c>)
 8000cc0:	f000 ff4a 	bl	8001b58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <HAL_I2C_MspInit+0x88>)
 8000cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ccc:	4a07      	ldr	r2, [pc, #28]	@ (8000cec <HAL_I2C_MspInit+0x88>)
 8000cce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cd4:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <HAL_I2C_MspInit+0x88>)
 8000cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ce0:	bf00      	nop
 8000ce2:	3728      	adds	r7, #40	@ 0x28
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40005400 	.word	0x40005400
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020400 	.word	0x40020400

08000cf4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a19      	ldr	r2, [pc, #100]	@ (8000d78 <HAL_UART_MspInit+0x84>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d12c      	bne.n	8000d70 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]
 8000d1a:	4b18      	ldr	r3, [pc, #96]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1e:	4a17      	ldr	r2, [pc, #92]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d26:	4b15      	ldr	r3, [pc, #84]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a10      	ldr	r2, [pc, #64]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d3c:	f043 0308 	orr.w	r3, r3, #8
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <HAL_UART_MspInit+0x88>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0308 	and.w	r3, r3, #8
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d54:	2302      	movs	r3, #2
 8000d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d60:	2307      	movs	r3, #7
 8000d62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <HAL_UART_MspInit+0x8c>)
 8000d6c:	f000 fef4 	bl	8001b58 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d70:	bf00      	nop
 8000d72:	3728      	adds	r7, #40	@ 0x28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40004800 	.word	0x40004800
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40020c00 	.word	0x40020c00

08000d84 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b08a      	sub	sp, #40	@ 0x28
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000da4:	d13f      	bne.n	8000e26 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
 8000daa:	4b21      	ldr	r3, [pc, #132]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	4a20      	ldr	r2, [pc, #128]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000dc2:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000dd4:	230a      	movs	r3, #10
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4815      	ldr	r0, [pc, #84]	@ (8000e34 <HAL_PCD_MspInit+0xb0>)
 8000de0:	f000 feba 	bl	8001b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000de4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f107 0314 	add.w	r3, r7, #20
 8000df6:	4619      	mov	r1, r3
 8000df8:	480e      	ldr	r0, [pc, #56]	@ (8000e34 <HAL_PCD_MspInit+0xb0>)
 8000dfa:	f000 fead 	bl	8001b58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e02:	4a0b      	ldr	r2, [pc, #44]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e08:	6353      	str	r3, [r2, #52]	@ 0x34
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	4a07      	ldr	r2, [pc, #28]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1a:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <HAL_PCD_MspInit+0xac>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000e26:	bf00      	nop
 8000e28:	3728      	adds	r7, #40	@ 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40020000 	.word	0x40020000

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <NMI_Handler+0x4>

08000e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <HardFault_Handler+0x4>

08000e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <MemManage_Handler+0x4>

08000e50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr

08000e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr

08000e78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr

08000e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e88:	f000 f8c2 	bl	8001010 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000e94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e98:	f001 f82e 	bl	8001ef8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ea8:	4a14      	ldr	r2, [pc, #80]	@ (8000efc <_sbrk+0x5c>)
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <_sbrk+0x60>)
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb4:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <_sbrk+0x64>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d102      	bne.n	8000ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <_sbrk+0x64>)
 8000ebe:	4a12      	ldr	r2, [pc, #72]	@ (8000f08 <_sbrk+0x68>)
 8000ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ec2:	4b10      	ldr	r3, [pc, #64]	@ (8000f04 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d207      	bcs.n	8000ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed0:	f002 fcce 	bl	8003870 <__errno>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295
 8000ede:	e009      	b.n	8000ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <_sbrk+0x64>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ee6:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <_sbrk+0x64>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	4a05      	ldr	r2, [pc, #20]	@ (8000f04 <_sbrk+0x64>)
 8000ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3718      	adds	r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20020000 	.word	0x20020000
 8000f00:	00000400 	.word	0x00000400
 8000f04:	20000650 	.word	0x20000650
 8000f08:	200007a0 	.word	0x200007a0

08000f0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr

08000f18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f50 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8000f1c:	f7ff fff6 	bl	8000f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f20:	480c      	ldr	r0, [pc, #48]	@ (8000f54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f22:	490d      	ldr	r1, [pc, #52]	@ (8000f58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f24:	4a0d      	ldr	r2, [pc, #52]	@ (8000f5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f28:	e002      	b.n	8000f30 <LoopCopyDataInit>

08000f2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f2e:	3304      	adds	r3, #4

08000f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f34:	d3f9      	bcc.n	8000f2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f36:	4a0a      	ldr	r2, [pc, #40]	@ (8000f60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f38:	4c0a      	ldr	r4, [pc, #40]	@ (8000f64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f3c:	e001      	b.n	8000f42 <LoopFillZerobss>

08000f3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f40:	3204      	adds	r2, #4

08000f42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f44:	d3fb      	bcc.n	8000f3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f46:	f002 fc99 	bl	800387c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f4a:	f7ff fb33 	bl	80005b4 <main>
  bx  lr
 8000f4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f58:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f5c:	08004224 	.word	0x08004224
  ldr r2, =_sbss
 8000f60:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f64:	200007a0 	.word	0x200007a0

08000f68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f68:	e7fe      	b.n	8000f68 <ADC_IRQHandler>
	...

08000f6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f70:	4b0e      	ldr	r3, [pc, #56]	@ (8000fac <HAL_Init+0x40>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a0d      	ldr	r2, [pc, #52]	@ (8000fac <HAL_Init+0x40>)
 8000f76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <HAL_Init+0x40>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0a      	ldr	r2, [pc, #40]	@ (8000fac <HAL_Init+0x40>)
 8000f82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <HAL_Init+0x40>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a07      	ldr	r2, [pc, #28]	@ (8000fac <HAL_Init+0x40>)
 8000f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f94:	2003      	movs	r0, #3
 8000f96:	f000 f947 	bl	8001228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 f808 	bl	8000fb0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000fa0:	f7ff fd74 	bl	8000a8c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40023c00 	.word	0x40023c00

08000fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_InitTick+0x54>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <HAL_InitTick+0x58>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 f95f 	bl	8001292 <HAL_SYSTICK_Config>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e00e      	b.n	8000ffc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b0f      	cmp	r3, #15
 8000fe2:	d80a      	bhi.n	8000ffa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fec:	f000 f927 	bl	800123e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff0:	4a06      	ldr	r2, [pc, #24]	@ (800100c <HAL_InitTick+0x5c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	e000      	b.n	8000ffc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	2000000c 	.word	0x2000000c
 8001008:	20000014 	.word	0x20000014
 800100c:	20000010 	.word	0x20000010

08001010 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001014:	4b05      	ldr	r3, [pc, #20]	@ (800102c <HAL_IncTick+0x1c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <HAL_IncTick+0x20>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4413      	add	r3, r2
 8001020:	4a03      	ldr	r2, [pc, #12]	@ (8001030 <HAL_IncTick+0x20>)
 8001022:	6013      	str	r3, [r2, #0]
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr
 800102c:	20000014 	.word	0x20000014
 8001030:	20000654 	.word	0x20000654

08001034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return uwTick;
 8001038:	4b02      	ldr	r3, [pc, #8]	@ (8001044 <HAL_GetTick+0x10>)
 800103a:	681b      	ldr	r3, [r3, #0]
}
 800103c:	4618      	mov	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	20000654 	.word	0x20000654

08001048 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001050:	f7ff fff0 	bl	8001034 <HAL_GetTick>
 8001054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001060:	d005      	beq.n	800106e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001062:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <HAL_Delay+0x44>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	461a      	mov	r2, r3
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	4413      	add	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800106e:	bf00      	nop
 8001070:	f7ff ffe0 	bl	8001034 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	429a      	cmp	r2, r3
 800107e:	d8f7      	bhi.n	8001070 <HAL_Delay+0x28>
  {
  }
}
 8001080:	bf00      	nop
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000014 	.word	0x20000014

08001090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x44>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010ac:	4013      	ands	r3, r2
 80010ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010c2:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	60d3      	str	r3, [r2, #12]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010dc:	4b04      	ldr	r3, [pc, #16]	@ (80010f0 <__NVIC_GetPriorityGrouping+0x18>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	0a1b      	lsrs	r3, r3, #8
 80010e2:	f003 0307 	and.w	r3, r3, #7
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001102:	2b00      	cmp	r3, #0
 8001104:	db0b      	blt.n	800111e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	f003 021f 	and.w	r2, r3, #31
 800110c:	4906      	ldr	r1, [pc, #24]	@ (8001128 <__NVIC_EnableIRQ+0x34>)
 800110e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001112:	095b      	lsrs	r3, r3, #5
 8001114:	2001      	movs	r0, #1
 8001116:	fa00 f202 	lsl.w	r2, r0, r2
 800111a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	e000e100 	.word	0xe000e100

0800112c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	6039      	str	r1, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	2b00      	cmp	r3, #0
 800113e:	db0a      	blt.n	8001156 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	b2da      	uxtb	r2, r3
 8001144:	490c      	ldr	r1, [pc, #48]	@ (8001178 <__NVIC_SetPriority+0x4c>)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	0112      	lsls	r2, r2, #4
 800114c:	b2d2      	uxtb	r2, r2
 800114e:	440b      	add	r3, r1
 8001150:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001154:	e00a      	b.n	800116c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	b2da      	uxtb	r2, r3
 800115a:	4908      	ldr	r1, [pc, #32]	@ (800117c <__NVIC_SetPriority+0x50>)
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	3b04      	subs	r3, #4
 8001164:	0112      	lsls	r2, r2, #4
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	440b      	add	r3, r1
 800116a:	761a      	strb	r2, [r3, #24]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000e100 	.word	0xe000e100
 800117c:	e000ed00 	.word	0xe000ed00

08001180 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001180:	b480      	push	{r7}
 8001182:	b089      	sub	sp, #36	@ 0x24
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f1c3 0307 	rsb	r3, r3, #7
 800119a:	2b04      	cmp	r3, #4
 800119c:	bf28      	it	cs
 800119e:	2304      	movcs	r3, #4
 80011a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3304      	adds	r3, #4
 80011a6:	2b06      	cmp	r3, #6
 80011a8:	d902      	bls.n	80011b0 <NVIC_EncodePriority+0x30>
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3b03      	subs	r3, #3
 80011ae:	e000      	b.n	80011b2 <NVIC_EncodePriority+0x32>
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b4:	f04f 32ff 	mov.w	r2, #4294967295
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43da      	mvns	r2, r3
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	401a      	ands	r2, r3
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c8:	f04f 31ff 	mov.w	r1, #4294967295
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	fa01 f303 	lsl.w	r3, r1, r3
 80011d2:	43d9      	mvns	r1, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d8:	4313      	orrs	r3, r2
         );
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3724      	adds	r7, #36	@ 0x24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011f4:	d301      	bcc.n	80011fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f6:	2301      	movs	r3, #1
 80011f8:	e00f      	b.n	800121a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <SysTick_Config+0x40>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001202:	210f      	movs	r1, #15
 8001204:	f04f 30ff 	mov.w	r0, #4294967295
 8001208:	f7ff ff90 	bl	800112c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800120c:	4b05      	ldr	r3, [pc, #20]	@ (8001224 <SysTick_Config+0x40>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001212:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <SysTick_Config+0x40>)
 8001214:	2207      	movs	r2, #7
 8001216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	e000e010 	.word	0xe000e010

08001228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ff2d 	bl	8001090 <__NVIC_SetPriorityGrouping>
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800123e:	b580      	push	{r7, lr}
 8001240:	b086      	sub	sp, #24
 8001242:	af00      	add	r7, sp, #0
 8001244:	4603      	mov	r3, r0
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	607a      	str	r2, [r7, #4]
 800124a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001250:	f7ff ff42 	bl	80010d8 <__NVIC_GetPriorityGrouping>
 8001254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	68b9      	ldr	r1, [r7, #8]
 800125a:	6978      	ldr	r0, [r7, #20]
 800125c:	f7ff ff90 	bl	8001180 <NVIC_EncodePriority>
 8001260:	4602      	mov	r2, r0
 8001262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001266:	4611      	mov	r1, r2
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ff5f 	bl	800112c <__NVIC_SetPriority>
}
 800126e:	bf00      	nop
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff35 	bl	80010f4 <__NVIC_EnableIRQ>
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ffa2 	bl	80011e4 <SysTick_Config>
 80012a0:	4603      	mov	r3, r0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80012bc:	4ba3      	ldr	r3, [pc, #652]	@ (800154c <HAL_ETH_Init+0x2a0>)
 80012be:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80012c4:	2300      	movs	r3, #0
 80012c6:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d101      	bne.n	80012d2 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e173      	b.n	80015ba <HAL_ETH_Init+0x30e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d106      	bne.n	80012ec <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff fbf6 	bl	8000ad8 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ec:	2300      	movs	r3, #0
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	4b97      	ldr	r3, [pc, #604]	@ (8001550 <HAL_ETH_Init+0x2a4>)
 80012f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f4:	4a96      	ldr	r2, [pc, #600]	@ (8001550 <HAL_ETH_Init+0x2a4>)
 80012f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012fa:	6453      	str	r3, [r2, #68]	@ 0x44
 80012fc:	4b94      	ldr	r3, [pc, #592]	@ (8001550 <HAL_ETH_Init+0x2a4>)
 80012fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001300:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001308:	4b92      	ldr	r3, [pc, #584]	@ (8001554 <HAL_ETH_Init+0x2a8>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	4a91      	ldr	r2, [pc, #580]	@ (8001554 <HAL_ETH_Init+0x2a8>)
 800130e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001312:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001314:	4b8f      	ldr	r3, [pc, #572]	@ (8001554 <HAL_ETH_Init+0x2a8>)
 8001316:	685a      	ldr	r2, [r3, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	498d      	ldr	r1, [pc, #564]	@ (8001554 <HAL_ETH_Init+0x2a8>)
 800131e:	4313      	orrs	r3, r2
 8001320:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	6812      	ldr	r2, [r2, #0]
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001338:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800133a:	f7ff fe7b 	bl	8001034 <HAL_GetTick>
 800133e:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001340:	e011      	b.n	8001366 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8001342:	f7ff fe77 	bl	8001034 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001350:	d909      	bls.n	8001366 <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2203      	movs	r2, #3
 8001356:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2200      	movs	r2, #0
 800135e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e129      	b.n	80015ba <HAL_ETH_Init+0x30e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0301 	and.w	r3, r3, #1
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1e4      	bne.n	8001342 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	f023 031c 	bic.w	r3, r3, #28
 8001386:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001388:	f001 fc78 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 800138c:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	4a71      	ldr	r2, [pc, #452]	@ (8001558 <HAL_ETH_Init+0x2ac>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d908      	bls.n	80013a8 <HAL_ETH_Init+0xfc>
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	4a70      	ldr	r2, [pc, #448]	@ (800155c <HAL_ETH_Init+0x2b0>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d804      	bhi.n	80013a8 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	61fb      	str	r3, [r7, #28]
 80013a6:	e01a      	b.n	80013de <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	4a6c      	ldr	r2, [pc, #432]	@ (800155c <HAL_ETH_Init+0x2b0>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d908      	bls.n	80013c2 <HAL_ETH_Init+0x116>
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	4a66      	ldr	r2, [pc, #408]	@ (800154c <HAL_ETH_Init+0x2a0>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d204      	bcs.n	80013c2 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	f043 030c 	orr.w	r3, r3, #12
 80013be:	61fb      	str	r3, [r7, #28]
 80013c0:	e00d      	b.n	80013de <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	4a61      	ldr	r2, [pc, #388]	@ (800154c <HAL_ETH_Init+0x2a0>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d303      	bcc.n	80013d2 <HAL_ETH_Init+0x126>
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	4a64      	ldr	r2, [pc, #400]	@ (8001560 <HAL_ETH_Init+0x2b4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d904      	bls.n	80013dc <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	61fb      	str	r3, [r7, #28]
 80013da:	e000      	b.n	80013de <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80013dc:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	69fa      	ldr	r2, [r7, #28]
 80013e4:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80013e6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013ea:	2100      	movs	r1, #0
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f000 f951 	bl	8001694 <HAL_ETH_WritePHYRegister>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d00b      	beq.n	8001410 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80013fc:	6939      	ldr	r1, [r7, #16]
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 f9ae 	bl	8001760 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2201      	movs	r2, #1
 8001408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0d4      	b.n	80015ba <HAL_ETH_Init+0x30e>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8001410:	20ff      	movs	r0, #255	@ 0xff
 8001412:	f7ff fe19 	bl	8001048 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 80a2 	beq.w	8001564 <HAL_ETH_Init+0x2b8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001420:	f7ff fe08 	bl	8001034 <HAL_GetTick>
 8001424:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	461a      	mov	r2, r3
 800142c:	2101      	movs	r1, #1
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 f8c8 	bl	80015c4 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8001434:	f7ff fdfe 	bl	8001034 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001442:	4293      	cmp	r3, r2
 8001444:	d90f      	bls.n	8001466 <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800144a:	6939      	ldr	r1, [r7, #16]
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f987 	bl	8001760 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e0a9      	b.n	80015ba <HAL_ETH_Init+0x30e>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0da      	beq.n	8001426 <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001470:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001474:	2100      	movs	r1, #0
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f000 f90c 	bl	8001694 <HAL_ETH_WritePHYRegister>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d00b      	beq.n	800149a <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001486:	6939      	ldr	r1, [r7, #16]
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 f969 	bl	8001760 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2201      	movs	r2, #1
 8001492:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e08f      	b.n	80015ba <HAL_ETH_Init+0x30e>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 800149a:	f7ff fdcb 	bl	8001034 <HAL_GetTick>
 800149e:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	461a      	mov	r2, r3
 80014a6:	2101      	movs	r1, #1
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 f88b 	bl	80015c4 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80014ae:	f7ff fdc1 	bl	8001034 <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014bc:	4293      	cmp	r3, r2
 80014be:	d90f      	bls.n	80014e0 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80014c4:	6939      	ldr	r1, [r7, #16]
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f94a 	bl	8001760 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e06c      	b.n	80015ba <HAL_ETH_Init+0x30e>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 0320 	and.w	r3, r3, #32
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0da      	beq.n	80014a0 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	461a      	mov	r2, r3
 80014f0:	2110      	movs	r1, #16
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f866 	bl	80015c4 <HAL_ETH_ReadPHYRegister>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00b      	beq.n	8001516 <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001502:	6939      	ldr	r1, [r7, #16]
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f000 f92b 	bl	8001760 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2201      	movs	r2, #1
 800150e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e051      	b.n	80015ba <HAL_ETH_Init+0x30e>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001526:	60da      	str	r2, [r3, #12]
 8001528:	e002      	b.n	8001530 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d003      	beq.n	8001542 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	e032      	b.n	80015a8 <HAL_ETH_Init+0x2fc>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	e02d      	b.n	80015a8 <HAL_ETH_Init+0x2fc>
 800154c:	03938700 	.word	0x03938700
 8001550:	40023800 	.word	0x40023800
 8001554:	40013800 	.word	0x40013800
 8001558:	01312cff 	.word	0x01312cff
 800155c:	02160ebf 	.word	0x02160ebf
 8001560:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	08db      	lsrs	r3, r3, #3
 800156a:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	085b      	lsrs	r3, r3, #1
 8001572:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001574:	4313      	orrs	r3, r2
 8001576:	b29b      	uxth	r3, r3
 8001578:	461a      	mov	r2, r3
 800157a:	2100      	movs	r1, #0
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 f889 	bl	8001694 <HAL_ETH_WritePHYRegister>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00b      	beq.n	80015a0 <HAL_ETH_Init+0x2f4>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800158c:	6939      	ldr	r1, [r7, #16]
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 f8e6 	bl	8001760 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e00c      	b.n	80015ba <HAL_ETH_Init+0x30e>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80015a0:	f640 70ff 	movw	r0, #4095	@ 0xfff
 80015a4:	f7ff fd50 	bl	8001048 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80015a8:	6939      	ldr	r1, [r7, #16]
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f000 f8d8 	bl	8001760 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop

080015c4 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	460b      	mov	r3, r1
 80015ce:	607a      	str	r2, [r7, #4]
 80015d0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b82      	cmp	r3, #130	@ 0x82
 80015e4:	d101      	bne.n	80015ea <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80015e6:	2302      	movs	r3, #2
 80015e8:	e050      	b.n	800168c <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2282      	movs	r2, #130	@ 0x82
 80015ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	f003 031c 	and.w	r3, r3, #28
 8001600:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	8a1b      	ldrh	r3, [r3, #16]
 8001606:	02db      	lsls	r3, r3, #11
 8001608:	b29b      	uxth	r3, r3
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	4313      	orrs	r3, r2
 800160e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8001610:	897b      	ldrh	r3, [r7, #10]
 8001612:	019b      	lsls	r3, r3, #6
 8001614:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	4313      	orrs	r3, r2
 800161c:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	f023 0302 	bic.w	r3, r3, #2
 8001624:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	697a      	ldr	r2, [r7, #20]
 8001634:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001636:	f7ff fcfd 	bl	8001034 <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800163c:	e015      	b.n	800166a <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800163e:	f7ff fcf9 	bl	8001034 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800164c:	d309      	bcc.n	8001662 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2201      	movs	r2, #1
 8001652:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e014      	b.n	800168c <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1e4      	bne.n	800163e <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	b29b      	uxth	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2201      	movs	r2, #1
 8001686:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	460b      	mov	r3, r1
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b42      	cmp	r3, #66	@ 0x42
 80016b4:	d101      	bne.n	80016ba <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80016b6:	2302      	movs	r3, #2
 80016b8:	e04e      	b.n	8001758 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2242      	movs	r2, #66	@ 0x42
 80016be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	f003 031c 	and.w	r3, r3, #28
 80016d0:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	8a1b      	ldrh	r3, [r3, #16]
 80016d6:	02db      	lsls	r3, r3, #11
 80016d8:	b29b      	uxth	r3, r3
 80016da:	697a      	ldr	r2, [r7, #20]
 80016dc:	4313      	orrs	r3, r2
 80016de:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80016e0:	897b      	ldrh	r3, [r7, #10]
 80016e2:	019b      	lsls	r3, r3, #6
 80016e4:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	b29a      	uxth	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001710:	f7ff fc90 	bl	8001034 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001716:	e015      	b.n	8001744 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8001718:	f7ff fc8c 	bl	8001034 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001726:	d309      	bcc.n	800173c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e00d      	b.n	8001758 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1e4      	bne.n	8001718 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2201      	movs	r2, #1
 8001752:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b0b0      	sub	sp, #192	@ 0xc0
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800176a:	2300      	movs	r3, #0
 800176c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d007      	beq.n	8001786 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800177c:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001784:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	64bb      	str	r3, [r7, #72]	@ 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800178a:	2300      	movs	r3, #0
 800178c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800178e:	2300      	movs	r3, #0
 8001790:	653b      	str	r3, [r7, #80]	@ 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8001792:	2300      	movs	r3, #0
 8001794:	657b      	str	r3, [r7, #84]	@ 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	65bb      	str	r3, [r7, #88]	@ 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800179a:	2300      	movs	r3, #0
 800179c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d103      	bne.n	80017ae <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80017a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80017ac:	e001      	b.n	80017b2 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80017b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017b6:	667b      	str	r3, [r7, #100]	@ 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	66bb      	str	r3, [r7, #104]	@ 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80017bc:	2300      	movs	r3, #0
 80017be:	66fb      	str	r3, [r7, #108]	@ 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	673b      	str	r3, [r7, #112]	@ 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	677b      	str	r3, [r7, #116]	@ 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	67bb      	str	r3, [r7, #120]	@ 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80017cc:	2340      	movs	r3, #64	@ 0x40
 80017ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80017e2:	2300      	movs	r3, #0
 80017e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  macinit.HashTableHigh = 0x0U;
 80017ee:	2300      	movs	r3, #0
 80017f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  macinit.HashTableLow = 0x0U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  macinit.PauseTime = 0x0U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001806:	2300      	movs	r3, #0
 8001808:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8001824:	2300      	movs	r3, #0
 8001826:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001834:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001838:	4baa      	ldr	r3, [pc, #680]	@ (8001ae4 <ETH_MACDMAConfig+0x384>)
 800183a:	4013      	ands	r3, r2
 800183c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001840:	6cba      	ldr	r2, [r7, #72]	@ 0x48
                        macinit.Jabber |
 8001842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001844:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8001846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                        macinit.Jabber |
 8001848:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 800184a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
                        macinit.InterFrameGap |
 800184c:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8001852:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8001854:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
                        (heth->Init).Speed |
 8001856:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8001858:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
                        macinit.ReceiveOwn |
 800185a:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8001860:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8001862:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
                        (heth->Init).DuplexMode |
 8001864:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8001866:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
                        macinit.ChecksumOffload |
 8001868:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 800186a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
                        macinit.RetryTransmission |
 800186c:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 800186e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
                        macinit.AutomaticPadCRCStrip |
 8001870:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8001872:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
                        macinit.BackOffLimit |
 8001874:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001876:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800187a:	4313      	orrs	r3, r2
 800187c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001888:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001894:	2001      	movs	r0, #1
 8001896:	f7ff fbd7 	bl	8001048 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80018a2:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80018a4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
                                        macinit.SourceAddrFilter |
 80018a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80018a8:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80018aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
                                        macinit.SourceAddrFilter |
 80018ac:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80018ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
                                        macinit.PassControlFrames |
 80018b2:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80018b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                                        macinit.BroadcastFramesReception |
 80018b8:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80018ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
                                        macinit.DestinationAddrFilter |
 80018be:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80018c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
                                        macinit.PromiscuousMode |
 80018c4:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80018c8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80018d0:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80018d2:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80018de:	2001      	movs	r0, #1
 80018e0:	f7ff fbb2 	bl	8001048 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80018ec:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80018f6:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001900:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800190c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001910:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001914:	4013      	ands	r3, r2
 8001916:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800191a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800191e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001920:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001924:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001926:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
                        macinit.ZeroQuantaPause |
 800192a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 800192c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
                        macinit.PauseLowThreshold |
 8001930:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
                        macinit.UnicastPauseFrameDetect |
 8001936:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8001938:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
                        macinit.ReceiveFlowControl |
 800193c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800193e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001942:	4313      	orrs	r3, r2
 8001944:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001950:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800195c:	2001      	movs	r0, #1
 800195e:	f7ff fb73 	bl	8001048 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800196a:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 800196c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
                                           macinit.VLANTagIdentifier);
 8001970:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	430a      	orrs	r2, r1
 800197a:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001986:	2001      	movs	r0, #1
 8001988:	f7ff fb5e 	bl	8001048 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001994:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800199a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800199e:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 80019a4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80019a8:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	@ 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80019ba:	2304      	movs	r3, #4
 80019bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80019be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80019c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019c8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80019ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019ce:	637b      	str	r3, [r7, #52]	@ 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80019d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80019d6:	2380      	movs	r3, #128	@ 0x80
 80019d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 80019da:	2300      	movs	r3, #0
 80019dc:	643b      	str	r3, [r7, #64]	@ 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80019de:	2300      	movs	r3, #0
 80019e0:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80019f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80019f4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ae8 <ETH_MACDMAConfig+0x388>)
 80019f6:	4013      	ands	r3, r2
 80019f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80019fc:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 80019fe:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001a00:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8001a02:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8001a04:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8001a06:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8001a08:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8001a0a:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8001a0c:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8001a0e:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8001a10:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8001a12:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8001a14:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8001a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8001a18:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8001a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                        dmainit.ReceiveThresholdControl |
 8001a1c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001a1e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a22:	4313      	orrs	r3, r2
 8001a24:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a30:	461a      	mov	r2, r3
 8001a32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001a36:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a46:	2001      	movs	r0, #1
 8001a48:	f7ff fafe 	bl	8001048 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a54:	461a      	mov	r2, r3
 8001a56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001a5a:	6193      	str	r3, [r2, #24]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001a5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
                                        dmainit.FixedBurst |
 8001a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001a60:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                        dmainit.FixedBurst |
 8001a64:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8001a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001a68:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8001a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                                        dmainit.TxDMABurstLength |
 8001a6c:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001a6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a70:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8001a72:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8001a74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001a76:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6812      	ldr	r2, [r2, #0]
 8001a7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a80:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a84:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a94:	2001      	movs	r0, #1
 8001a96:	f7ff fad7 	bl	8001048 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001aa8:	6013      	str	r3, [r2, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d10d      	bne.n	8001ace <ETH_MACDMAConfig+0x36e>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ac8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001acc:	61d3      	str	r3, [r2, #28]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f808 	bl	8001aec <ETH_MACAddressConfig>
}
 8001adc:	bf00      	nop
 8001ade:	37c0      	adds	r7, #192	@ 0xc0
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	ff20810f 	.word	0xff20810f
 8001ae8:	f8de3f23 	.word	0xf8de3f23

08001aec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b087      	sub	sp, #28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3305      	adds	r3, #5
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	3204      	adds	r2, #4
 8001b04:	7812      	ldrb	r2, [r2, #0]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <ETH_MACAddressConfig+0x64>)
 8001b0e:	4413      	add	r3, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3303      	adds	r3, #3
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	061a      	lsls	r2, r3, #24
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3302      	adds	r3, #2
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	041b      	lsls	r3, r3, #16
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	021b      	lsls	r3, r3, #8
 8001b30:	4313      	orrs	r3, r2
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	7812      	ldrb	r2, [r2, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <ETH_MACAddressConfig+0x68>)
 8001b3e:	4413      	add	r3, r2
 8001b40:	461a      	mov	r2, r3
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	6013      	str	r3, [r2, #0]
}
 8001b46:	bf00      	nop
 8001b48:	371c      	adds	r7, #28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr
 8001b50:	40028040 	.word	0x40028040
 8001b54:	40028044 	.word	0x40028044

08001b58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b66:	e16f      	b.n	8001e48 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	fa01 f303 	lsl.w	r3, r1, r3
 8001b74:	4013      	ands	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 8161 	beq.w	8001e42 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d005      	beq.n	8001b98 <HAL_GPIO_Init+0x40>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d130      	bne.n	8001bfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	68da      	ldr	r2, [r3, #12]
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bce:	2201      	movs	r2, #1
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	091b      	lsrs	r3, r3, #4
 8001be4:	f003 0201 	and.w	r2, r3, #1
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d017      	beq.n	8001c36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	2203      	movs	r2, #3
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 0303 	and.w	r3, r3, #3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d123      	bne.n	8001c8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	08da      	lsrs	r2, r3, #3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	3208      	adds	r2, #8
 8001c4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	f003 0307 	and.w	r3, r3, #7
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	220f      	movs	r2, #15
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	4013      	ands	r3, r2
 8001c64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	691a      	ldr	r2, [r3, #16]
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	08da      	lsrs	r2, r3, #3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3208      	adds	r2, #8
 8001c84:	6939      	ldr	r1, [r7, #16]
 8001c86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	2203      	movs	r2, #3
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	693a      	ldr	r2, [r7, #16]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 0203 	and.w	r2, r3, #3
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 80bb 	beq.w	8001e42 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	4b64      	ldr	r3, [pc, #400]	@ (8001e64 <HAL_GPIO_Init+0x30c>)
 8001cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd4:	4a63      	ldr	r2, [pc, #396]	@ (8001e64 <HAL_GPIO_Init+0x30c>)
 8001cd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cda:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cdc:	4b61      	ldr	r3, [pc, #388]	@ (8001e64 <HAL_GPIO_Init+0x30c>)
 8001cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ce8:	4a5f      	ldr	r2, [pc, #380]	@ (8001e68 <HAL_GPIO_Init+0x310>)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	089b      	lsrs	r3, r3, #2
 8001cee:	3302      	adds	r3, #2
 8001cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	220f      	movs	r2, #15
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a57      	ldr	r2, [pc, #348]	@ (8001e6c <HAL_GPIO_Init+0x314>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d031      	beq.n	8001d78 <HAL_GPIO_Init+0x220>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a56      	ldr	r2, [pc, #344]	@ (8001e70 <HAL_GPIO_Init+0x318>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d02b      	beq.n	8001d74 <HAL_GPIO_Init+0x21c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a55      	ldr	r2, [pc, #340]	@ (8001e74 <HAL_GPIO_Init+0x31c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d025      	beq.n	8001d70 <HAL_GPIO_Init+0x218>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a54      	ldr	r2, [pc, #336]	@ (8001e78 <HAL_GPIO_Init+0x320>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d01f      	beq.n	8001d6c <HAL_GPIO_Init+0x214>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a53      	ldr	r2, [pc, #332]	@ (8001e7c <HAL_GPIO_Init+0x324>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d019      	beq.n	8001d68 <HAL_GPIO_Init+0x210>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a52      	ldr	r2, [pc, #328]	@ (8001e80 <HAL_GPIO_Init+0x328>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d013      	beq.n	8001d64 <HAL_GPIO_Init+0x20c>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a51      	ldr	r2, [pc, #324]	@ (8001e84 <HAL_GPIO_Init+0x32c>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d00d      	beq.n	8001d60 <HAL_GPIO_Init+0x208>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a50      	ldr	r2, [pc, #320]	@ (8001e88 <HAL_GPIO_Init+0x330>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d007      	beq.n	8001d5c <HAL_GPIO_Init+0x204>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a4f      	ldr	r2, [pc, #316]	@ (8001e8c <HAL_GPIO_Init+0x334>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d101      	bne.n	8001d58 <HAL_GPIO_Init+0x200>
 8001d54:	2308      	movs	r3, #8
 8001d56:	e010      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d58:	2309      	movs	r3, #9
 8001d5a:	e00e      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d5c:	2307      	movs	r3, #7
 8001d5e:	e00c      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d60:	2306      	movs	r3, #6
 8001d62:	e00a      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d64:	2305      	movs	r3, #5
 8001d66:	e008      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d68:	2304      	movs	r3, #4
 8001d6a:	e006      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e004      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e002      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <HAL_GPIO_Init+0x222>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	f002 0203 	and.w	r2, r2, #3
 8001d80:	0092      	lsls	r2, r2, #2
 8001d82:	4093      	lsls	r3, r2
 8001d84:	461a      	mov	r2, r3
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d8c:	4936      	ldr	r1, [pc, #216]	@ (8001e68 <HAL_GPIO_Init+0x310>)
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	089b      	lsrs	r3, r3, #2
 8001d92:	3302      	adds	r3, #2
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	43db      	mvns	r3, r3
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4013      	ands	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d003      	beq.n	8001dbe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001dbe:	4a34      	ldr	r2, [pc, #208]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dc4:	4b32      	ldr	r3, [pc, #200]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001de8:	4a29      	ldr	r2, [pc, #164]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dee:	4b28      	ldr	r3, [pc, #160]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	43db      	mvns	r3, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e12:	4a1f      	ldr	r2, [pc, #124]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e18:	4b1d      	ldr	r3, [pc, #116]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	43db      	mvns	r3, r3
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e3c:	4a14      	ldr	r2, [pc, #80]	@ (8001e90 <HAL_GPIO_Init+0x338>)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	3301      	adds	r3, #1
 8001e46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f47f ae88 	bne.w	8001b68 <HAL_GPIO_Init+0x10>
  }
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	371c      	adds	r7, #28
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40013800 	.word	0x40013800
 8001e6c:	40020000 	.word	0x40020000
 8001e70:	40020400 	.word	0x40020400
 8001e74:	40020800 	.word	0x40020800
 8001e78:	40020c00 	.word	0x40020c00
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40021400 	.word	0x40021400
 8001e84:	40021800 	.word	0x40021800
 8001e88:	40021c00 	.word	0x40021c00
 8001e8c:	40022000 	.word	0x40022000
 8001e90:	40013c00 	.word	0x40013c00

08001e94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	807b      	strh	r3, [r7, #2]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea4:	787b      	ldrb	r3, [r7, #1]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eaa:	887a      	ldrh	r2, [r7, #2]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eb0:	e003      	b.n	8001eba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eb2:	887b      	ldrh	r3, [r7, #2]
 8001eb4:	041a      	lsls	r2, r3, #16
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	619a      	str	r2, [r3, #24]
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ed6:	887a      	ldrh	r2, [r7, #2]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4013      	ands	r3, r2
 8001edc:	041a      	lsls	r2, r3, #16
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	43d9      	mvns	r1, r3
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	400b      	ands	r3, r1
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	619a      	str	r2, [r3, #24]
}
 8001eec:	bf00      	nop
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr
	...

08001ef8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f02:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f04:	695a      	ldr	r2, [r3, #20]
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d006      	beq.n	8001f1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f0e:	4a05      	ldr	r2, [pc, #20]	@ (8001f24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f10:	88fb      	ldrh	r3, [r7, #6]
 8001f12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f14:	88fb      	ldrh	r3, [r7, #6]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 f806 	bl	8001f28 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f1c:	bf00      	nop
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40013c00 	.word	0x40013c00

08001f28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e12b      	b.n	80021a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d106      	bne.n	8001f68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7fe fe7e 	bl	8000c64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2224      	movs	r2, #36	@ 0x24
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 0201 	bic.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fa0:	f000 fe76 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8001fa4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	4a81      	ldr	r2, [pc, #516]	@ (80021b0 <HAL_I2C_Init+0x274>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d807      	bhi.n	8001fc0 <HAL_I2C_Init+0x84>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4a80      	ldr	r2, [pc, #512]	@ (80021b4 <HAL_I2C_Init+0x278>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	bf94      	ite	ls
 8001fb8:	2301      	movls	r3, #1
 8001fba:	2300      	movhi	r3, #0
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	e006      	b.n	8001fce <HAL_I2C_Init+0x92>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4a7d      	ldr	r2, [pc, #500]	@ (80021b8 <HAL_I2C_Init+0x27c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	bf94      	ite	ls
 8001fc8:	2301      	movls	r3, #1
 8001fca:	2300      	movhi	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e0e7      	b.n	80021a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	4a78      	ldr	r2, [pc, #480]	@ (80021bc <HAL_I2C_Init+0x280>)
 8001fda:	fba2 2303 	umull	r2, r3, r2, r3
 8001fde:	0c9b      	lsrs	r3, r3, #18
 8001fe0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6a1b      	ldr	r3, [r3, #32]
 8001ffc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	4a6a      	ldr	r2, [pc, #424]	@ (80021b0 <HAL_I2C_Init+0x274>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d802      	bhi.n	8002010 <HAL_I2C_Init+0xd4>
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	3301      	adds	r3, #1
 800200e:	e009      	b.n	8002024 <HAL_I2C_Init+0xe8>
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002016:	fb02 f303 	mul.w	r3, r2, r3
 800201a:	4a69      	ldr	r2, [pc, #420]	@ (80021c0 <HAL_I2C_Init+0x284>)
 800201c:	fba2 2303 	umull	r2, r3, r2, r3
 8002020:	099b      	lsrs	r3, r3, #6
 8002022:	3301      	adds	r3, #1
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	430b      	orrs	r3, r1
 800202a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	69db      	ldr	r3, [r3, #28]
 8002032:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002036:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	495c      	ldr	r1, [pc, #368]	@ (80021b0 <HAL_I2C_Init+0x274>)
 8002040:	428b      	cmp	r3, r1
 8002042:	d819      	bhi.n	8002078 <HAL_I2C_Init+0x13c>
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	1e59      	subs	r1, r3, #1
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002052:	1c59      	adds	r1, r3, #1
 8002054:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002058:	400b      	ands	r3, r1
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <HAL_I2C_Init+0x138>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	1e59      	subs	r1, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	fbb1 f3f3 	udiv	r3, r1, r3
 800206c:	3301      	adds	r3, #1
 800206e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002072:	e051      	b.n	8002118 <HAL_I2C_Init+0x1dc>
 8002074:	2304      	movs	r3, #4
 8002076:	e04f      	b.n	8002118 <HAL_I2C_Init+0x1dc>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d111      	bne.n	80020a4 <HAL_I2C_Init+0x168>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	1e58      	subs	r0, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6859      	ldr	r1, [r3, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	440b      	add	r3, r1
 800208e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002092:	3301      	adds	r3, #1
 8002094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002098:	2b00      	cmp	r3, #0
 800209a:	bf0c      	ite	eq
 800209c:	2301      	moveq	r3, #1
 800209e:	2300      	movne	r3, #0
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	e012      	b.n	80020ca <HAL_I2C_Init+0x18e>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	1e58      	subs	r0, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	460b      	mov	r3, r1
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	0099      	lsls	r1, r3, #2
 80020b4:	440b      	add	r3, r1
 80020b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ba:	3301      	adds	r3, #1
 80020bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	bf0c      	ite	eq
 80020c4:	2301      	moveq	r3, #1
 80020c6:	2300      	movne	r3, #0
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_I2C_Init+0x196>
 80020ce:	2301      	movs	r3, #1
 80020d0:	e022      	b.n	8002118 <HAL_I2C_Init+0x1dc>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10e      	bne.n	80020f8 <HAL_I2C_Init+0x1bc>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1e58      	subs	r0, r3, #1
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6859      	ldr	r1, [r3, #4]
 80020e2:	460b      	mov	r3, r1
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	440b      	add	r3, r1
 80020e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ec:	3301      	adds	r3, #1
 80020ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020f6:	e00f      	b.n	8002118 <HAL_I2C_Init+0x1dc>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1e58      	subs	r0, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6859      	ldr	r1, [r3, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	440b      	add	r3, r1
 8002106:	0099      	lsls	r1, r3, #2
 8002108:	440b      	add	r3, r1
 800210a:	fbb0 f3f3 	udiv	r3, r0, r3
 800210e:	3301      	adds	r3, #1
 8002110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002114:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	6809      	ldr	r1, [r1, #0]
 800211c:	4313      	orrs	r3, r2
 800211e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69da      	ldr	r2, [r3, #28]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	430a      	orrs	r2, r1
 800213a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002146:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6911      	ldr	r1, [r2, #16]
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68d2      	ldr	r2, [r2, #12]
 8002152:	4311      	orrs	r1, r2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6812      	ldr	r2, [r2, #0]
 8002158:	430b      	orrs	r3, r1
 800215a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f042 0201 	orr.w	r2, r2, #1
 8002186:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2220      	movs	r2, #32
 8002192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	000186a0 	.word	0x000186a0
 80021b4:	001e847f 	.word	0x001e847f
 80021b8:	003d08ff 	.word	0x003d08ff
 80021bc:	431bde83 	.word	0x431bde83
 80021c0:	10624dd3 	.word	0x10624dd3

080021c4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af02      	add	r7, sp, #8
 80021ca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e101      	b.n	80023da <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d106      	bne.n	80021f6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7fe fdc7 	bl	8000d84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2203      	movs	r2, #3
 80021fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002204:	d102      	bne.n	800220c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f001 f85a 	bl	80032ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	7c1a      	ldrb	r2, [r3, #16]
 800221e:	f88d 2000 	strb.w	r2, [sp]
 8002222:	3304      	adds	r3, #4
 8002224:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002226:	f000 fff7 	bl	8003218 <USB_CoreInit>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d005      	beq.n	800223c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0ce      	b.n	80023da <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2100      	movs	r1, #0
 8002242:	4618      	mov	r0, r3
 8002244:	f001 f851 	bl	80032ea <USB_SetCurrentMode>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d005      	beq.n	800225a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2202      	movs	r2, #2
 8002252:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e0bf      	b.n	80023da <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800225a:	2300      	movs	r3, #0
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	e04a      	b.n	80022f6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002260:	7bfa      	ldrb	r2, [r7, #15]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	4413      	add	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	3315      	adds	r3, #21
 8002270:	2201      	movs	r2, #1
 8002272:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002274:	7bfa      	ldrb	r2, [r7, #15]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	4413      	add	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	3314      	adds	r3, #20
 8002284:	7bfa      	ldrb	r2, [r7, #15]
 8002286:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002288:	7bfa      	ldrb	r2, [r7, #15]
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	b298      	uxth	r0, r3
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	4613      	mov	r3, r2
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	4413      	add	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	332e      	adds	r3, #46	@ 0x2e
 800229c:	4602      	mov	r2, r0
 800229e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022a0:	7bfa      	ldrb	r2, [r7, #15]
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	4413      	add	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	440b      	add	r3, r1
 80022ae:	3318      	adds	r3, #24
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022b4:	7bfa      	ldrb	r2, [r7, #15]
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	4613      	mov	r3, r2
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4413      	add	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	440b      	add	r3, r1
 80022c2:	331c      	adds	r3, #28
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022c8:	7bfa      	ldrb	r2, [r7, #15]
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	4413      	add	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	3320      	adds	r3, #32
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022dc:	7bfa      	ldrb	r2, [r7, #15]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	4413      	add	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	3324      	adds	r3, #36	@ 0x24
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022f0:	7bfb      	ldrb	r3, [r7, #15]
 80022f2:	3301      	adds	r3, #1
 80022f4:	73fb      	strb	r3, [r7, #15]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	791b      	ldrb	r3, [r3, #4]
 80022fa:	7bfa      	ldrb	r2, [r7, #15]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d3af      	bcc.n	8002260 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002300:	2300      	movs	r3, #0
 8002302:	73fb      	strb	r3, [r7, #15]
 8002304:	e044      	b.n	8002390 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002306:	7bfa      	ldrb	r2, [r7, #15]
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	440b      	add	r3, r1
 8002314:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800231c:	7bfa      	ldrb	r2, [r7, #15]
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	4613      	mov	r3, r2
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	4413      	add	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800232e:	7bfa      	ldrb	r2, [r7, #15]
 8002330:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002332:	7bfa      	ldrb	r2, [r7, #15]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002348:	7bfa      	ldrb	r2, [r7, #15]
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	4613      	mov	r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800235e:	7bfa      	ldrb	r2, [r7, #15]
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	4613      	mov	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4413      	add	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	440b      	add	r3, r1
 800236c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002374:	7bfa      	ldrb	r2, [r7, #15]
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4413      	add	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	3301      	adds	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	791b      	ldrb	r3, [r3, #4]
 8002394:	7bfa      	ldrb	r2, [r7, #15]
 8002396:	429a      	cmp	r2, r3
 8002398:	d3b5      	bcc.n	8002306 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6818      	ldr	r0, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	7c1a      	ldrb	r2, [r3, #16]
 80023a2:	f88d 2000 	strb.w	r2, [sp]
 80023a6:	3304      	adds	r3, #4
 80023a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023aa:	f000 ffeb 	bl	8003384 <USB_DevInit>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d005      	beq.n	80023c0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2202      	movs	r2, #2
 80023b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e00c      	b.n	80023da <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f001 f9b0 	bl	8003738 <USB_DevDisconnect>

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	@ 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e23b      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d050      	beq.n	80024a4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002402:	4b9e      	ldr	r3, [pc, #632]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 030c 	and.w	r3, r3, #12
 800240a:	2b04      	cmp	r3, #4
 800240c:	d00c      	beq.n	8002428 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800240e:	4b9b      	ldr	r3, [pc, #620]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002416:	2b08      	cmp	r3, #8
 8002418:	d112      	bne.n	8002440 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800241a:	4b98      	ldr	r3, [pc, #608]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002422:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002426:	d10b      	bne.n	8002440 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002428:	4b94      	ldr	r3, [pc, #592]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d036      	beq.n	80024a2 <HAL_RCC_OscConfig+0xbe>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d132      	bne.n	80024a2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e216      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	4b8e      	ldr	r3, [pc, #568]	@ (8002680 <HAL_RCC_OscConfig+0x29c>)
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d013      	beq.n	800247a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002452:	f7fe fdef 	bl	8001034 <HAL_GetTick>
 8002456:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002458:	e008      	b.n	800246c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800245a:	f7fe fdeb 	bl	8001034 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b64      	cmp	r3, #100	@ 0x64
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e200      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246c:	4b83      	ldr	r3, [pc, #524]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0f0      	beq.n	800245a <HAL_RCC_OscConfig+0x76>
 8002478:	e014      	b.n	80024a4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247a:	f7fe fddb 	bl	8001034 <HAL_GetTick>
 800247e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002480:	e008      	b.n	8002494 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002482:	f7fe fdd7 	bl	8001034 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	6a3b      	ldr	r3, [r7, #32]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b64      	cmp	r3, #100	@ 0x64
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e1ec      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002494:	4b79      	ldr	r3, [pc, #484]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1f0      	bne.n	8002482 <HAL_RCC_OscConfig+0x9e>
 80024a0:	e000      	b.n	80024a4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d077      	beq.n	80025a0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024b0:	4b72      	ldr	r3, [pc, #456]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 030c 	and.w	r3, r3, #12
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00b      	beq.n	80024d4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024bc:	4b6f      	ldr	r3, [pc, #444]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d126      	bne.n	8002516 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024c8:	4b6c      	ldr	r3, [pc, #432]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d120      	bne.n	8002516 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024d4:	4b69      	ldr	r3, [pc, #420]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <HAL_RCC_OscConfig+0x108>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d001      	beq.n	80024ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e1c0      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ec:	4b63      	ldr	r3, [pc, #396]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	21f8      	movs	r1, #248	@ 0xf8
 80024fa:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fc:	68f9      	ldr	r1, [r7, #12]
 80024fe:	fa91 f1a1 	rbit	r1, r1
 8002502:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002504:	6939      	ldr	r1, [r7, #16]
 8002506:	fab1 f181 	clz	r1, r1
 800250a:	b2c9      	uxtb	r1, r1
 800250c:	408b      	lsls	r3, r1
 800250e:	495b      	ldr	r1, [pc, #364]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002510:	4313      	orrs	r3, r2
 8002512:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002514:	e044      	b.n	80025a0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d02a      	beq.n	8002574 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800251e:	4b59      	ldr	r3, [pc, #356]	@ (8002684 <HAL_RCC_OscConfig+0x2a0>)
 8002520:	2201      	movs	r2, #1
 8002522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002524:	f7fe fd86 	bl	8001034 <HAL_GetTick>
 8002528:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800252c:	f7fe fd82 	bl	8001034 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e197      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253e:	4b4f      	ldr	r3, [pc, #316]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254a:	4b4c      	ldr	r3, [pc, #304]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	21f8      	movs	r1, #248	@ 0xf8
 8002558:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	6979      	ldr	r1, [r7, #20]
 800255c:	fa91 f1a1 	rbit	r1, r1
 8002560:	61b9      	str	r1, [r7, #24]
  return result;
 8002562:	69b9      	ldr	r1, [r7, #24]
 8002564:	fab1 f181 	clz	r1, r1
 8002568:	b2c9      	uxtb	r1, r1
 800256a:	408b      	lsls	r3, r1
 800256c:	4943      	ldr	r1, [pc, #268]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]
 8002572:	e015      	b.n	80025a0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002574:	4b43      	ldr	r3, [pc, #268]	@ (8002684 <HAL_RCC_OscConfig+0x2a0>)
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257a:	f7fe fd5b 	bl	8001034 <HAL_GetTick>
 800257e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002580:	e008      	b.n	8002594 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002582:	f7fe fd57 	bl	8001034 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e16c      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002594:	4b39      	ldr	r3, [pc, #228]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f0      	bne.n	8002582 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d030      	beq.n	800260e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d016      	beq.n	80025e2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025b4:	4b34      	ldr	r3, [pc, #208]	@ (8002688 <HAL_RCC_OscConfig+0x2a4>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ba:	f7fe fd3b 	bl	8001034 <HAL_GetTick>
 80025be:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025c2:	f7fe fd37 	bl	8001034 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	6a3b      	ldr	r3, [r7, #32]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e14c      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025d4:	4b29      	ldr	r3, [pc, #164]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 80025d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d0f0      	beq.n	80025c2 <HAL_RCC_OscConfig+0x1de>
 80025e0:	e015      	b.n	800260e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025e2:	4b29      	ldr	r3, [pc, #164]	@ (8002688 <HAL_RCC_OscConfig+0x2a4>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e8:	f7fe fd24 	bl	8001034 <HAL_GetTick>
 80025ec:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025f0:	f7fe fd20 	bl	8001034 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	6a3b      	ldr	r3, [r7, #32]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e135      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002602:	4b1e      	ldr	r3, [pc, #120]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 8087 	beq.w	800272a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 800261c:	2300      	movs	r3, #0
 800261e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002622:	4b16      	ldr	r3, [pc, #88]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d110      	bne.n	8002650 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	4b12      	ldr	r3, [pc, #72]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a11      	ldr	r2, [pc, #68]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <HAL_RCC_OscConfig+0x298>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800264a:	2301      	movs	r3, #1
 800264c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002650:	4b0e      	ldr	r3, [pc, #56]	@ (800268c <HAL_RCC_OscConfig+0x2a8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a0d      	ldr	r2, [pc, #52]	@ (800268c <HAL_RCC_OscConfig+0x2a8>)
 8002656:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800265a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <HAL_RCC_OscConfig+0x2a8>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002664:	2b00      	cmp	r3, #0
 8002666:	d122      	bne.n	80026ae <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002668:	4b08      	ldr	r3, [pc, #32]	@ (800268c <HAL_RCC_OscConfig+0x2a8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a07      	ldr	r2, [pc, #28]	@ (800268c <HAL_RCC_OscConfig+0x2a8>)
 800266e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002672:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002674:	f7fe fcde 	bl	8001034 <HAL_GetTick>
 8002678:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267a:	e012      	b.n	80026a2 <HAL_RCC_OscConfig+0x2be>
 800267c:	40023800 	.word	0x40023800
 8002680:	40023802 	.word	0x40023802
 8002684:	42470000 	.word	0x42470000
 8002688:	42470e80 	.word	0x42470e80
 800268c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002690:	f7fe fcd0 	bl	8001034 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	6a3b      	ldr	r3, [r7, #32]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e0e5      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a2:	4b75      	ldr	r3, [pc, #468]	@ (8002878 <HAL_RCC_OscConfig+0x494>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	4b72      	ldr	r3, [pc, #456]	@ (800287c <HAL_RCC_OscConfig+0x498>)
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d015      	beq.n	80026ec <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c0:	f7fe fcb8 	bl	8001034 <HAL_GetTick>
 80026c4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c6:	e00a      	b.n	80026de <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c8:	f7fe fcb4 	bl	8001034 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	6a3b      	ldr	r3, [r7, #32]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e0c7      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026de:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 80026e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0ee      	beq.n	80026c8 <HAL_RCC_OscConfig+0x2e4>
 80026ea:	e014      	b.n	8002716 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ec:	f7fe fca2 	bl	8001034 <HAL_GetTick>
 80026f0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f2:	e00a      	b.n	800270a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026f4:	f7fe fc9e 	bl	8001034 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002702:	4293      	cmp	r3, r2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e0b1      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800270a:	4b5d      	ldr	r3, [pc, #372]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 800270c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1ee      	bne.n	80026f4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800271a:	2b01      	cmp	r3, #1
 800271c:	d105      	bne.n	800272a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800271e:	4b58      	ldr	r3, [pc, #352]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	4a57      	ldr	r2, [pc, #348]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 8002724:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002728:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 809c 	beq.w	800286c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002734:	4b52      	ldr	r3, [pc, #328]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 030c 	and.w	r3, r3, #12
 800273c:	2b08      	cmp	r3, #8
 800273e:	d061      	beq.n	8002804 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	2b02      	cmp	r3, #2
 8002746:	d146      	bne.n	80027d6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002748:	4b4e      	ldr	r3, [pc, #312]	@ (8002884 <HAL_RCC_OscConfig+0x4a0>)
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274e:	f7fe fc71 	bl	8001034 <HAL_GetTick>
 8002752:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002756:	f7fe fc6d 	bl	8001034 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b64      	cmp	r3, #100	@ 0x64
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e082      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002768:	4b45      	ldr	r3, [pc, #276]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f0      	bne.n	8002756 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002774:	4b42      	ldr	r3, [pc, #264]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	4b43      	ldr	r3, [pc, #268]	@ (8002888 <HAL_RCC_OscConfig+0x4a4>)
 800277a:	4013      	ands	r3, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	69d1      	ldr	r1, [r2, #28]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6a12      	ldr	r2, [r2, #32]
 8002784:	4311      	orrs	r1, r2
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800278a:	0192      	lsls	r2, r2, #6
 800278c:	4311      	orrs	r1, r2
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002792:	0612      	lsls	r2, r2, #24
 8002794:	4311      	orrs	r1, r2
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800279a:	0852      	lsrs	r2, r2, #1
 800279c:	3a01      	subs	r2, #1
 800279e:	0412      	lsls	r2, r2, #16
 80027a0:	430a      	orrs	r2, r1
 80027a2:	4937      	ldr	r1, [pc, #220]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027a8:	4b36      	ldr	r3, [pc, #216]	@ (8002884 <HAL_RCC_OscConfig+0x4a0>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ae:	f7fe fc41 	bl	8001034 <HAL_GetTick>
 80027b2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027b6:	f7fe fc3d 	bl	8001034 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	6a3b      	ldr	r3, [r7, #32]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b64      	cmp	r3, #100	@ 0x64
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e052      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x3d2>
 80027d4:	e04a      	b.n	800286c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002884 <HAL_RCC_OscConfig+0x4a0>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027dc:	f7fe fc2a 	bl	8001034 <HAL_GetTick>
 80027e0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e4:	f7fe fc26 	bl	8001034 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b64      	cmp	r3, #100	@ 0x64
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e03b      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f6:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1f0      	bne.n	80027e4 <HAL_RCC_OscConfig+0x400>
 8002802:	e033      	b.n	800286c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e02e      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8002810:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <HAL_RCC_OscConfig+0x49c>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	429a      	cmp	r2, r3
 8002822:	d121      	bne.n	8002868 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282e:	429a      	cmp	r2, r3
 8002830:	d11a      	bne.n	8002868 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002832:	69fa      	ldr	r2, [r7, #28]
 8002834:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002838:	4013      	ands	r3, r2
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800283e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002840:	4293      	cmp	r3, r2
 8002842:	d111      	bne.n	8002868 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284e:	085b      	lsrs	r3, r3, #1
 8002850:	3b01      	subs	r3, #1
 8002852:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002854:	429a      	cmp	r2, r3
 8002856:	d107      	bne.n	8002868 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002862:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002864:	429a      	cmp	r2, r3
 8002866:	d001      	beq.n	800286c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e000      	b.n	800286e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3728      	adds	r7, #40	@ 0x28
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40007000 	.word	0x40007000
 800287c:	40023870 	.word	0x40023870
 8002880:	40023800 	.word	0x40023800
 8002884:	42470060 	.word	0x42470060
 8002888:	f0bc8000 	.word	0xf0bc8000

0800288c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e0d2      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028a0:	4b6b      	ldr	r3, [pc, #428]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 030f 	and.w	r3, r3, #15
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d90c      	bls.n	80028c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ae:	4b68      	ldr	r3, [pc, #416]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	b2d2      	uxtb	r2, r2
 80028b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b66      	ldr	r3, [pc, #408]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 030f 	and.w	r3, r3, #15
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0be      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d020      	beq.n	8002916 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e0:	4b5c      	ldr	r3, [pc, #368]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	4a5b      	ldr	r2, [pc, #364]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80028e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0308 	and.w	r3, r3, #8
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80028f8:	4b56      	ldr	r3, [pc, #344]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	4a55      	ldr	r2, [pc, #340]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80028fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002902:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002904:	4b53      	ldr	r3, [pc, #332]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	4950      	ldr	r1, [pc, #320]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002912:	4313      	orrs	r3, r2
 8002914:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d040      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d107      	bne.n	800293a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d115      	bne.n	8002962 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e085      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d107      	bne.n	8002952 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002942:	4b44      	ldr	r3, [pc, #272]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e079      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002952:	4b40      	ldr	r3, [pc, #256]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e071      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002962:	4b3c      	ldr	r3, [pc, #240]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f023 0203 	bic.w	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4939      	ldr	r1, [pc, #228]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002970:	4313      	orrs	r3, r2
 8002972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002974:	f7fe fb5e 	bl	8001034 <HAL_GetTick>
 8002978:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297a:	e00a      	b.n	8002992 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800297c:	f7fe fb5a 	bl	8001034 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e059      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002992:	4b30      	ldr	r3, [pc, #192]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 020c 	and.w	r2, r3, #12
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d1eb      	bne.n	800297c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 030f 	and.w	r3, r3, #15
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d20c      	bcs.n	80029cc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b2:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ba:	4b25      	ldr	r3, [pc, #148]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e03c      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d008      	beq.n	80029ea <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	491b      	ldr	r1, [pc, #108]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d009      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029f6:	4b17      	ldr	r3, [pc, #92]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	4913      	ldr	r1, [pc, #76]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002a0a:	f000 f82b 	bl	8002a64 <HAL_RCC_GetSysClockFreq>
 8002a0e:	4601      	mov	r1, r0
 8002a10:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a18:	22f0      	movs	r2, #240	@ 0xf0
 8002a1a:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	fa92 f2a2 	rbit	r2, r2
 8002a22:	613a      	str	r2, [r7, #16]
  return result;
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	fab2 f282 	clz	r2, r2
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	40d3      	lsrs	r3, r2
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a58 <HAL_RCC_ClockConfig+0x1cc>)
 8002a30:	5cd3      	ldrb	r3, [r2, r3]
 8002a32:	fa21 f303 	lsr.w	r3, r1, r3
 8002a36:	4a09      	ldr	r2, [pc, #36]	@ (8002a5c <HAL_RCC_ClockConfig+0x1d0>)
 8002a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a3a:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <HAL_RCC_ClockConfig+0x1d4>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fe fab6 	bl	8000fb0 <HAL_InitTick>

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40023c00 	.word	0x40023c00
 8002a54:	40023800 	.word	0x40023800
 8002a58:	080041c8 	.word	0x080041c8
 8002a5c:	2000000c 	.word	0x2000000c
 8002a60:	20000010 	.word	0x20000010

08002a64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a68:	b094      	sub	sp, #80	@ 0x50
 8002a6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a70:	2300      	movs	r3, #0
 8002a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a74:	2300      	movs	r3, #0
 8002a76:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a7c:	4b7c      	ldr	r3, [pc, #496]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 030c 	and.w	r3, r3, #12
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d00d      	beq.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x40>
 8002a88:	2b08      	cmp	r3, #8
 8002a8a:	f200 80e7 	bhi.w	8002c5c <HAL_RCC_GetSysClockFreq+0x1f8>
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d002      	beq.n	8002a98 <HAL_RCC_GetSysClockFreq+0x34>
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	d003      	beq.n	8002a9e <HAL_RCC_GetSysClockFreq+0x3a>
 8002a96:	e0e1      	b.n	8002c5c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a98:	4b76      	ldr	r3, [pc, #472]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x210>)
 8002a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002a9c:	e0e1      	b.n	8002c62 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a9e:	4b76      	ldr	r3, [pc, #472]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x214>)
 8002aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002aa2:	e0de      	b.n	8002c62 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002aa4:	4b72      	ldr	r3, [pc, #456]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aac:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002aae:	4b70      	ldr	r3, [pc, #448]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d065      	beq.n	8002b86 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aba:	4b6d      	ldr	r3, [pc, #436]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	099b      	lsrs	r3, r3, #6
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ac4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002acc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ace:	2300      	movs	r3, #0
 8002ad0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ad2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ad6:	4622      	mov	r2, r4
 8002ad8:	462b      	mov	r3, r5
 8002ada:	f04f 0000 	mov.w	r0, #0
 8002ade:	f04f 0100 	mov.w	r1, #0
 8002ae2:	0159      	lsls	r1, r3, #5
 8002ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ae8:	0150      	lsls	r0, r2, #5
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	4621      	mov	r1, r4
 8002af0:	1a51      	subs	r1, r2, r1
 8002af2:	6139      	str	r1, [r7, #16]
 8002af4:	4629      	mov	r1, r5
 8002af6:	eb63 0301 	sbc.w	r3, r3, r1
 8002afa:	617b      	str	r3, [r7, #20]
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b08:	4659      	mov	r1, fp
 8002b0a:	018b      	lsls	r3, r1, #6
 8002b0c:	4651      	mov	r1, sl
 8002b0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b12:	4651      	mov	r1, sl
 8002b14:	018a      	lsls	r2, r1, #6
 8002b16:	46d4      	mov	ip, sl
 8002b18:	ebb2 080c 	subs.w	r8, r2, ip
 8002b1c:	4659      	mov	r1, fp
 8002b1e:	eb63 0901 	sbc.w	r9, r3, r1
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b36:	4690      	mov	r8, r2
 8002b38:	4699      	mov	r9, r3
 8002b3a:	4623      	mov	r3, r4
 8002b3c:	eb18 0303 	adds.w	r3, r8, r3
 8002b40:	60bb      	str	r3, [r7, #8]
 8002b42:	462b      	mov	r3, r5
 8002b44:	eb49 0303 	adc.w	r3, r9, r3
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	f04f 0300 	mov.w	r3, #0
 8002b52:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b56:	4629      	mov	r1, r5
 8002b58:	024b      	lsls	r3, r1, #9
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	4604      	mov	r4, r0
 8002b60:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002b64:	4601      	mov	r1, r0
 8002b66:	024a      	lsls	r2, r1, #9
 8002b68:	4610      	mov	r0, r2
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b6e:	2200      	movs	r2, #0
 8002b70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b78:	f7fd fb24 	bl	80001c4 <__aeabi_uldivmod>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4613      	mov	r3, r2
 8002b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b84:	e05c      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b86:	4b3a      	ldr	r3, [pc, #232]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	099b      	lsrs	r3, r3, #6
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	4618      	mov	r0, r3
 8002b90:	4611      	mov	r1, r2
 8002b92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b96:	623b      	str	r3, [r7, #32]
 8002b98:	2300      	movs	r3, #0
 8002b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ba0:	4642      	mov	r2, r8
 8002ba2:	464b      	mov	r3, r9
 8002ba4:	f04f 0000 	mov.w	r0, #0
 8002ba8:	f04f 0100 	mov.w	r1, #0
 8002bac:	0159      	lsls	r1, r3, #5
 8002bae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bb2:	0150      	lsls	r0, r2, #5
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	46c4      	mov	ip, r8
 8002bba:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002bbe:	4640      	mov	r0, r8
 8002bc0:	4649      	mov	r1, r9
 8002bc2:	468c      	mov	ip, r1
 8002bc4:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	f04f 0300 	mov.w	r3, #0
 8002bd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002bd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002bdc:	ebb2 040a 	subs.w	r4, r2, sl
 8002be0:	eb63 050b 	sbc.w	r5, r3, fp
 8002be4:	f04f 0200 	mov.w	r2, #0
 8002be8:	f04f 0300 	mov.w	r3, #0
 8002bec:	00eb      	lsls	r3, r5, #3
 8002bee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bf2:	00e2      	lsls	r2, r4, #3
 8002bf4:	4614      	mov	r4, r2
 8002bf6:	461d      	mov	r5, r3
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	18e3      	adds	r3, r4, r3
 8002bfc:	603b      	str	r3, [r7, #0]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	eb45 0303 	adc.w	r3, r5, r3
 8002c04:	607b      	str	r3, [r7, #4]
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c12:	4629      	mov	r1, r5
 8002c14:	028b      	lsls	r3, r1, #10
 8002c16:	4620      	mov	r0, r4
 8002c18:	4629      	mov	r1, r5
 8002c1a:	4604      	mov	r4, r0
 8002c1c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002c20:	4601      	mov	r1, r0
 8002c22:	028a      	lsls	r2, r1, #10
 8002c24:	4610      	mov	r0, r2
 8002c26:	4619      	mov	r1, r3
 8002c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
 8002c2e:	61fa      	str	r2, [r7, #28]
 8002c30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c34:	f7fd fac6 	bl	80001c4 <__aeabi_uldivmod>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c40:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	0c1b      	lsrs	r3, r3, #16
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002c50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c5a:	e002      	b.n	8002c62 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c5c:	4b05      	ldr	r3, [pc, #20]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x210>)
 8002c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3750      	adds	r7, #80	@ 0x50
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023800 	.word	0x40023800
 8002c74:	00f42400 	.word	0x00f42400
 8002c78:	007a1200 	.word	0x007a1200

08002c7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c80:	4b02      	ldr	r3, [pc, #8]	@ (8002c8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002c82:	681b      	ldr	r3, [r3, #0]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	2000000c 	.word	0x2000000c

08002c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002c96:	f7ff fff1 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 8002c9a:	4601      	mov	r1, r0
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002ca4:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8002ca8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	fa92 f2a2 	rbit	r2, r2
 8002cb0:	603a      	str	r2, [r7, #0]
  return result;
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	fab2 f282 	clz	r2, r2
 8002cb8:	b2d2      	uxtb	r2, r2
 8002cba:	40d3      	lsrs	r3, r2
 8002cbc:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002cbe:	5cd3      	ldrb	r3, [r2, r3]
 8002cc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	080041d8 	.word	0x080041d8

08002cd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002cda:	f7ff ffcf 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 8002cde:	4601      	mov	r1, r0
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d10 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8002ce8:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002cec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	fa92 f2a2 	rbit	r2, r2
 8002cf4:	603a      	str	r2, [r7, #0]
  return result;
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	fab2 f282 	clz	r2, r2
 8002cfc:	b2d2      	uxtb	r2, r2
 8002cfe:	40d3      	lsrs	r3, r2
 8002d00:	4a04      	ldr	r2, [pc, #16]	@ (8002d14 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002d02:	5cd3      	ldrb	r3, [r2, r3]
 8002d04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40023800 	.word	0x40023800
 8002d14:	080041d8 	.word	0x080041d8

08002d18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e042      	b.n	8002db0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d106      	bne.n	8002d44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f7fd ffd8 	bl	8000cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2224      	movs	r2, #36	@ 0x24
 8002d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f971 	bl	8003044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695a      	ldr	r2, [r3, #20]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2220      	movs	r2, #32
 8002da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08a      	sub	sp, #40	@ 0x28
 8002dbc:	af02      	add	r7, sp, #8
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d175      	bne.n	8002ec4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_UART_Transmit+0x2c>
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e06e      	b.n	8002ec6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2221      	movs	r2, #33	@ 0x21
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002df6:	f7fe f91d 	bl	8001034 <HAL_GetTick>
 8002dfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	88fa      	ldrh	r2, [r7, #6]
 8002e00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	88fa      	ldrh	r2, [r7, #6]
 8002e06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e10:	d108      	bne.n	8002e24 <HAL_UART_Transmit+0x6c>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d104      	bne.n	8002e24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	61bb      	str	r3, [r7, #24]
 8002e22:	e003      	b.n	8002e2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e2c:	e02e      	b.n	8002e8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2200      	movs	r2, #0
 8002e36:	2180      	movs	r1, #128	@ 0x80
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f000 f848 	bl	8002ece <UART_WaitOnFlagUntilTimeout>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d005      	beq.n	8002e50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2220      	movs	r2, #32
 8002e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e03a      	b.n	8002ec6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10b      	bne.n	8002e6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	881b      	ldrh	r3, [r3, #0]
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	3302      	adds	r3, #2
 8002e6a:	61bb      	str	r3, [r7, #24]
 8002e6c:	e007      	b.n	8002e7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	781a      	ldrb	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	3b01      	subs	r3, #1
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1cb      	bne.n	8002e2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2140      	movs	r1, #64	@ 0x40
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 f814 	bl	8002ece <UART_WaitOnFlagUntilTimeout>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d005      	beq.n	8002eb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e006      	b.n	8002ec6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	e000      	b.n	8002ec6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ec4:	2302      	movs	r3, #2
  }
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3720      	adds	r7, #32
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b086      	sub	sp, #24
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	603b      	str	r3, [r7, #0]
 8002eda:	4613      	mov	r3, r2
 8002edc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ede:	e03b      	b.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee0:	6a3b      	ldr	r3, [r7, #32]
 8002ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee6:	d037      	beq.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ee8:	f7fe f8a4 	bl	8001034 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	6a3a      	ldr	r2, [r7, #32]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d302      	bcc.n	8002efe <UART_WaitOnFlagUntilTimeout+0x30>
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e03a      	b.n	8002f78 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d023      	beq.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2b80      	cmp	r3, #128	@ 0x80
 8002f14:	d020      	beq.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2b40      	cmp	r3, #64	@ 0x40
 8002f1a:	d01d      	beq.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0308 	and.w	r3, r3, #8
 8002f26:	2b08      	cmp	r3, #8
 8002f28:	d116      	bne.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	617b      	str	r3, [r7, #20]
 8002f3e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f000 f81d 	bl	8002f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2208      	movs	r2, #8
 8002f4a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e00f      	b.n	8002f78 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	4013      	ands	r3, r2
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	bf0c      	ite	eq
 8002f68:	2301      	moveq	r3, #1
 8002f6a:	2300      	movne	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	461a      	mov	r2, r3
 8002f70:	79fb      	ldrb	r3, [r7, #7]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d0b4      	beq.n	8002ee0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b095      	sub	sp, #84	@ 0x54
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f92:	e853 3f00 	ldrex	r3, [r3]
 8002f96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	330c      	adds	r3, #12
 8002fa6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fa8:	643a      	str	r2, [r7, #64]	@ 0x40
 8002faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fb0:	e841 2300 	strex	r3, r2, [r1]
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1e5      	bne.n	8002f88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	3314      	adds	r3, #20
 8002fc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc4:	6a3b      	ldr	r3, [r7, #32]
 8002fc6:	e853 3f00 	ldrex	r3, [r3]
 8002fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f023 0301 	bic.w	r3, r3, #1
 8002fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	3314      	adds	r3, #20
 8002fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fe4:	e841 2300 	strex	r3, r2, [r1]
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1e5      	bne.n	8002fbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d119      	bne.n	800302c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	330c      	adds	r3, #12
 8002ffe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	e853 3f00 	ldrex	r3, [r3]
 8003006:	60bb      	str	r3, [r7, #8]
   return(result);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f023 0310 	bic.w	r3, r3, #16
 800300e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	330c      	adds	r3, #12
 8003016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003018:	61ba      	str	r2, [r7, #24]
 800301a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301c:	6979      	ldr	r1, [r7, #20]
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	e841 2300 	strex	r3, r2, [r1]
 8003024:	613b      	str	r3, [r7, #16]
   return(result);
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1e5      	bne.n	8002ff8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2220      	movs	r2, #32
 8003030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800303a:	bf00      	nop
 800303c:	3754      	adds	r7, #84	@ 0x54
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	431a      	orrs	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	431a      	orrs	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	4313      	orrs	r3, r2
 8003078:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003084:	f023 030c 	bic.w	r3, r3, #12
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	430b      	orrs	r3, r1
 8003090:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	699a      	ldr	r2, [r3, #24]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a57      	ldr	r2, [pc, #348]	@ (800320c <UART_SetConfig+0x1c8>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d004      	beq.n	80030bc <UART_SetConfig+0x78>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a56      	ldr	r2, [pc, #344]	@ (8003210 <UART_SetConfig+0x1cc>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d103      	bne.n	80030c4 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80030bc:	f7ff fe0a 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 80030c0:	60f8      	str	r0, [r7, #12]
 80030c2:	e002      	b.n	80030ca <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80030c4:	f7ff fde4 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 80030c8:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030d2:	d14c      	bne.n	800316e <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4613      	mov	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4413      	add	r3, r2
 80030dc:	009a      	lsls	r2, r3, #2
 80030de:	441a      	add	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003214 <UART_SetConfig+0x1d0>)
 80030ec:	fba2 2303 	umull	r2, r3, r2, r3
 80030f0:	095b      	lsrs	r3, r3, #5
 80030f2:	0119      	lsls	r1, r3, #4
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4613      	mov	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	009a      	lsls	r2, r3, #2
 80030fe:	441a      	add	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	fbb2 f2f3 	udiv	r2, r2, r3
 800310a:	4b42      	ldr	r3, [pc, #264]	@ (8003214 <UART_SetConfig+0x1d0>)
 800310c:	fba3 0302 	umull	r0, r3, r3, r2
 8003110:	095b      	lsrs	r3, r3, #5
 8003112:	2064      	movs	r0, #100	@ 0x64
 8003114:	fb00 f303 	mul.w	r3, r0, r3
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	3332      	adds	r3, #50	@ 0x32
 800311e:	4a3d      	ldr	r2, [pc, #244]	@ (8003214 <UART_SetConfig+0x1d0>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	095b      	lsrs	r3, r3, #5
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800312c:	4419      	add	r1, r3
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	009a      	lsls	r2, r3, #2
 8003138:	441a      	add	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	fbb2 f2f3 	udiv	r2, r2, r3
 8003144:	4b33      	ldr	r3, [pc, #204]	@ (8003214 <UART_SetConfig+0x1d0>)
 8003146:	fba3 0302 	umull	r0, r3, r3, r2
 800314a:	095b      	lsrs	r3, r3, #5
 800314c:	2064      	movs	r0, #100	@ 0x64
 800314e:	fb00 f303 	mul.w	r3, r0, r3
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	00db      	lsls	r3, r3, #3
 8003156:	3332      	adds	r3, #50	@ 0x32
 8003158:	4a2e      	ldr	r2, [pc, #184]	@ (8003214 <UART_SetConfig+0x1d0>)
 800315a:	fba2 2303 	umull	r2, r3, r2, r3
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	f003 0207 	and.w	r2, r3, #7
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	440a      	add	r2, r1
 800316a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800316c:	e04a      	b.n	8003204 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	009a      	lsls	r2, r3, #2
 8003178:	441a      	add	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	fbb2 f3f3 	udiv	r3, r2, r3
 8003184:	4a23      	ldr	r2, [pc, #140]	@ (8003214 <UART_SetConfig+0x1d0>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	095b      	lsrs	r3, r3, #5
 800318c:	0119      	lsls	r1, r3, #4
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	009a      	lsls	r2, r3, #2
 8003198:	441a      	add	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003214 <UART_SetConfig+0x1d0>)
 80031a6:	fba3 0302 	umull	r0, r3, r3, r2
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2064      	movs	r0, #100	@ 0x64
 80031ae:	fb00 f303 	mul.w	r3, r0, r3
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	3332      	adds	r3, #50	@ 0x32
 80031b8:	4a16      	ldr	r2, [pc, #88]	@ (8003214 <UART_SetConfig+0x1d0>)
 80031ba:	fba2 2303 	umull	r2, r3, r2, r3
 80031be:	095b      	lsrs	r3, r3, #5
 80031c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031c4:	4419      	add	r1, r3
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4613      	mov	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	009a      	lsls	r2, r3, #2
 80031d0:	441a      	add	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003214 <UART_SetConfig+0x1d0>)
 80031de:	fba3 0302 	umull	r0, r3, r3, r2
 80031e2:	095b      	lsrs	r3, r3, #5
 80031e4:	2064      	movs	r0, #100	@ 0x64
 80031e6:	fb00 f303 	mul.w	r3, r0, r3
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	3332      	adds	r3, #50	@ 0x32
 80031f0:	4a08      	ldr	r2, [pc, #32]	@ (8003214 <UART_SetConfig+0x1d0>)
 80031f2:	fba2 2303 	umull	r2, r3, r2, r3
 80031f6:	095b      	lsrs	r3, r3, #5
 80031f8:	f003 020f 	and.w	r2, r3, #15
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	440a      	add	r2, r1
 8003202:	609a      	str	r2, [r3, #8]
}
 8003204:	bf00      	nop
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40011000 	.word	0x40011000
 8003210:	40011400 	.word	0x40011400
 8003214:	51eb851f 	.word	0x51eb851f

08003218 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003218:	b084      	sub	sp, #16
 800321a:	b580      	push	{r7, lr}
 800321c:	b084      	sub	sp, #16
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
 8003222:	f107 001c 	add.w	r0, r7, #28
 8003226:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800322a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800322e:	2b01      	cmp	r3, #1
 8003230:	d123      	bne.n	800327a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003236:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003246:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800325a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800325e:	2b01      	cmp	r3, #1
 8003260:	d105      	bne.n	800326e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 fa8f 	bl	8003792 <USB_CoreReset>
 8003274:	4603      	mov	r3, r0
 8003276:	73fb      	strb	r3, [r7, #15]
 8003278:	e010      	b.n	800329c <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 fa83 	bl	8003792 <USB_CoreReset>
 800328c:	4603      	mov	r3, r0
 800328e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003294:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800329c:	7fbb      	ldrb	r3, [r7, #30]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d10b      	bne.n	80032ba <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f043 0206 	orr.w	r2, r3, #6
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f043 0220 	orr.w	r2, r3, #32
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80032ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80032c6:	b004      	add	sp, #16
 80032c8:	4770      	bx	lr

080032ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b083      	sub	sp, #12
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f023 0201 	bic.w	r2, r3, #1
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bc80      	pop	{r7}
 80032e8:	4770      	bx	lr

080032ea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b084      	sub	sp, #16
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
 80032f2:	460b      	mov	r3, r1
 80032f4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003306:	78fb      	ldrb	r3, [r7, #3]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d115      	bne.n	8003338 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003318:	200a      	movs	r0, #10
 800331a:	f7fd fe95 	bl	8001048 <HAL_Delay>
      ms += 10U;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	330a      	adds	r3, #10
 8003322:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fa27 	bl	8003778 <USB_GetMode>
 800332a:	4603      	mov	r3, r0
 800332c:	2b01      	cmp	r3, #1
 800332e:	d01e      	beq.n	800336e <USB_SetCurrentMode+0x84>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2bc7      	cmp	r3, #199	@ 0xc7
 8003334:	d9f0      	bls.n	8003318 <USB_SetCurrentMode+0x2e>
 8003336:	e01a      	b.n	800336e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d115      	bne.n	800336a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800334a:	200a      	movs	r0, #10
 800334c:	f7fd fe7c 	bl	8001048 <HAL_Delay>
      ms += 10U;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	330a      	adds	r3, #10
 8003354:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 fa0e 	bl	8003778 <USB_GetMode>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d005      	beq.n	800336e <USB_SetCurrentMode+0x84>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2bc7      	cmp	r3, #199	@ 0xc7
 8003366:	d9f0      	bls.n	800334a <USB_SetCurrentMode+0x60>
 8003368:	e001      	b.n	800336e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e005      	b.n	800337a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2bc8      	cmp	r3, #200	@ 0xc8
 8003372:	d101      	bne.n	8003378 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003384:	b084      	sub	sp, #16
 8003386:	b580      	push	{r7, lr}
 8003388:	b086      	sub	sp, #24
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003392:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003396:	2300      	movs	r3, #0
 8003398:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800339e:	2300      	movs	r3, #0
 80033a0:	613b      	str	r3, [r7, #16]
 80033a2:	e009      	b.n	80033b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	3340      	adds	r3, #64	@ 0x40
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	2200      	movs	r2, #0
 80033b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	3301      	adds	r3, #1
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	2b0e      	cmp	r3, #14
 80033bc:	d9f2      	bls.n	80033a4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80033be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d11c      	bne.n	8003400 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80033d4:	f043 0302 	orr.w	r3, r3, #2
 80033d8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033f6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80033fe:	e00b      	b.n	8003418 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003404:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003410:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800341e:	461a      	mov	r2, r3
 8003420:	2300      	movs	r3, #0
 8003422:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003424:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003428:	2b01      	cmp	r3, #1
 800342a:	d10d      	bne.n	8003448 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800342c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003430:	2b00      	cmp	r3, #0
 8003432:	d104      	bne.n	800343e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003434:	2100      	movs	r1, #0
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f000 f966 	bl	8003708 <USB_SetDevSpeed>
 800343c:	e008      	b.n	8003450 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800343e:	2101      	movs	r1, #1
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 f961 	bl	8003708 <USB_SetDevSpeed>
 8003446:	e003      	b.n	8003450 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003448:	2103      	movs	r1, #3
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f95c 	bl	8003708 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003450:	2110      	movs	r1, #16
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f8fa 	bl	800364c <USB_FlushTxFifo>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f923 	bl	80036ae <USB_FlushRxFifo>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003478:	461a      	mov	r2, r3
 800347a:	2300      	movs	r3, #0
 800347c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003484:	461a      	mov	r2, r3
 8003486:	2300      	movs	r3, #0
 8003488:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003490:	461a      	mov	r2, r3
 8003492:	2300      	movs	r3, #0
 8003494:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
 800349a:	e043      	b.n	8003524 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	015a      	lsls	r2, r3, #5
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80034ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034b2:	d118      	bne.n	80034e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10a      	bne.n	80034d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	015a      	lsls	r2, r3, #5
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	4413      	add	r3, r2
 80034c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034c6:	461a      	mov	r2, r3
 80034c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	e013      	b.n	80034f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034dc:	461a      	mov	r2, r3
 80034de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	e008      	b.n	80034f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	015a      	lsls	r2, r3, #5
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	4413      	add	r3, r2
 80034ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034f2:	461a      	mov	r2, r3
 80034f4:	2300      	movs	r3, #0
 80034f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	015a      	lsls	r2, r3, #5
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4413      	add	r3, r2
 8003500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003504:	461a      	mov	r2, r3
 8003506:	2300      	movs	r3, #0
 8003508:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	015a      	lsls	r2, r3, #5
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4413      	add	r3, r2
 8003512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003516:	461a      	mov	r2, r3
 8003518:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800351c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	3301      	adds	r3, #1
 8003522:	613b      	str	r3, [r7, #16]
 8003524:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003528:	461a      	mov	r2, r3
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4293      	cmp	r3, r2
 800352e:	d3b5      	bcc.n	800349c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
 8003534:	e043      	b.n	80035be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	015a      	lsls	r2, r3, #5
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	4413      	add	r3, r2
 800353e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003548:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800354c:	d118      	bne.n	8003580 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	015a      	lsls	r2, r3, #5
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	4413      	add	r3, r2
 800355c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003560:	461a      	mov	r2, r3
 8003562:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	e013      	b.n	8003592 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	015a      	lsls	r2, r3, #5
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4413      	add	r3, r2
 8003572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003576:	461a      	mov	r2, r3
 8003578:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800357c:	6013      	str	r3, [r2, #0]
 800357e:	e008      	b.n	8003592 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4413      	add	r3, r2
 8003588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800358c:	461a      	mov	r2, r3
 800358e:	2300      	movs	r3, #0
 8003590:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	015a      	lsls	r2, r3, #5
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	4413      	add	r3, r2
 800359a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800359e:	461a      	mov	r2, r3
 80035a0:	2300      	movs	r3, #0
 80035a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	015a      	lsls	r2, r3, #5
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035b0:	461a      	mov	r2, r3
 80035b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80035b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	3301      	adds	r3, #1
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80035c2:	461a      	mov	r2, r3
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d3b5      	bcc.n	8003536 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80035ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80035ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d105      	bne.n	8003600 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	f043 0210 	orr.w	r2, r3, #16
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	699a      	ldr	r2, [r3, #24]
 8003604:	4b10      	ldr	r3, [pc, #64]	@ (8003648 <USB_DevInit+0x2c4>)
 8003606:	4313      	orrs	r3, r2
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800360c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f043 0208 	orr.w	r2, r3, #8
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003620:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003624:	2b01      	cmp	r3, #1
 8003626:	d107      	bne.n	8003638 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003630:	f043 0304 	orr.w	r3, r3, #4
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003638:	7dfb      	ldrb	r3, [r7, #23]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003644:	b004      	add	sp, #16
 8003646:	4770      	bx	lr
 8003648:	803c3800 	.word	0x803c3800

0800364c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	3301      	adds	r3, #1
 800365e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003666:	d901      	bls.n	800366c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e01b      	b.n	80036a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	daf2      	bge.n	800365a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	019b      	lsls	r3, r3, #6
 800367c:	f043 0220 	orr.w	r2, r3, #32
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3301      	adds	r3, #1
 8003688:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003690:	d901      	bls.n	8003696 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e006      	b.n	80036a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	f003 0320 	and.w	r3, r3, #32
 800369e:	2b20      	cmp	r3, #32
 80036a0:	d0f0      	beq.n	8003684 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr

080036ae <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b085      	sub	sp, #20
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	3301      	adds	r3, #1
 80036be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80036c6:	d901      	bls.n	80036cc <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e018      	b.n	80036fe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	daf2      	bge.n	80036ba <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2210      	movs	r2, #16
 80036dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3301      	adds	r3, #1
 80036e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80036ea:	d901      	bls.n	80036f0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e006      	b.n	80036fe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	f003 0310 	and.w	r3, r3, #16
 80036f8:	2b10      	cmp	r3, #16
 80036fa:	d0f0      	beq.n	80036de <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	78fb      	ldrb	r3, [r7, #3]
 8003722:	68f9      	ldr	r1, [r7, #12]
 8003724:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003728:	4313      	orrs	r3, r2
 800372a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003752:	f023 0303 	bic.w	r3, r3, #3
 8003756:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003766:	f043 0302 	orr.w	r3, r3, #2
 800376a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr

08003778 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	f003 0301 	and.w	r3, r3, #1
}
 8003788:	4618      	mov	r0, r3
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	bc80      	pop	{r7}
 8003790:	4770      	bx	lr

08003792 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003792:	b480      	push	{r7}
 8003794:	b085      	sub	sp, #20
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	3301      	adds	r3, #1
 80037a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80037aa:	d901      	bls.n	80037b0 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e01b      	b.n	80037e8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	daf2      	bge.n	800379e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	f043 0201 	orr.w	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3301      	adds	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80037d4:	d901      	bls.n	80037da <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e006      	b.n	80037e8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d0f0      	beq.n	80037c8 <USB_CoreReset+0x36>

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr
	...

080037f4 <sniprintf>:
 80037f4:	b40c      	push	{r2, r3}
 80037f6:	b530      	push	{r4, r5, lr}
 80037f8:	4b18      	ldr	r3, [pc, #96]	@ (800385c <sniprintf+0x68>)
 80037fa:	1e0c      	subs	r4, r1, #0
 80037fc:	681d      	ldr	r5, [r3, #0]
 80037fe:	b09d      	sub	sp, #116	@ 0x74
 8003800:	da08      	bge.n	8003814 <sniprintf+0x20>
 8003802:	238b      	movs	r3, #139	@ 0x8b
 8003804:	f04f 30ff 	mov.w	r0, #4294967295
 8003808:	602b      	str	r3, [r5, #0]
 800380a:	b01d      	add	sp, #116	@ 0x74
 800380c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003810:	b002      	add	sp, #8
 8003812:	4770      	bx	lr
 8003814:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003818:	f8ad 3014 	strh.w	r3, [sp, #20]
 800381c:	f04f 0300 	mov.w	r3, #0
 8003820:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003822:	bf0c      	ite	eq
 8003824:	4623      	moveq	r3, r4
 8003826:	f104 33ff 	addne.w	r3, r4, #4294967295
 800382a:	9304      	str	r3, [sp, #16]
 800382c:	9307      	str	r3, [sp, #28]
 800382e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003832:	9002      	str	r0, [sp, #8]
 8003834:	9006      	str	r0, [sp, #24]
 8003836:	f8ad 3016 	strh.w	r3, [sp, #22]
 800383a:	4628      	mov	r0, r5
 800383c:	ab21      	add	r3, sp, #132	@ 0x84
 800383e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003840:	a902      	add	r1, sp, #8
 8003842:	9301      	str	r3, [sp, #4]
 8003844:	f000 f992 	bl	8003b6c <_svfiprintf_r>
 8003848:	1c43      	adds	r3, r0, #1
 800384a:	bfbc      	itt	lt
 800384c:	238b      	movlt	r3, #139	@ 0x8b
 800384e:	602b      	strlt	r3, [r5, #0]
 8003850:	2c00      	cmp	r4, #0
 8003852:	d0da      	beq.n	800380a <sniprintf+0x16>
 8003854:	2200      	movs	r2, #0
 8003856:	9b02      	ldr	r3, [sp, #8]
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e7d6      	b.n	800380a <sniprintf+0x16>
 800385c:	20000018 	.word	0x20000018

08003860 <memset>:
 8003860:	4603      	mov	r3, r0
 8003862:	4402      	add	r2, r0
 8003864:	4293      	cmp	r3, r2
 8003866:	d100      	bne.n	800386a <memset+0xa>
 8003868:	4770      	bx	lr
 800386a:	f803 1b01 	strb.w	r1, [r3], #1
 800386e:	e7f9      	b.n	8003864 <memset+0x4>

08003870 <__errno>:
 8003870:	4b01      	ldr	r3, [pc, #4]	@ (8003878 <__errno+0x8>)
 8003872:	6818      	ldr	r0, [r3, #0]
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	20000018 	.word	0x20000018

0800387c <__libc_init_array>:
 800387c:	b570      	push	{r4, r5, r6, lr}
 800387e:	2600      	movs	r6, #0
 8003880:	4d0c      	ldr	r5, [pc, #48]	@ (80038b4 <__libc_init_array+0x38>)
 8003882:	4c0d      	ldr	r4, [pc, #52]	@ (80038b8 <__libc_init_array+0x3c>)
 8003884:	1b64      	subs	r4, r4, r5
 8003886:	10a4      	asrs	r4, r4, #2
 8003888:	42a6      	cmp	r6, r4
 800388a:	d109      	bne.n	80038a0 <__libc_init_array+0x24>
 800388c:	f000 fc76 	bl	800417c <_init>
 8003890:	2600      	movs	r6, #0
 8003892:	4d0a      	ldr	r5, [pc, #40]	@ (80038bc <__libc_init_array+0x40>)
 8003894:	4c0a      	ldr	r4, [pc, #40]	@ (80038c0 <__libc_init_array+0x44>)
 8003896:	1b64      	subs	r4, r4, r5
 8003898:	10a4      	asrs	r4, r4, #2
 800389a:	42a6      	cmp	r6, r4
 800389c:	d105      	bne.n	80038aa <__libc_init_array+0x2e>
 800389e:	bd70      	pop	{r4, r5, r6, pc}
 80038a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038a4:	4798      	blx	r3
 80038a6:	3601      	adds	r6, #1
 80038a8:	e7ee      	b.n	8003888 <__libc_init_array+0xc>
 80038aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80038ae:	4798      	blx	r3
 80038b0:	3601      	adds	r6, #1
 80038b2:	e7f2      	b.n	800389a <__libc_init_array+0x1e>
 80038b4:	0800421c 	.word	0x0800421c
 80038b8:	0800421c 	.word	0x0800421c
 80038bc:	0800421c 	.word	0x0800421c
 80038c0:	08004220 	.word	0x08004220

080038c4 <__retarget_lock_acquire_recursive>:
 80038c4:	4770      	bx	lr

080038c6 <__retarget_lock_release_recursive>:
 80038c6:	4770      	bx	lr

080038c8 <_free_r>:
 80038c8:	b538      	push	{r3, r4, r5, lr}
 80038ca:	4605      	mov	r5, r0
 80038cc:	2900      	cmp	r1, #0
 80038ce:	d040      	beq.n	8003952 <_free_r+0x8a>
 80038d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038d4:	1f0c      	subs	r4, r1, #4
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	bfb8      	it	lt
 80038da:	18e4      	addlt	r4, r4, r3
 80038dc:	f000 f8de 	bl	8003a9c <__malloc_lock>
 80038e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003954 <_free_r+0x8c>)
 80038e2:	6813      	ldr	r3, [r2, #0]
 80038e4:	b933      	cbnz	r3, 80038f4 <_free_r+0x2c>
 80038e6:	6063      	str	r3, [r4, #4]
 80038e8:	6014      	str	r4, [r2, #0]
 80038ea:	4628      	mov	r0, r5
 80038ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038f0:	f000 b8da 	b.w	8003aa8 <__malloc_unlock>
 80038f4:	42a3      	cmp	r3, r4
 80038f6:	d908      	bls.n	800390a <_free_r+0x42>
 80038f8:	6820      	ldr	r0, [r4, #0]
 80038fa:	1821      	adds	r1, r4, r0
 80038fc:	428b      	cmp	r3, r1
 80038fe:	bf01      	itttt	eq
 8003900:	6819      	ldreq	r1, [r3, #0]
 8003902:	685b      	ldreq	r3, [r3, #4]
 8003904:	1809      	addeq	r1, r1, r0
 8003906:	6021      	streq	r1, [r4, #0]
 8003908:	e7ed      	b.n	80038e6 <_free_r+0x1e>
 800390a:	461a      	mov	r2, r3
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	b10b      	cbz	r3, 8003914 <_free_r+0x4c>
 8003910:	42a3      	cmp	r3, r4
 8003912:	d9fa      	bls.n	800390a <_free_r+0x42>
 8003914:	6811      	ldr	r1, [r2, #0]
 8003916:	1850      	adds	r0, r2, r1
 8003918:	42a0      	cmp	r0, r4
 800391a:	d10b      	bne.n	8003934 <_free_r+0x6c>
 800391c:	6820      	ldr	r0, [r4, #0]
 800391e:	4401      	add	r1, r0
 8003920:	1850      	adds	r0, r2, r1
 8003922:	4283      	cmp	r3, r0
 8003924:	6011      	str	r1, [r2, #0]
 8003926:	d1e0      	bne.n	80038ea <_free_r+0x22>
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	4408      	add	r0, r1
 800392e:	6010      	str	r0, [r2, #0]
 8003930:	6053      	str	r3, [r2, #4]
 8003932:	e7da      	b.n	80038ea <_free_r+0x22>
 8003934:	d902      	bls.n	800393c <_free_r+0x74>
 8003936:	230c      	movs	r3, #12
 8003938:	602b      	str	r3, [r5, #0]
 800393a:	e7d6      	b.n	80038ea <_free_r+0x22>
 800393c:	6820      	ldr	r0, [r4, #0]
 800393e:	1821      	adds	r1, r4, r0
 8003940:	428b      	cmp	r3, r1
 8003942:	bf01      	itttt	eq
 8003944:	6819      	ldreq	r1, [r3, #0]
 8003946:	685b      	ldreq	r3, [r3, #4]
 8003948:	1809      	addeq	r1, r1, r0
 800394a:	6021      	streq	r1, [r4, #0]
 800394c:	6063      	str	r3, [r4, #4]
 800394e:	6054      	str	r4, [r2, #4]
 8003950:	e7cb      	b.n	80038ea <_free_r+0x22>
 8003952:	bd38      	pop	{r3, r4, r5, pc}
 8003954:	2000079c 	.word	0x2000079c

08003958 <sbrk_aligned>:
 8003958:	b570      	push	{r4, r5, r6, lr}
 800395a:	4e0f      	ldr	r6, [pc, #60]	@ (8003998 <sbrk_aligned+0x40>)
 800395c:	460c      	mov	r4, r1
 800395e:	6831      	ldr	r1, [r6, #0]
 8003960:	4605      	mov	r5, r0
 8003962:	b911      	cbnz	r1, 800396a <sbrk_aligned+0x12>
 8003964:	f000 fba8 	bl	80040b8 <_sbrk_r>
 8003968:	6030      	str	r0, [r6, #0]
 800396a:	4621      	mov	r1, r4
 800396c:	4628      	mov	r0, r5
 800396e:	f000 fba3 	bl	80040b8 <_sbrk_r>
 8003972:	1c43      	adds	r3, r0, #1
 8003974:	d103      	bne.n	800397e <sbrk_aligned+0x26>
 8003976:	f04f 34ff 	mov.w	r4, #4294967295
 800397a:	4620      	mov	r0, r4
 800397c:	bd70      	pop	{r4, r5, r6, pc}
 800397e:	1cc4      	adds	r4, r0, #3
 8003980:	f024 0403 	bic.w	r4, r4, #3
 8003984:	42a0      	cmp	r0, r4
 8003986:	d0f8      	beq.n	800397a <sbrk_aligned+0x22>
 8003988:	1a21      	subs	r1, r4, r0
 800398a:	4628      	mov	r0, r5
 800398c:	f000 fb94 	bl	80040b8 <_sbrk_r>
 8003990:	3001      	adds	r0, #1
 8003992:	d1f2      	bne.n	800397a <sbrk_aligned+0x22>
 8003994:	e7ef      	b.n	8003976 <sbrk_aligned+0x1e>
 8003996:	bf00      	nop
 8003998:	20000798 	.word	0x20000798

0800399c <_malloc_r>:
 800399c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039a0:	1ccd      	adds	r5, r1, #3
 80039a2:	f025 0503 	bic.w	r5, r5, #3
 80039a6:	3508      	adds	r5, #8
 80039a8:	2d0c      	cmp	r5, #12
 80039aa:	bf38      	it	cc
 80039ac:	250c      	movcc	r5, #12
 80039ae:	2d00      	cmp	r5, #0
 80039b0:	4606      	mov	r6, r0
 80039b2:	db01      	blt.n	80039b8 <_malloc_r+0x1c>
 80039b4:	42a9      	cmp	r1, r5
 80039b6:	d904      	bls.n	80039c2 <_malloc_r+0x26>
 80039b8:	230c      	movs	r3, #12
 80039ba:	6033      	str	r3, [r6, #0]
 80039bc:	2000      	movs	r0, #0
 80039be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a98 <_malloc_r+0xfc>
 80039c6:	f000 f869 	bl	8003a9c <__malloc_lock>
 80039ca:	f8d8 3000 	ldr.w	r3, [r8]
 80039ce:	461c      	mov	r4, r3
 80039d0:	bb44      	cbnz	r4, 8003a24 <_malloc_r+0x88>
 80039d2:	4629      	mov	r1, r5
 80039d4:	4630      	mov	r0, r6
 80039d6:	f7ff ffbf 	bl	8003958 <sbrk_aligned>
 80039da:	1c43      	adds	r3, r0, #1
 80039dc:	4604      	mov	r4, r0
 80039de:	d158      	bne.n	8003a92 <_malloc_r+0xf6>
 80039e0:	f8d8 4000 	ldr.w	r4, [r8]
 80039e4:	4627      	mov	r7, r4
 80039e6:	2f00      	cmp	r7, #0
 80039e8:	d143      	bne.n	8003a72 <_malloc_r+0xd6>
 80039ea:	2c00      	cmp	r4, #0
 80039ec:	d04b      	beq.n	8003a86 <_malloc_r+0xea>
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	4639      	mov	r1, r7
 80039f2:	4630      	mov	r0, r6
 80039f4:	eb04 0903 	add.w	r9, r4, r3
 80039f8:	f000 fb5e 	bl	80040b8 <_sbrk_r>
 80039fc:	4581      	cmp	r9, r0
 80039fe:	d142      	bne.n	8003a86 <_malloc_r+0xea>
 8003a00:	6821      	ldr	r1, [r4, #0]
 8003a02:	4630      	mov	r0, r6
 8003a04:	1a6d      	subs	r5, r5, r1
 8003a06:	4629      	mov	r1, r5
 8003a08:	f7ff ffa6 	bl	8003958 <sbrk_aligned>
 8003a0c:	3001      	adds	r0, #1
 8003a0e:	d03a      	beq.n	8003a86 <_malloc_r+0xea>
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	442b      	add	r3, r5
 8003a14:	6023      	str	r3, [r4, #0]
 8003a16:	f8d8 3000 	ldr.w	r3, [r8]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	bb62      	cbnz	r2, 8003a78 <_malloc_r+0xdc>
 8003a1e:	f8c8 7000 	str.w	r7, [r8]
 8003a22:	e00f      	b.n	8003a44 <_malloc_r+0xa8>
 8003a24:	6822      	ldr	r2, [r4, #0]
 8003a26:	1b52      	subs	r2, r2, r5
 8003a28:	d420      	bmi.n	8003a6c <_malloc_r+0xd0>
 8003a2a:	2a0b      	cmp	r2, #11
 8003a2c:	d917      	bls.n	8003a5e <_malloc_r+0xc2>
 8003a2e:	1961      	adds	r1, r4, r5
 8003a30:	42a3      	cmp	r3, r4
 8003a32:	6025      	str	r5, [r4, #0]
 8003a34:	bf18      	it	ne
 8003a36:	6059      	strne	r1, [r3, #4]
 8003a38:	6863      	ldr	r3, [r4, #4]
 8003a3a:	bf08      	it	eq
 8003a3c:	f8c8 1000 	streq.w	r1, [r8]
 8003a40:	5162      	str	r2, [r4, r5]
 8003a42:	604b      	str	r3, [r1, #4]
 8003a44:	4630      	mov	r0, r6
 8003a46:	f000 f82f 	bl	8003aa8 <__malloc_unlock>
 8003a4a:	f104 000b 	add.w	r0, r4, #11
 8003a4e:	1d23      	adds	r3, r4, #4
 8003a50:	f020 0007 	bic.w	r0, r0, #7
 8003a54:	1ac2      	subs	r2, r0, r3
 8003a56:	bf1c      	itt	ne
 8003a58:	1a1b      	subne	r3, r3, r0
 8003a5a:	50a3      	strne	r3, [r4, r2]
 8003a5c:	e7af      	b.n	80039be <_malloc_r+0x22>
 8003a5e:	6862      	ldr	r2, [r4, #4]
 8003a60:	42a3      	cmp	r3, r4
 8003a62:	bf0c      	ite	eq
 8003a64:	f8c8 2000 	streq.w	r2, [r8]
 8003a68:	605a      	strne	r2, [r3, #4]
 8003a6a:	e7eb      	b.n	8003a44 <_malloc_r+0xa8>
 8003a6c:	4623      	mov	r3, r4
 8003a6e:	6864      	ldr	r4, [r4, #4]
 8003a70:	e7ae      	b.n	80039d0 <_malloc_r+0x34>
 8003a72:	463c      	mov	r4, r7
 8003a74:	687f      	ldr	r7, [r7, #4]
 8003a76:	e7b6      	b.n	80039e6 <_malloc_r+0x4a>
 8003a78:	461a      	mov	r2, r3
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	42a3      	cmp	r3, r4
 8003a7e:	d1fb      	bne.n	8003a78 <_malloc_r+0xdc>
 8003a80:	2300      	movs	r3, #0
 8003a82:	6053      	str	r3, [r2, #4]
 8003a84:	e7de      	b.n	8003a44 <_malloc_r+0xa8>
 8003a86:	230c      	movs	r3, #12
 8003a88:	4630      	mov	r0, r6
 8003a8a:	6033      	str	r3, [r6, #0]
 8003a8c:	f000 f80c 	bl	8003aa8 <__malloc_unlock>
 8003a90:	e794      	b.n	80039bc <_malloc_r+0x20>
 8003a92:	6005      	str	r5, [r0, #0]
 8003a94:	e7d6      	b.n	8003a44 <_malloc_r+0xa8>
 8003a96:	bf00      	nop
 8003a98:	2000079c 	.word	0x2000079c

08003a9c <__malloc_lock>:
 8003a9c:	4801      	ldr	r0, [pc, #4]	@ (8003aa4 <__malloc_lock+0x8>)
 8003a9e:	f7ff bf11 	b.w	80038c4 <__retarget_lock_acquire_recursive>
 8003aa2:	bf00      	nop
 8003aa4:	20000794 	.word	0x20000794

08003aa8 <__malloc_unlock>:
 8003aa8:	4801      	ldr	r0, [pc, #4]	@ (8003ab0 <__malloc_unlock+0x8>)
 8003aaa:	f7ff bf0c 	b.w	80038c6 <__retarget_lock_release_recursive>
 8003aae:	bf00      	nop
 8003ab0:	20000794 	.word	0x20000794

08003ab4 <__ssputs_r>:
 8003ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab8:	461f      	mov	r7, r3
 8003aba:	688e      	ldr	r6, [r1, #8]
 8003abc:	4682      	mov	sl, r0
 8003abe:	42be      	cmp	r6, r7
 8003ac0:	460c      	mov	r4, r1
 8003ac2:	4690      	mov	r8, r2
 8003ac4:	680b      	ldr	r3, [r1, #0]
 8003ac6:	d82d      	bhi.n	8003b24 <__ssputs_r+0x70>
 8003ac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003acc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003ad0:	d026      	beq.n	8003b20 <__ssputs_r+0x6c>
 8003ad2:	6965      	ldr	r5, [r4, #20]
 8003ad4:	6909      	ldr	r1, [r1, #16]
 8003ad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ada:	eba3 0901 	sub.w	r9, r3, r1
 8003ade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ae2:	1c7b      	adds	r3, r7, #1
 8003ae4:	444b      	add	r3, r9
 8003ae6:	106d      	asrs	r5, r5, #1
 8003ae8:	429d      	cmp	r5, r3
 8003aea:	bf38      	it	cc
 8003aec:	461d      	movcc	r5, r3
 8003aee:	0553      	lsls	r3, r2, #21
 8003af0:	d527      	bpl.n	8003b42 <__ssputs_r+0x8e>
 8003af2:	4629      	mov	r1, r5
 8003af4:	f7ff ff52 	bl	800399c <_malloc_r>
 8003af8:	4606      	mov	r6, r0
 8003afa:	b360      	cbz	r0, 8003b56 <__ssputs_r+0xa2>
 8003afc:	464a      	mov	r2, r9
 8003afe:	6921      	ldr	r1, [r4, #16]
 8003b00:	f000 faf8 	bl	80040f4 <memcpy>
 8003b04:	89a3      	ldrh	r3, [r4, #12]
 8003b06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b0e:	81a3      	strh	r3, [r4, #12]
 8003b10:	6126      	str	r6, [r4, #16]
 8003b12:	444e      	add	r6, r9
 8003b14:	6026      	str	r6, [r4, #0]
 8003b16:	463e      	mov	r6, r7
 8003b18:	6165      	str	r5, [r4, #20]
 8003b1a:	eba5 0509 	sub.w	r5, r5, r9
 8003b1e:	60a5      	str	r5, [r4, #8]
 8003b20:	42be      	cmp	r6, r7
 8003b22:	d900      	bls.n	8003b26 <__ssputs_r+0x72>
 8003b24:	463e      	mov	r6, r7
 8003b26:	4632      	mov	r2, r6
 8003b28:	4641      	mov	r1, r8
 8003b2a:	6820      	ldr	r0, [r4, #0]
 8003b2c:	f000 faaa 	bl	8004084 <memmove>
 8003b30:	2000      	movs	r0, #0
 8003b32:	68a3      	ldr	r3, [r4, #8]
 8003b34:	1b9b      	subs	r3, r3, r6
 8003b36:	60a3      	str	r3, [r4, #8]
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	4433      	add	r3, r6
 8003b3c:	6023      	str	r3, [r4, #0]
 8003b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b42:	462a      	mov	r2, r5
 8003b44:	f000 fae4 	bl	8004110 <_realloc_r>
 8003b48:	4606      	mov	r6, r0
 8003b4a:	2800      	cmp	r0, #0
 8003b4c:	d1e0      	bne.n	8003b10 <__ssputs_r+0x5c>
 8003b4e:	4650      	mov	r0, sl
 8003b50:	6921      	ldr	r1, [r4, #16]
 8003b52:	f7ff feb9 	bl	80038c8 <_free_r>
 8003b56:	230c      	movs	r3, #12
 8003b58:	f8ca 3000 	str.w	r3, [sl]
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b66:	81a3      	strh	r3, [r4, #12]
 8003b68:	e7e9      	b.n	8003b3e <__ssputs_r+0x8a>
	...

08003b6c <_svfiprintf_r>:
 8003b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b70:	4698      	mov	r8, r3
 8003b72:	898b      	ldrh	r3, [r1, #12]
 8003b74:	4607      	mov	r7, r0
 8003b76:	061b      	lsls	r3, r3, #24
 8003b78:	460d      	mov	r5, r1
 8003b7a:	4614      	mov	r4, r2
 8003b7c:	b09d      	sub	sp, #116	@ 0x74
 8003b7e:	d510      	bpl.n	8003ba2 <_svfiprintf_r+0x36>
 8003b80:	690b      	ldr	r3, [r1, #16]
 8003b82:	b973      	cbnz	r3, 8003ba2 <_svfiprintf_r+0x36>
 8003b84:	2140      	movs	r1, #64	@ 0x40
 8003b86:	f7ff ff09 	bl	800399c <_malloc_r>
 8003b8a:	6028      	str	r0, [r5, #0]
 8003b8c:	6128      	str	r0, [r5, #16]
 8003b8e:	b930      	cbnz	r0, 8003b9e <_svfiprintf_r+0x32>
 8003b90:	230c      	movs	r3, #12
 8003b92:	603b      	str	r3, [r7, #0]
 8003b94:	f04f 30ff 	mov.w	r0, #4294967295
 8003b98:	b01d      	add	sp, #116	@ 0x74
 8003b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b9e:	2340      	movs	r3, #64	@ 0x40
 8003ba0:	616b      	str	r3, [r5, #20]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ba6:	2320      	movs	r3, #32
 8003ba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003bac:	2330      	movs	r3, #48	@ 0x30
 8003bae:	f04f 0901 	mov.w	r9, #1
 8003bb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bb6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003d50 <_svfiprintf_r+0x1e4>
 8003bba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003bbe:	4623      	mov	r3, r4
 8003bc0:	469a      	mov	sl, r3
 8003bc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bc6:	b10a      	cbz	r2, 8003bcc <_svfiprintf_r+0x60>
 8003bc8:	2a25      	cmp	r2, #37	@ 0x25
 8003bca:	d1f9      	bne.n	8003bc0 <_svfiprintf_r+0x54>
 8003bcc:	ebba 0b04 	subs.w	fp, sl, r4
 8003bd0:	d00b      	beq.n	8003bea <_svfiprintf_r+0x7e>
 8003bd2:	465b      	mov	r3, fp
 8003bd4:	4622      	mov	r2, r4
 8003bd6:	4629      	mov	r1, r5
 8003bd8:	4638      	mov	r0, r7
 8003bda:	f7ff ff6b 	bl	8003ab4 <__ssputs_r>
 8003bde:	3001      	adds	r0, #1
 8003be0:	f000 80a7 	beq.w	8003d32 <_svfiprintf_r+0x1c6>
 8003be4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003be6:	445a      	add	r2, fp
 8003be8:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bea:	f89a 3000 	ldrb.w	r3, [sl]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f000 809f 	beq.w	8003d32 <_svfiprintf_r+0x1c6>
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8003bfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bfe:	f10a 0a01 	add.w	sl, sl, #1
 8003c02:	9304      	str	r3, [sp, #16]
 8003c04:	9307      	str	r3, [sp, #28]
 8003c06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c0c:	4654      	mov	r4, sl
 8003c0e:	2205      	movs	r2, #5
 8003c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c14:	484e      	ldr	r0, [pc, #312]	@ (8003d50 <_svfiprintf_r+0x1e4>)
 8003c16:	f000 fa5f 	bl	80040d8 <memchr>
 8003c1a:	9a04      	ldr	r2, [sp, #16]
 8003c1c:	b9d8      	cbnz	r0, 8003c56 <_svfiprintf_r+0xea>
 8003c1e:	06d0      	lsls	r0, r2, #27
 8003c20:	bf44      	itt	mi
 8003c22:	2320      	movmi	r3, #32
 8003c24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c28:	0711      	lsls	r1, r2, #28
 8003c2a:	bf44      	itt	mi
 8003c2c:	232b      	movmi	r3, #43	@ 0x2b
 8003c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c32:	f89a 3000 	ldrb.w	r3, [sl]
 8003c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c38:	d015      	beq.n	8003c66 <_svfiprintf_r+0xfa>
 8003c3a:	4654      	mov	r4, sl
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	f04f 0c0a 	mov.w	ip, #10
 8003c42:	9a07      	ldr	r2, [sp, #28]
 8003c44:	4621      	mov	r1, r4
 8003c46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c4a:	3b30      	subs	r3, #48	@ 0x30
 8003c4c:	2b09      	cmp	r3, #9
 8003c4e:	d94b      	bls.n	8003ce8 <_svfiprintf_r+0x17c>
 8003c50:	b1b0      	cbz	r0, 8003c80 <_svfiprintf_r+0x114>
 8003c52:	9207      	str	r2, [sp, #28]
 8003c54:	e014      	b.n	8003c80 <_svfiprintf_r+0x114>
 8003c56:	eba0 0308 	sub.w	r3, r0, r8
 8003c5a:	fa09 f303 	lsl.w	r3, r9, r3
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	46a2      	mov	sl, r4
 8003c62:	9304      	str	r3, [sp, #16]
 8003c64:	e7d2      	b.n	8003c0c <_svfiprintf_r+0xa0>
 8003c66:	9b03      	ldr	r3, [sp, #12]
 8003c68:	1d19      	adds	r1, r3, #4
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	9103      	str	r1, [sp, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	bfbb      	ittet	lt
 8003c72:	425b      	neglt	r3, r3
 8003c74:	f042 0202 	orrlt.w	r2, r2, #2
 8003c78:	9307      	strge	r3, [sp, #28]
 8003c7a:	9307      	strlt	r3, [sp, #28]
 8003c7c:	bfb8      	it	lt
 8003c7e:	9204      	strlt	r2, [sp, #16]
 8003c80:	7823      	ldrb	r3, [r4, #0]
 8003c82:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c84:	d10a      	bne.n	8003c9c <_svfiprintf_r+0x130>
 8003c86:	7863      	ldrb	r3, [r4, #1]
 8003c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c8a:	d132      	bne.n	8003cf2 <_svfiprintf_r+0x186>
 8003c8c:	9b03      	ldr	r3, [sp, #12]
 8003c8e:	3402      	adds	r4, #2
 8003c90:	1d1a      	adds	r2, r3, #4
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	9203      	str	r2, [sp, #12]
 8003c96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c9a:	9305      	str	r3, [sp, #20]
 8003c9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003d54 <_svfiprintf_r+0x1e8>
 8003ca0:	2203      	movs	r2, #3
 8003ca2:	4650      	mov	r0, sl
 8003ca4:	7821      	ldrb	r1, [r4, #0]
 8003ca6:	f000 fa17 	bl	80040d8 <memchr>
 8003caa:	b138      	cbz	r0, 8003cbc <_svfiprintf_r+0x150>
 8003cac:	2240      	movs	r2, #64	@ 0x40
 8003cae:	9b04      	ldr	r3, [sp, #16]
 8003cb0:	eba0 000a 	sub.w	r0, r0, sl
 8003cb4:	4082      	lsls	r2, r0
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	3401      	adds	r4, #1
 8003cba:	9304      	str	r3, [sp, #16]
 8003cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cc0:	2206      	movs	r2, #6
 8003cc2:	4825      	ldr	r0, [pc, #148]	@ (8003d58 <_svfiprintf_r+0x1ec>)
 8003cc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003cc8:	f000 fa06 	bl	80040d8 <memchr>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d036      	beq.n	8003d3e <_svfiprintf_r+0x1d2>
 8003cd0:	4b22      	ldr	r3, [pc, #136]	@ (8003d5c <_svfiprintf_r+0x1f0>)
 8003cd2:	bb1b      	cbnz	r3, 8003d1c <_svfiprintf_r+0x1b0>
 8003cd4:	9b03      	ldr	r3, [sp, #12]
 8003cd6:	3307      	adds	r3, #7
 8003cd8:	f023 0307 	bic.w	r3, r3, #7
 8003cdc:	3308      	adds	r3, #8
 8003cde:	9303      	str	r3, [sp, #12]
 8003ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ce2:	4433      	add	r3, r6
 8003ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ce6:	e76a      	b.n	8003bbe <_svfiprintf_r+0x52>
 8003ce8:	460c      	mov	r4, r1
 8003cea:	2001      	movs	r0, #1
 8003cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cf0:	e7a8      	b.n	8003c44 <_svfiprintf_r+0xd8>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f04f 0c0a 	mov.w	ip, #10
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	3401      	adds	r4, #1
 8003cfc:	9305      	str	r3, [sp, #20]
 8003cfe:	4620      	mov	r0, r4
 8003d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d04:	3a30      	subs	r2, #48	@ 0x30
 8003d06:	2a09      	cmp	r2, #9
 8003d08:	d903      	bls.n	8003d12 <_svfiprintf_r+0x1a6>
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0c6      	beq.n	8003c9c <_svfiprintf_r+0x130>
 8003d0e:	9105      	str	r1, [sp, #20]
 8003d10:	e7c4      	b.n	8003c9c <_svfiprintf_r+0x130>
 8003d12:	4604      	mov	r4, r0
 8003d14:	2301      	movs	r3, #1
 8003d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d1a:	e7f0      	b.n	8003cfe <_svfiprintf_r+0x192>
 8003d1c:	ab03      	add	r3, sp, #12
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	462a      	mov	r2, r5
 8003d22:	4638      	mov	r0, r7
 8003d24:	4b0e      	ldr	r3, [pc, #56]	@ (8003d60 <_svfiprintf_r+0x1f4>)
 8003d26:	a904      	add	r1, sp, #16
 8003d28:	f3af 8000 	nop.w
 8003d2c:	1c42      	adds	r2, r0, #1
 8003d2e:	4606      	mov	r6, r0
 8003d30:	d1d6      	bne.n	8003ce0 <_svfiprintf_r+0x174>
 8003d32:	89ab      	ldrh	r3, [r5, #12]
 8003d34:	065b      	lsls	r3, r3, #25
 8003d36:	f53f af2d 	bmi.w	8003b94 <_svfiprintf_r+0x28>
 8003d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d3c:	e72c      	b.n	8003b98 <_svfiprintf_r+0x2c>
 8003d3e:	ab03      	add	r3, sp, #12
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	462a      	mov	r2, r5
 8003d44:	4638      	mov	r0, r7
 8003d46:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <_svfiprintf_r+0x1f4>)
 8003d48:	a904      	add	r1, sp, #16
 8003d4a:	f000 f87d 	bl	8003e48 <_printf_i>
 8003d4e:	e7ed      	b.n	8003d2c <_svfiprintf_r+0x1c0>
 8003d50:	080041e0 	.word	0x080041e0
 8003d54:	080041e6 	.word	0x080041e6
 8003d58:	080041ea 	.word	0x080041ea
 8003d5c:	00000000 	.word	0x00000000
 8003d60:	08003ab5 	.word	0x08003ab5

08003d64 <_printf_common>:
 8003d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d68:	4616      	mov	r6, r2
 8003d6a:	4698      	mov	r8, r3
 8003d6c:	688a      	ldr	r2, [r1, #8]
 8003d6e:	690b      	ldr	r3, [r1, #16]
 8003d70:	4607      	mov	r7, r0
 8003d72:	4293      	cmp	r3, r2
 8003d74:	bfb8      	it	lt
 8003d76:	4613      	movlt	r3, r2
 8003d78:	6033      	str	r3, [r6, #0]
 8003d7a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d7e:	460c      	mov	r4, r1
 8003d80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d84:	b10a      	cbz	r2, 8003d8a <_printf_common+0x26>
 8003d86:	3301      	adds	r3, #1
 8003d88:	6033      	str	r3, [r6, #0]
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	0699      	lsls	r1, r3, #26
 8003d8e:	bf42      	ittt	mi
 8003d90:	6833      	ldrmi	r3, [r6, #0]
 8003d92:	3302      	addmi	r3, #2
 8003d94:	6033      	strmi	r3, [r6, #0]
 8003d96:	6825      	ldr	r5, [r4, #0]
 8003d98:	f015 0506 	ands.w	r5, r5, #6
 8003d9c:	d106      	bne.n	8003dac <_printf_common+0x48>
 8003d9e:	f104 0a19 	add.w	sl, r4, #25
 8003da2:	68e3      	ldr	r3, [r4, #12]
 8003da4:	6832      	ldr	r2, [r6, #0]
 8003da6:	1a9b      	subs	r3, r3, r2
 8003da8:	42ab      	cmp	r3, r5
 8003daa:	dc2b      	bgt.n	8003e04 <_printf_common+0xa0>
 8003dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003db0:	6822      	ldr	r2, [r4, #0]
 8003db2:	3b00      	subs	r3, #0
 8003db4:	bf18      	it	ne
 8003db6:	2301      	movne	r3, #1
 8003db8:	0692      	lsls	r2, r2, #26
 8003dba:	d430      	bmi.n	8003e1e <_printf_common+0xba>
 8003dbc:	4641      	mov	r1, r8
 8003dbe:	4638      	mov	r0, r7
 8003dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003dc4:	47c8      	blx	r9
 8003dc6:	3001      	adds	r0, #1
 8003dc8:	d023      	beq.n	8003e12 <_printf_common+0xae>
 8003dca:	6823      	ldr	r3, [r4, #0]
 8003dcc:	6922      	ldr	r2, [r4, #16]
 8003dce:	f003 0306 	and.w	r3, r3, #6
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	bf14      	ite	ne
 8003dd6:	2500      	movne	r5, #0
 8003dd8:	6833      	ldreq	r3, [r6, #0]
 8003dda:	f04f 0600 	mov.w	r6, #0
 8003dde:	bf08      	it	eq
 8003de0:	68e5      	ldreq	r5, [r4, #12]
 8003de2:	f104 041a 	add.w	r4, r4, #26
 8003de6:	bf08      	it	eq
 8003de8:	1aed      	subeq	r5, r5, r3
 8003dea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003dee:	bf08      	it	eq
 8003df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003df4:	4293      	cmp	r3, r2
 8003df6:	bfc4      	itt	gt
 8003df8:	1a9b      	subgt	r3, r3, r2
 8003dfa:	18ed      	addgt	r5, r5, r3
 8003dfc:	42b5      	cmp	r5, r6
 8003dfe:	d11a      	bne.n	8003e36 <_printf_common+0xd2>
 8003e00:	2000      	movs	r0, #0
 8003e02:	e008      	b.n	8003e16 <_printf_common+0xb2>
 8003e04:	2301      	movs	r3, #1
 8003e06:	4652      	mov	r2, sl
 8003e08:	4641      	mov	r1, r8
 8003e0a:	4638      	mov	r0, r7
 8003e0c:	47c8      	blx	r9
 8003e0e:	3001      	adds	r0, #1
 8003e10:	d103      	bne.n	8003e1a <_printf_common+0xb6>
 8003e12:	f04f 30ff 	mov.w	r0, #4294967295
 8003e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e1a:	3501      	adds	r5, #1
 8003e1c:	e7c1      	b.n	8003da2 <_printf_common+0x3e>
 8003e1e:	2030      	movs	r0, #48	@ 0x30
 8003e20:	18e1      	adds	r1, r4, r3
 8003e22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e26:	1c5a      	adds	r2, r3, #1
 8003e28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e2c:	4422      	add	r2, r4
 8003e2e:	3302      	adds	r3, #2
 8003e30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e34:	e7c2      	b.n	8003dbc <_printf_common+0x58>
 8003e36:	2301      	movs	r3, #1
 8003e38:	4622      	mov	r2, r4
 8003e3a:	4641      	mov	r1, r8
 8003e3c:	4638      	mov	r0, r7
 8003e3e:	47c8      	blx	r9
 8003e40:	3001      	adds	r0, #1
 8003e42:	d0e6      	beq.n	8003e12 <_printf_common+0xae>
 8003e44:	3601      	adds	r6, #1
 8003e46:	e7d9      	b.n	8003dfc <_printf_common+0x98>

08003e48 <_printf_i>:
 8003e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e4c:	7e0f      	ldrb	r7, [r1, #24]
 8003e4e:	4691      	mov	r9, r2
 8003e50:	2f78      	cmp	r7, #120	@ 0x78
 8003e52:	4680      	mov	r8, r0
 8003e54:	460c      	mov	r4, r1
 8003e56:	469a      	mov	sl, r3
 8003e58:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e5e:	d807      	bhi.n	8003e70 <_printf_i+0x28>
 8003e60:	2f62      	cmp	r7, #98	@ 0x62
 8003e62:	d80a      	bhi.n	8003e7a <_printf_i+0x32>
 8003e64:	2f00      	cmp	r7, #0
 8003e66:	f000 80d1 	beq.w	800400c <_printf_i+0x1c4>
 8003e6a:	2f58      	cmp	r7, #88	@ 0x58
 8003e6c:	f000 80b8 	beq.w	8003fe0 <_printf_i+0x198>
 8003e70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e78:	e03a      	b.n	8003ef0 <_printf_i+0xa8>
 8003e7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e7e:	2b15      	cmp	r3, #21
 8003e80:	d8f6      	bhi.n	8003e70 <_printf_i+0x28>
 8003e82:	a101      	add	r1, pc, #4	@ (adr r1, 8003e88 <_printf_i+0x40>)
 8003e84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e88:	08003ee1 	.word	0x08003ee1
 8003e8c:	08003ef5 	.word	0x08003ef5
 8003e90:	08003e71 	.word	0x08003e71
 8003e94:	08003e71 	.word	0x08003e71
 8003e98:	08003e71 	.word	0x08003e71
 8003e9c:	08003e71 	.word	0x08003e71
 8003ea0:	08003ef5 	.word	0x08003ef5
 8003ea4:	08003e71 	.word	0x08003e71
 8003ea8:	08003e71 	.word	0x08003e71
 8003eac:	08003e71 	.word	0x08003e71
 8003eb0:	08003e71 	.word	0x08003e71
 8003eb4:	08003ff3 	.word	0x08003ff3
 8003eb8:	08003f1f 	.word	0x08003f1f
 8003ebc:	08003fad 	.word	0x08003fad
 8003ec0:	08003e71 	.word	0x08003e71
 8003ec4:	08003e71 	.word	0x08003e71
 8003ec8:	08004015 	.word	0x08004015
 8003ecc:	08003e71 	.word	0x08003e71
 8003ed0:	08003f1f 	.word	0x08003f1f
 8003ed4:	08003e71 	.word	0x08003e71
 8003ed8:	08003e71 	.word	0x08003e71
 8003edc:	08003fb5 	.word	0x08003fb5
 8003ee0:	6833      	ldr	r3, [r6, #0]
 8003ee2:	1d1a      	adds	r2, r3, #4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6032      	str	r2, [r6, #0]
 8003ee8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003eec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e09c      	b.n	800402e <_printf_i+0x1e6>
 8003ef4:	6833      	ldr	r3, [r6, #0]
 8003ef6:	6820      	ldr	r0, [r4, #0]
 8003ef8:	1d19      	adds	r1, r3, #4
 8003efa:	6031      	str	r1, [r6, #0]
 8003efc:	0606      	lsls	r6, r0, #24
 8003efe:	d501      	bpl.n	8003f04 <_printf_i+0xbc>
 8003f00:	681d      	ldr	r5, [r3, #0]
 8003f02:	e003      	b.n	8003f0c <_printf_i+0xc4>
 8003f04:	0645      	lsls	r5, r0, #25
 8003f06:	d5fb      	bpl.n	8003f00 <_printf_i+0xb8>
 8003f08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f0c:	2d00      	cmp	r5, #0
 8003f0e:	da03      	bge.n	8003f18 <_printf_i+0xd0>
 8003f10:	232d      	movs	r3, #45	@ 0x2d
 8003f12:	426d      	negs	r5, r5
 8003f14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f18:	230a      	movs	r3, #10
 8003f1a:	4858      	ldr	r0, [pc, #352]	@ (800407c <_printf_i+0x234>)
 8003f1c:	e011      	b.n	8003f42 <_printf_i+0xfa>
 8003f1e:	6821      	ldr	r1, [r4, #0]
 8003f20:	6833      	ldr	r3, [r6, #0]
 8003f22:	0608      	lsls	r0, r1, #24
 8003f24:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f28:	d402      	bmi.n	8003f30 <_printf_i+0xe8>
 8003f2a:	0649      	lsls	r1, r1, #25
 8003f2c:	bf48      	it	mi
 8003f2e:	b2ad      	uxthmi	r5, r5
 8003f30:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f32:	6033      	str	r3, [r6, #0]
 8003f34:	bf14      	ite	ne
 8003f36:	230a      	movne	r3, #10
 8003f38:	2308      	moveq	r3, #8
 8003f3a:	4850      	ldr	r0, [pc, #320]	@ (800407c <_printf_i+0x234>)
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f42:	6866      	ldr	r6, [r4, #4]
 8003f44:	2e00      	cmp	r6, #0
 8003f46:	60a6      	str	r6, [r4, #8]
 8003f48:	db05      	blt.n	8003f56 <_printf_i+0x10e>
 8003f4a:	6821      	ldr	r1, [r4, #0]
 8003f4c:	432e      	orrs	r6, r5
 8003f4e:	f021 0104 	bic.w	r1, r1, #4
 8003f52:	6021      	str	r1, [r4, #0]
 8003f54:	d04b      	beq.n	8003fee <_printf_i+0x1a6>
 8003f56:	4616      	mov	r6, r2
 8003f58:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f5c:	fb03 5711 	mls	r7, r3, r1, r5
 8003f60:	5dc7      	ldrb	r7, [r0, r7]
 8003f62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f66:	462f      	mov	r7, r5
 8003f68:	42bb      	cmp	r3, r7
 8003f6a:	460d      	mov	r5, r1
 8003f6c:	d9f4      	bls.n	8003f58 <_printf_i+0x110>
 8003f6e:	2b08      	cmp	r3, #8
 8003f70:	d10b      	bne.n	8003f8a <_printf_i+0x142>
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	07df      	lsls	r7, r3, #31
 8003f76:	d508      	bpl.n	8003f8a <_printf_i+0x142>
 8003f78:	6923      	ldr	r3, [r4, #16]
 8003f7a:	6861      	ldr	r1, [r4, #4]
 8003f7c:	4299      	cmp	r1, r3
 8003f7e:	bfde      	ittt	le
 8003f80:	2330      	movle	r3, #48	@ 0x30
 8003f82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f8a:	1b92      	subs	r2, r2, r6
 8003f8c:	6122      	str	r2, [r4, #16]
 8003f8e:	464b      	mov	r3, r9
 8003f90:	4621      	mov	r1, r4
 8003f92:	4640      	mov	r0, r8
 8003f94:	f8cd a000 	str.w	sl, [sp]
 8003f98:	aa03      	add	r2, sp, #12
 8003f9a:	f7ff fee3 	bl	8003d64 <_printf_common>
 8003f9e:	3001      	adds	r0, #1
 8003fa0:	d14a      	bne.n	8004038 <_printf_i+0x1f0>
 8003fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa6:	b004      	add	sp, #16
 8003fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	f043 0320 	orr.w	r3, r3, #32
 8003fb2:	6023      	str	r3, [r4, #0]
 8003fb4:	2778      	movs	r7, #120	@ 0x78
 8003fb6:	4832      	ldr	r0, [pc, #200]	@ (8004080 <_printf_i+0x238>)
 8003fb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003fbc:	6823      	ldr	r3, [r4, #0]
 8003fbe:	6831      	ldr	r1, [r6, #0]
 8003fc0:	061f      	lsls	r7, r3, #24
 8003fc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003fc6:	d402      	bmi.n	8003fce <_printf_i+0x186>
 8003fc8:	065f      	lsls	r7, r3, #25
 8003fca:	bf48      	it	mi
 8003fcc:	b2ad      	uxthmi	r5, r5
 8003fce:	6031      	str	r1, [r6, #0]
 8003fd0:	07d9      	lsls	r1, r3, #31
 8003fd2:	bf44      	itt	mi
 8003fd4:	f043 0320 	orrmi.w	r3, r3, #32
 8003fd8:	6023      	strmi	r3, [r4, #0]
 8003fda:	b11d      	cbz	r5, 8003fe4 <_printf_i+0x19c>
 8003fdc:	2310      	movs	r3, #16
 8003fde:	e7ad      	b.n	8003f3c <_printf_i+0xf4>
 8003fe0:	4826      	ldr	r0, [pc, #152]	@ (800407c <_printf_i+0x234>)
 8003fe2:	e7e9      	b.n	8003fb8 <_printf_i+0x170>
 8003fe4:	6823      	ldr	r3, [r4, #0]
 8003fe6:	f023 0320 	bic.w	r3, r3, #32
 8003fea:	6023      	str	r3, [r4, #0]
 8003fec:	e7f6      	b.n	8003fdc <_printf_i+0x194>
 8003fee:	4616      	mov	r6, r2
 8003ff0:	e7bd      	b.n	8003f6e <_printf_i+0x126>
 8003ff2:	6833      	ldr	r3, [r6, #0]
 8003ff4:	6825      	ldr	r5, [r4, #0]
 8003ff6:	1d18      	adds	r0, r3, #4
 8003ff8:	6961      	ldr	r1, [r4, #20]
 8003ffa:	6030      	str	r0, [r6, #0]
 8003ffc:	062e      	lsls	r6, r5, #24
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	d501      	bpl.n	8004006 <_printf_i+0x1be>
 8004002:	6019      	str	r1, [r3, #0]
 8004004:	e002      	b.n	800400c <_printf_i+0x1c4>
 8004006:	0668      	lsls	r0, r5, #25
 8004008:	d5fb      	bpl.n	8004002 <_printf_i+0x1ba>
 800400a:	8019      	strh	r1, [r3, #0]
 800400c:	2300      	movs	r3, #0
 800400e:	4616      	mov	r6, r2
 8004010:	6123      	str	r3, [r4, #16]
 8004012:	e7bc      	b.n	8003f8e <_printf_i+0x146>
 8004014:	6833      	ldr	r3, [r6, #0]
 8004016:	2100      	movs	r1, #0
 8004018:	1d1a      	adds	r2, r3, #4
 800401a:	6032      	str	r2, [r6, #0]
 800401c:	681e      	ldr	r6, [r3, #0]
 800401e:	6862      	ldr	r2, [r4, #4]
 8004020:	4630      	mov	r0, r6
 8004022:	f000 f859 	bl	80040d8 <memchr>
 8004026:	b108      	cbz	r0, 800402c <_printf_i+0x1e4>
 8004028:	1b80      	subs	r0, r0, r6
 800402a:	6060      	str	r0, [r4, #4]
 800402c:	6863      	ldr	r3, [r4, #4]
 800402e:	6123      	str	r3, [r4, #16]
 8004030:	2300      	movs	r3, #0
 8004032:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004036:	e7aa      	b.n	8003f8e <_printf_i+0x146>
 8004038:	4632      	mov	r2, r6
 800403a:	4649      	mov	r1, r9
 800403c:	4640      	mov	r0, r8
 800403e:	6923      	ldr	r3, [r4, #16]
 8004040:	47d0      	blx	sl
 8004042:	3001      	adds	r0, #1
 8004044:	d0ad      	beq.n	8003fa2 <_printf_i+0x15a>
 8004046:	6823      	ldr	r3, [r4, #0]
 8004048:	079b      	lsls	r3, r3, #30
 800404a:	d413      	bmi.n	8004074 <_printf_i+0x22c>
 800404c:	68e0      	ldr	r0, [r4, #12]
 800404e:	9b03      	ldr	r3, [sp, #12]
 8004050:	4298      	cmp	r0, r3
 8004052:	bfb8      	it	lt
 8004054:	4618      	movlt	r0, r3
 8004056:	e7a6      	b.n	8003fa6 <_printf_i+0x15e>
 8004058:	2301      	movs	r3, #1
 800405a:	4632      	mov	r2, r6
 800405c:	4649      	mov	r1, r9
 800405e:	4640      	mov	r0, r8
 8004060:	47d0      	blx	sl
 8004062:	3001      	adds	r0, #1
 8004064:	d09d      	beq.n	8003fa2 <_printf_i+0x15a>
 8004066:	3501      	adds	r5, #1
 8004068:	68e3      	ldr	r3, [r4, #12]
 800406a:	9903      	ldr	r1, [sp, #12]
 800406c:	1a5b      	subs	r3, r3, r1
 800406e:	42ab      	cmp	r3, r5
 8004070:	dcf2      	bgt.n	8004058 <_printf_i+0x210>
 8004072:	e7eb      	b.n	800404c <_printf_i+0x204>
 8004074:	2500      	movs	r5, #0
 8004076:	f104 0619 	add.w	r6, r4, #25
 800407a:	e7f5      	b.n	8004068 <_printf_i+0x220>
 800407c:	080041f1 	.word	0x080041f1
 8004080:	08004202 	.word	0x08004202

08004084 <memmove>:
 8004084:	4288      	cmp	r0, r1
 8004086:	b510      	push	{r4, lr}
 8004088:	eb01 0402 	add.w	r4, r1, r2
 800408c:	d902      	bls.n	8004094 <memmove+0x10>
 800408e:	4284      	cmp	r4, r0
 8004090:	4623      	mov	r3, r4
 8004092:	d807      	bhi.n	80040a4 <memmove+0x20>
 8004094:	1e43      	subs	r3, r0, #1
 8004096:	42a1      	cmp	r1, r4
 8004098:	d008      	beq.n	80040ac <memmove+0x28>
 800409a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800409e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80040a2:	e7f8      	b.n	8004096 <memmove+0x12>
 80040a4:	4601      	mov	r1, r0
 80040a6:	4402      	add	r2, r0
 80040a8:	428a      	cmp	r2, r1
 80040aa:	d100      	bne.n	80040ae <memmove+0x2a>
 80040ac:	bd10      	pop	{r4, pc}
 80040ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80040b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80040b6:	e7f7      	b.n	80040a8 <memmove+0x24>

080040b8 <_sbrk_r>:
 80040b8:	b538      	push	{r3, r4, r5, lr}
 80040ba:	2300      	movs	r3, #0
 80040bc:	4d05      	ldr	r5, [pc, #20]	@ (80040d4 <_sbrk_r+0x1c>)
 80040be:	4604      	mov	r4, r0
 80040c0:	4608      	mov	r0, r1
 80040c2:	602b      	str	r3, [r5, #0]
 80040c4:	f7fc feec 	bl	8000ea0 <_sbrk>
 80040c8:	1c43      	adds	r3, r0, #1
 80040ca:	d102      	bne.n	80040d2 <_sbrk_r+0x1a>
 80040cc:	682b      	ldr	r3, [r5, #0]
 80040ce:	b103      	cbz	r3, 80040d2 <_sbrk_r+0x1a>
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	bd38      	pop	{r3, r4, r5, pc}
 80040d4:	20000790 	.word	0x20000790

080040d8 <memchr>:
 80040d8:	4603      	mov	r3, r0
 80040da:	b510      	push	{r4, lr}
 80040dc:	b2c9      	uxtb	r1, r1
 80040de:	4402      	add	r2, r0
 80040e0:	4293      	cmp	r3, r2
 80040e2:	4618      	mov	r0, r3
 80040e4:	d101      	bne.n	80040ea <memchr+0x12>
 80040e6:	2000      	movs	r0, #0
 80040e8:	e003      	b.n	80040f2 <memchr+0x1a>
 80040ea:	7804      	ldrb	r4, [r0, #0]
 80040ec:	3301      	adds	r3, #1
 80040ee:	428c      	cmp	r4, r1
 80040f0:	d1f6      	bne.n	80040e0 <memchr+0x8>
 80040f2:	bd10      	pop	{r4, pc}

080040f4 <memcpy>:
 80040f4:	440a      	add	r2, r1
 80040f6:	4291      	cmp	r1, r2
 80040f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80040fc:	d100      	bne.n	8004100 <memcpy+0xc>
 80040fe:	4770      	bx	lr
 8004100:	b510      	push	{r4, lr}
 8004102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004106:	4291      	cmp	r1, r2
 8004108:	f803 4f01 	strb.w	r4, [r3, #1]!
 800410c:	d1f9      	bne.n	8004102 <memcpy+0xe>
 800410e:	bd10      	pop	{r4, pc}

08004110 <_realloc_r>:
 8004110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004114:	4607      	mov	r7, r0
 8004116:	4614      	mov	r4, r2
 8004118:	460d      	mov	r5, r1
 800411a:	b921      	cbnz	r1, 8004126 <_realloc_r+0x16>
 800411c:	4611      	mov	r1, r2
 800411e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004122:	f7ff bc3b 	b.w	800399c <_malloc_r>
 8004126:	b92a      	cbnz	r2, 8004134 <_realloc_r+0x24>
 8004128:	f7ff fbce 	bl	80038c8 <_free_r>
 800412c:	4625      	mov	r5, r4
 800412e:	4628      	mov	r0, r5
 8004130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004134:	f000 f81a 	bl	800416c <_malloc_usable_size_r>
 8004138:	4284      	cmp	r4, r0
 800413a:	4606      	mov	r6, r0
 800413c:	d802      	bhi.n	8004144 <_realloc_r+0x34>
 800413e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004142:	d8f4      	bhi.n	800412e <_realloc_r+0x1e>
 8004144:	4621      	mov	r1, r4
 8004146:	4638      	mov	r0, r7
 8004148:	f7ff fc28 	bl	800399c <_malloc_r>
 800414c:	4680      	mov	r8, r0
 800414e:	b908      	cbnz	r0, 8004154 <_realloc_r+0x44>
 8004150:	4645      	mov	r5, r8
 8004152:	e7ec      	b.n	800412e <_realloc_r+0x1e>
 8004154:	42b4      	cmp	r4, r6
 8004156:	4622      	mov	r2, r4
 8004158:	4629      	mov	r1, r5
 800415a:	bf28      	it	cs
 800415c:	4632      	movcs	r2, r6
 800415e:	f7ff ffc9 	bl	80040f4 <memcpy>
 8004162:	4629      	mov	r1, r5
 8004164:	4638      	mov	r0, r7
 8004166:	f7ff fbaf 	bl	80038c8 <_free_r>
 800416a:	e7f1      	b.n	8004150 <_realloc_r+0x40>

0800416c <_malloc_usable_size_r>:
 800416c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004170:	1f18      	subs	r0, r3, #4
 8004172:	2b00      	cmp	r3, #0
 8004174:	bfbc      	itt	lt
 8004176:	580b      	ldrlt	r3, [r1, r0]
 8004178:	18c0      	addlt	r0, r0, r3
 800417a:	4770      	bx	lr

0800417c <_init>:
 800417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800417e:	bf00      	nop
 8004180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004182:	bc08      	pop	{r3}
 8004184:	469e      	mov	lr, r3
 8004186:	4770      	bx	lr

08004188 <_fini>:
 8004188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418a:	bf00      	nop
 800418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800418e:	bc08      	pop	{r3}
 8004190:	469e      	mov	lr, r3
 8004192:	4770      	bx	lr
