\hypertarget{_bit_io_ldd3_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\+Bit\+Io\+Ldd3.h File Reference}
\label{_bit_io_ldd3_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\+Bit\+Io\+Ldd3.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\+Bit\+Io\+Ldd3.\+h}}


The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}G\+P\+I\+O\+\_\+\+P\+D\+D.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
Include dependency graph for Bit\+Io\+Ldd3.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga2cf3db9aac2730f64ec146f0b923f778}{Bit\+Io\+Ldd3\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~0x400\+F\+F0\+C0U
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(\hyperlink{group___p_e___types__module_ga3363bf6b002e650de7e2e03beced3682}{P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd3\+\_\+\+ID}))
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga081e20c8147bdc4089dd42bfe0043aaf}{Bit\+Io\+Ldd3\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga4d7ef868562eca24f6c7f305c72eb969}{Bit\+Io\+Ldd3\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga571fcfe991c653c303926e95b884c718}{Bit\+Io\+Ldd3\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga8dc01519faed95a98b47497a7d6dcdb9}{Bit\+Io\+Ldd3\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_gab39337d26502f9534bb021f6dba6ac30}{Bit\+Io\+Ldd3\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga3f97b8873d6ac636560bbf2f8486adcf}{Bit\+Io\+Ldd3\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___backward___compatibility___symbols_gabaff6b055edb9ba703415d0473b92ca8}{F\+P\+T\+D\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_gaa8205de08f47e3449366f271aa53b0da}{Bit\+Io\+Ldd3\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___p_o_r_t___peripheral_ga7f5a263751543810ebfdbde278383276}{P\+O\+R\+T\+D\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd3__module_ga7dc6d572b529a6f8df8ea6ee6610ddef}{Bit\+Io\+Ldd3\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}~0x02U
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ \hyperlink{group___bit_io_ldd3__module_gaf15a33397436187afce41eff9523414f}{Bit\+Io\+Ldd3\+\_\+\+Init} (\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. \end{DoxyCompactList}\item 
\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} \hyperlink{group___bit_io_ldd3__module_gaf69704b3907d4685c381341b67daf0f2}{Bit\+Io\+Ldd3\+\_\+\+Get\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Returns the input/output value. If the direction is \mbox{[}input\mbox{]} then the input value of the pin is read and returned. If the direction is \mbox{[}output\mbox{]} then the last written value is read and returned (see $<$\+Safe mode$>$=\char`\"{}\char`\"{}$>$ property for limitations). This method cannot be disabled if direction is \mbox{[}input\mbox{]}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd3__module_gad1e5677bb374a68ea95ddac2e5b08503}{Bit\+Io\+Ldd3\+\_\+\+Clr\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Clears (set to zero) the output value. It is equivalent to the \mbox{[}Put\+Val(\+F\+A\+L\+S\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd3__module_ga0db13c2a53c9dc14fa7f51701df5375c}{Bit\+Io\+Ldd3\+\_\+\+Set\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Sets (to one) the output value. It is equivalent to the \mbox{[}Put\+Val(\+T\+R\+U\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd3__module_gaf2f93fab1bcb91f83a96805a4cdec84e}{Bit\+Io\+Ldd3\+\_\+\+Neg\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Negates (inverts) the output value. It is equivalent to the \mbox{[}Put\+Val(!\+Get\+Val())\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. 

\begin{DoxyVersion}{Version}
01.\+03 R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors. 
\end{DoxyVersion}
