

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Fri Apr  8 10:44:04 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.44|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+---------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object|  C Type |
+------------------------+-----+-----+---------+--------------+---------+
|s_axi_AXI_CTRL_AWVALID  |  in |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_AWREADY  | out |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_AWADDR   |  in |    6|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_WVALID   |  in |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_WREADY   | out |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_WDATA    |  in |   32|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_WSTRB    |  in |    4|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_ARVALID  |  in |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_ARREADY  | out |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_ARADDR   |  in |    6|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_RVALID   | out |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_RREADY   |  in |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_RDATA    | out |   32|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_RRESP    | out |    2|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_BVALID   | out |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_BREADY   |  in |    1|  s_axi  |   AXI_CTRL   | pointer |
|s_axi_AXI_CTRL_BRESP    | out |    2|  s_axi  |   AXI_CTRL   | pointer |
+------------------------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.44ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @str) nounwind

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %c, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %b, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: a_read [1/1] 1.00ns
:8  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %a) nounwind

ST_1: b_read [1/1] 1.00ns
:9  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %b) nounwind

ST_1: c_assign [1/1] 2.44ns
:10  %c_assign = add nsw i32 %b_read, %a_read

ST_1: stg_13 [1/1] 1.00ns
:11  call void @_ssdm_op_Write.s_axilite.i32P(i32* %c, i32 %c_assign) nounwind

ST_1: stg_14 [1/1] 0.00ns
:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
