\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {1}Full Design Specification}{3}{section.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}Software / Hardware Partition}{3}{subsection.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.1.1}ROM and BIOS}{3}{subsubsection.1.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.1.2}Floppy Drive and Operating System}{4}{subsubsection.1.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2}Interface Definitions}{4}{subsection.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.2.1}Control Bus}{4}{subsubsection.1.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.2.2}Address Bus}{4}{subsubsection.1.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.2.3}Data Bus}{4}{subsubsection.1.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3}System Block Diagram}{4}{subsection.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.4}Subsystem Definitions}{4}{subsection.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.1}CPU (Intel 8088)}{4}{subsubsection.1.4.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.2}Floppy Drive}{4}{subsubsection.1.4.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.3}Direct Memory Access (Intel 8237A)}{4}{subsubsection.1.4.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.4}BIOS, RAM, and ROM}{4}{subsubsection.1.4.4}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.4.1}BIOS}{4}{paragraph.1.4.4.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.4.2}RAM}{4}{paragraph.1.4.4.2}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.4.3}BIOS}{4}{paragraph.1.4.4.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.5}Keyboard and I/O Interface (Intel 8255)}{5}{subsubsection.1.4.5}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.5.1}Keyboard}{5}{paragraph.1.4.5.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.5.2}I/O Interface (Intel 8255)}{5}{paragraph.1.4.5.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.6}Programmable Interval Timer (Intel 8253)}{5}{subsubsection.1.4.6}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.7}Video (VGA)}{5}{subsubsection.1.4.7}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.8}Speaker (Piezoelectric Speaker)}{5}{subsubsection.1.4.8}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.9}Programmable Interrupt Controller (Intel 8259}{5}{subsubsection.1.4.9}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.10}Timer (Intel 8284)}{5}{subsubsection.1.4.10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.11}Bus Controller (Intel 8288)}{5}{subsubsection.1.4.11}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {1.4.12}Motherboard}{5}{subsubsection.1.4.12}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.1}Motherboard Section 1}{5}{paragraph.1.4.12.1}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.2}Motherboard Section 2}{5}{paragraph.1.4.12.2}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.3}Motherboard Section 3}{5}{paragraph.1.4.12.3}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.4}Motherboard Section 4}{5}{paragraph.1.4.12.4}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.5}Motherboard Section 5}{5}{paragraph.1.4.12.5}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.6}Motherboard Section 6 and 7}{5}{paragraph.1.4.12.6}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.7}Motherboard Section 8}{5}{paragraph.1.4.12.7}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.8}Motherboard Section 9}{5}{paragraph.1.4.12.8}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {1.4.12.9}Motherboard Section 10}{5}{paragraph.1.4.12.9}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Schedule / Management Decisions}{6}{section.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Original Schedule Plan}{6}{subsection.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Revisions Made to Schedule}{6}{subsection.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.1}CPU (Intel 8088)}{6}{subsubsection.2.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.2}Floppy Drive}{6}{subsubsection.2.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.3}Direct Memory Access (Intel 8237A)}{6}{subsubsection.2.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Revised Schedule Plan}{6}{subsection.2.3}}
