{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/51-openroad-fillinsertion/e9_SARSA_nSteps_INDEPENDIENTES.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/51-openroad-fillinsertion/e9_SARSA_nSteps_INDEPENDIENTES.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/52-odb-cellfrequencytables/e9_SARSA_nSteps_INDEPENDIENTES.def",
    "lef": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/58-magic-writelef/e9_SARSA_nSteps_INDEPENDIENTES.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/52-odb-cellfrequencytables/e9_SARSA_nSteps_INDEPENDIENTES.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/51-openroad-fillinsertion/e9_SARSA_nSteps_INDEPENDIENTES.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_tt_025C_1v80/e9_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ss_100C_1v60/e9_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ff_n40C_1v95/e9_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_tt_025C_1v80/e9_SARSA_nSteps_INDEPENDIENTES__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ss_100C_1v60/e9_SARSA_nSteps_INDEPENDIENTES__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ff_n40C_1v95/e9_SARSA_nSteps_INDEPENDIENTES__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_tt_025C_1v80/e9_SARSA_nSteps_INDEPENDIENTES__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ss_100C_1v60/e9_SARSA_nSteps_INDEPENDIENTES__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ff_n40C_1v95/e9_SARSA_nSteps_INDEPENDIENTES__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/53-openroad-rcx/nom/e9_SARSA_nSteps_INDEPENDIENTES.nom.spef",
        "min_*": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/53-openroad-rcx/min/e9_SARSA_nSteps_INDEPENDIENTES.min.spef",
        "max_*": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/53-openroad-rcx/max/e9_SARSA_nSteps_INDEPENDIENTES.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_tt_025C_1v80/e9_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ss_100C_1v60/e9_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ff_n40C_1v95/e9_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_tt_025C_1v80/e9_SARSA_nSteps_INDEPENDIENTES__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ss_100C_1v60/e9_SARSA_nSteps_INDEPENDIENTES__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ff_n40C_1v95/e9_SARSA_nSteps_INDEPENDIENTES__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_tt_025C_1v80/e9_SARSA_nSteps_INDEPENDIENTES__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ss_100C_1v60/e9_SARSA_nSteps_INDEPENDIENTES__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ff_n40C_1v95/e9_SARSA_nSteps_INDEPENDIENTES__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/56-magic-streamout/e9_SARSA_nSteps_INDEPENDIENTES.mag",
    "gds": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/56-magic-streamout/e9_SARSA_nSteps_INDEPENDIENTES.gds",
    "mag_gds": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/56-magic-streamout/e9_SARSA_nSteps_INDEPENDIENTES.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/57-klayout-streamout/e9_SARSA_nSteps_INDEPENDIENTES.klayout.gds",
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/05-yosys-jsonheader/e9_SARSA_nSteps_INDEPENDIENTES.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e9_SARSA_nSteps_INDEPENDIENTES/28-odb-writeverilogheader/e9_SARSA_nSteps_INDEPENDIENTES.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 447,
        "design__inferred_latch__count": 0,
        "design__instance__count": 26,
        "design__instance__area": 86.3328,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.4794405842621927e-06,
        "power__switching__total": 3.605383426474873e-06,
        "power__leakage__total": 2.050482145188326e-10,
        "power__total": 5.085028988105478e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.12159829043413,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.0270908858569685,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.4614730950209935,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.242522009339418,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.987842169358088,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.290766197127431,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 3.986425968827823,
        "timing__setup__ws": 4.237198711830392,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 50.0 50.0",
        "design__core__bbox": "5.52 10.88 44.16 38.08",
        "design__io": 10,
        "design__die__area": 2500,
        "design__core__area": 1051.01,
        "design__instance__count__stdcell": 26,
        "design__instance__area__stdcell": 86.3328,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0821429,
        "design__instance__utilization__stdcell": 0.0821429,
        "design__instance__count__class:inverter": 2,
        "design__instance__count__class:multi_input_combinational_cell": 4,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 96,
        "design__instance__count__class:tap_cell": 12,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 222243,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 204.566,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 18,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 4,
        "route__wirelength__iter:1": 172,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 173,
        "route__drc_errors": 0,
        "route__wirelength": 173,
        "route__vias": 69,
        "route__vias__singlecut": 69,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 26.56,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.1194022692293135,
        "timing__setup__ws__corner:min_tt_025C_1v80": 5.032683745523997,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.456110717660396,
        "timing__setup__ws__corner:min_ss_100C_1v60": 4.252233352455075,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 3.986425968827823,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.294433930015313,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.123555835726512,
        "timing__setup__ws__corner:max_tt_025C_1v80": 5.023924529701187,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.4659965878404595,
        "timing__setup__ws__corner:max_ss_100C_1v60": 4.237198711830392,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 3.9892517085500163,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.288471144026017,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 5.19224e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 4.77187e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.13468e-06,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 4.77187e-06,
        "design_powergrid__voltage__worst": 4.77187e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.79999,
        "design_powergrid__drop__worst": 5.19224e-06,
        "design_powergrid__drop__worst__net:VPWR": 5.19224e-06,
        "design_powergrid__voltage__worst__net:VGND": 4.77187e-06,
        "design_powergrid__drop__worst__net:VGND": 4.77187e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.29e-06,
        "ir__drop__worst": 5.19e-06,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0
    }
}