<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › atmel_serial.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>atmel_serial.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/linux/atmel_serial.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * USART registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef ATMEL_SERIAL_H</span>
<span class="cp">#define ATMEL_SERIAL_H</span>

<span class="cp">#define ATMEL_US_CR		0x00			</span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RSTRX		(1 &lt;&lt;  2)		</span><span class="cm">/* Reset Receiver */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RSTTX		(1 &lt;&lt;  3)		</span><span class="cm">/* Reset Transmitter */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RXEN		(1 &lt;&lt;  4)		</span><span class="cm">/* Receiver Enable */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RXDIS		(1 &lt;&lt;  5)		</span><span class="cm">/* Receiver Disable */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TXEN		(1 &lt;&lt;  6)		</span><span class="cm">/* Transmitter Enable */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TXDIS		(1 &lt;&lt;  7)		</span><span class="cm">/* Transmitter Disable */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RSTSTA		(1 &lt;&lt;  8)		</span><span class="cm">/* Reset Status Bits */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_STTBRK		(1 &lt;&lt;  9)		</span><span class="cm">/* Start Break */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_STPBRK		(1 &lt;&lt; 10)		</span><span class="cm">/* Stop Break */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_STTTO		(1 &lt;&lt; 11)		</span><span class="cm">/* Start Time-out */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_SENDA		(1 &lt;&lt; 12)		</span><span class="cm">/* Send Address */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RSTIT		(1 &lt;&lt; 13)		</span><span class="cm">/* Reset Iterations */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RSTNACK	(1 &lt;&lt; 14)		</span><span class="cm">/* Reset Non Acknowledge */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RETTO		(1 &lt;&lt; 15)		</span><span class="cm">/* Rearm Time-out */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DTREN		(1 &lt;&lt; 16)		</span><span class="cm">/* Data Terminal Ready Enable [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DTRDIS		(1 &lt;&lt; 17)		</span><span class="cm">/* Data Terminal Ready Disable [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RTSEN		(1 &lt;&lt; 18)		</span><span class="cm">/* Request To Send Enable */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RTSDIS		(1 &lt;&lt; 19)		</span><span class="cm">/* Request To Send Disable */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_MR		0x04			</span><span class="cm">/* Mode Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_USMODE		(0xf &lt;&lt;  0)		</span><span class="cm">/* Mode of the USART */</span><span class="cp"></span>
<span class="cp">#define			ATMEL_US_USMODE_NORMAL		0</span>
<span class="cp">#define			ATMEL_US_USMODE_RS485		1</span>
<span class="cp">#define			ATMEL_US_USMODE_HWHS		2</span>
<span class="cp">#define			ATMEL_US_USMODE_MODEM		3</span>
<span class="cp">#define			ATMEL_US_USMODE_ISO7816_T0	4</span>
<span class="cp">#define			ATMEL_US_USMODE_ISO7816_T1	6</span>
<span class="cp">#define			ATMEL_US_USMODE_IRDA		8</span>
<span class="cp">#define		ATMEL_US_USCLKS		(3   &lt;&lt;  4)		</span><span class="cm">/* Clock Selection */</span><span class="cp"></span>
<span class="cp">#define			ATMEL_US_USCLKS_MCK		(0 &lt;&lt;  4)</span>
<span class="cp">#define			ATMEL_US_USCLKS_MCK_DIV8	(1 &lt;&lt;  4)</span>
<span class="cp">#define			ATMEL_US_USCLKS_SCK		(3 &lt;&lt;  4)</span>
<span class="cp">#define		ATMEL_US_CHRL		(3   &lt;&lt;  6)		</span><span class="cm">/* Character Length */</span><span class="cp"></span>
<span class="cp">#define			ATMEL_US_CHRL_5			(0 &lt;&lt;  6)</span>
<span class="cp">#define			ATMEL_US_CHRL_6			(1 &lt;&lt;  6)</span>
<span class="cp">#define			ATMEL_US_CHRL_7			(2 &lt;&lt;  6)</span>
<span class="cp">#define			ATMEL_US_CHRL_8			(3 &lt;&lt;  6)</span>
<span class="cp">#define		ATMEL_US_SYNC		(1 &lt;&lt;  8)		</span><span class="cm">/* Synchronous Mode Select */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_PAR		(7 &lt;&lt;  9)		</span><span class="cm">/* Parity Type */</span><span class="cp"></span>
<span class="cp">#define			ATMEL_US_PAR_EVEN		(0 &lt;&lt;  9)</span>
<span class="cp">#define			ATMEL_US_PAR_ODD		(1 &lt;&lt;  9)</span>
<span class="cp">#define			ATMEL_US_PAR_SPACE		(2 &lt;&lt;  9)</span>
<span class="cp">#define			ATMEL_US_PAR_MARK		(3 &lt;&lt;  9)</span>
<span class="cp">#define			ATMEL_US_PAR_NONE		(4 &lt;&lt;  9)</span>
<span class="cp">#define			ATMEL_US_PAR_MULTI_DROP		(6 &lt;&lt;  9)</span>
<span class="cp">#define		ATMEL_US_NBSTOP		(3 &lt;&lt; 12)		</span><span class="cm">/* Number of Stop Bits */</span><span class="cp"></span>
<span class="cp">#define			ATMEL_US_NBSTOP_1		(0 &lt;&lt; 12)</span>
<span class="cp">#define			ATMEL_US_NBSTOP_1_5		(1 &lt;&lt; 12)</span>
<span class="cp">#define			ATMEL_US_NBSTOP_2		(2 &lt;&lt; 12)</span>
<span class="cp">#define		ATMEL_US_CHMODE		(3 &lt;&lt; 14)		</span><span class="cm">/* Channel Mode */</span><span class="cp"></span>
<span class="cp">#define			ATMEL_US_CHMODE_NORMAL		(0 &lt;&lt; 14)</span>
<span class="cp">#define			ATMEL_US_CHMODE_ECHO		(1 &lt;&lt; 14)</span>
<span class="cp">#define			ATMEL_US_CHMODE_LOC_LOOP	(2 &lt;&lt; 14)</span>
<span class="cp">#define			ATMEL_US_CHMODE_REM_LOOP	(3 &lt;&lt; 14)</span>
<span class="cp">#define		ATMEL_US_MSBF		(1 &lt;&lt; 16)		</span><span class="cm">/* Bit Order */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_MODE9		(1 &lt;&lt; 17)		</span><span class="cm">/* 9-bit Character Length */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_CLKO		(1 &lt;&lt; 18)		</span><span class="cm">/* Clock Output Select */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_OVER		(1 &lt;&lt; 19)		</span><span class="cm">/* Oversampling Mode */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_INACK		(1 &lt;&lt; 20)		</span><span class="cm">/* Inhibit Non Acknowledge */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DSNACK		(1 &lt;&lt; 21)		</span><span class="cm">/* Disable Successive NACK */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_MAX_ITER	(7 &lt;&lt; 24)		</span><span class="cm">/* Max Iterations */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_FILTER		(1 &lt;&lt; 28)		</span><span class="cm">/* Infrared Receive Line Filter */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_IER		0x08			</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RXRDY		(1 &lt;&lt;  0)		</span><span class="cm">/* Receiver Ready */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TXRDY		(1 &lt;&lt;  1)		</span><span class="cm">/* Transmitter Ready */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RXBRK		(1 &lt;&lt;  2)		</span><span class="cm">/* Break Received / End of Break */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_ENDRX		(1 &lt;&lt;  3)		</span><span class="cm">/* End of Receiver Transfer */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_ENDTX		(1 &lt;&lt;  4)		</span><span class="cm">/* End of Transmitter Transfer */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_OVRE		(1 &lt;&lt;  5)		</span><span class="cm">/* Overrun Error */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_FRAME		(1 &lt;&lt;  6)		</span><span class="cm">/* Framing Error */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_PARE		(1 &lt;&lt;  7)		</span><span class="cm">/* Parity Error */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TIMEOUT	(1 &lt;&lt;  8)		</span><span class="cm">/* Receiver Time-out */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TXEMPTY	(1 &lt;&lt;  9)		</span><span class="cm">/* Transmitter Empty */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_ITERATION	(1 &lt;&lt; 10)		</span><span class="cm">/* Max number of Repetitions Reached */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TXBUFE		(1 &lt;&lt; 11)		</span><span class="cm">/* Transmission Buffer Empty */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RXBUFF		(1 &lt;&lt; 12)		</span><span class="cm">/* Reception Buffer Full */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_NACK		(1 &lt;&lt; 13)		</span><span class="cm">/* Non Acknowledge */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RIIC		(1 &lt;&lt; 16)		</span><span class="cm">/* Ring Indicator Input Change [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DSRIC		(1 &lt;&lt; 17)		</span><span class="cm">/* Data Set Ready Input Change [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DCDIC		(1 &lt;&lt; 18)		</span><span class="cm">/* Data Carrier Detect Input Change [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_CTSIC		(1 &lt;&lt; 19)		</span><span class="cm">/* Clear to Send Input Change */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_RI		(1 &lt;&lt; 20)		</span><span class="cm">/* RI */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DSR		(1 &lt;&lt; 21)		</span><span class="cm">/* DSR */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_DCD		(1 &lt;&lt; 22)		</span><span class="cm">/* DCD */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_CTS		(1 &lt;&lt; 23)		</span><span class="cm">/* CTS */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_IDR		0x0c			</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define ATMEL_US_IMR		0x10			</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define ATMEL_US_CSR		0x14			</span><span class="cm">/* Channel Status Register */</span><span class="cp"></span>
<span class="cp">#define ATMEL_US_RHR		0x18			</span><span class="cm">/* Receiver Holding Register */</span><span class="cp"></span>
<span class="cp">#define ATMEL_US_THR		0x1c			</span><span class="cm">/* Transmitter Holding Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_SYNH		(1 &lt;&lt; 15)		</span><span class="cm">/* Transmit/Receive Sync [AT91SAM9261 only] */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_BRGR		0x20			</span><span class="cm">/* Baud Rate Generator Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_CD		(0xffff &lt;&lt; 0)		</span><span class="cm">/* Clock Divider */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_RTOR		0x24			</span><span class="cm">/* Receiver Time-out Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TO		(0xffff &lt;&lt; 0)		</span><span class="cm">/* Time-out Value */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_TTGR		0x28			</span><span class="cm">/* Transmitter Timeguard Register */</span><span class="cp"></span>
<span class="cp">#define		ATMEL_US_TG		(0xff &lt;&lt; 0)		</span><span class="cm">/* Timeguard Value */</span><span class="cp"></span>

<span class="cp">#define ATMEL_US_FIDI		0x40			</span><span class="cm">/* FI DI Ratio Register */</span><span class="cp"></span>
<span class="cp">#define ATMEL_US_NER		0x44			</span><span class="cm">/* Number of Errors Register */</span><span class="cp"></span>
<span class="cp">#define ATMEL_US_IF		0x4c			</span><span class="cm">/* IrDA Filter Register */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
