Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 22:48:29 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.923        0.000                      0                 1566        0.158        0.000                      0                 1566       48.750        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              75.923        0.000                      0                 1562        0.158        0.000                      0                 1562       48.750        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.877        0.000                      0                    4        1.143        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       75.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.923ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.798ns  (logic 3.115ns (13.089%)  route 20.683ns (86.911%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.856    28.936    sm/accel_edge_n_0
    SLICE_X51Y64         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X51Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X51Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.859    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.859    
                         arrival time                         -28.936    
  -------------------------------------------------------------------
                         slack                                 75.923    

Slack (MET) :             75.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.762ns  (logic 3.115ns (13.109%)  route 20.647ns (86.891%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.820    28.900    sm/accel_edge_n_0
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.297   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X55Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.898    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.898    
                         arrival time                         -28.900    
  -------------------------------------------------------------------
                         slack                                 75.998    

Slack (MET) :             75.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.762ns  (logic 3.115ns (13.109%)  route 20.647ns (86.891%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.820    28.900    sm/accel_edge_n_0
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.297   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X55Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.898    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.898    
                         arrival time                         -28.900    
  -------------------------------------------------------------------
                         slack                                 75.998    

Slack (MET) :             75.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.762ns  (logic 3.115ns (13.109%)  route 20.647ns (86.891%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.820    28.900    sm/accel_edge_n_0
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.297   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X55Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.898    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.898    
                         arrival time                         -28.900    
  -------------------------------------------------------------------
                         slack                                 75.998    

Slack (MET) :             76.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.615ns  (logic 3.115ns (13.191%)  route 20.500ns (86.809%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.673    28.753    sm/accel_edge_n_0
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   104.843    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205   104.861    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.861    
                         arrival time                         -28.753    
  -------------------------------------------------------------------
                         slack                                 76.108    

Slack (MET) :             76.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.615ns  (logic 3.115ns (13.191%)  route 20.500ns (86.809%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.673    28.753    sm/accel_edge_n_0
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   104.843    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205   104.861    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.861    
                         arrival time                         -28.753    
  -------------------------------------------------------------------
                         slack                                 76.108    

Slack (MET) :             76.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.615ns  (logic 3.115ns (13.191%)  route 20.500ns (86.809%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.673    28.753    sm/accel_edge_n_0
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   104.843    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205   104.861    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.861    
                         arrival time                         -28.753    
  -------------------------------------------------------------------
                         slack                                 76.108    

Slack (MET) :             76.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.615ns  (logic 3.115ns (13.191%)  route 20.500ns (86.809%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.673    28.753    sm/accel_edge_n_0
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   104.843    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205   104.861    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.861    
                         arrival time                         -28.753    
  -------------------------------------------------------------------
                         slack                                 76.108    

Slack (MET) :             76.114ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.621ns  (logic 3.115ns (13.187%)  route 20.506ns (86.813%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.679    28.759    sm/accel_edge_n_0
    SLICE_X55Y63         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X55Y63         FDRE (Setup_fdre_C_CE)      -0.205   104.873    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.873    
                         arrival time                         -28.759    
  -------------------------------------------------------------------
                         slack                                 76.114    

Slack (MET) :             76.114ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.621ns  (logic 3.115ns (13.187%)  route 20.506ns (86.813%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         3.527     9.121    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.245 f  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.817    10.062    sm/ram_reg_i_136_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.186 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.914    11.100    sm/ram_reg_i_114_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.224 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          3.166    14.390    L_reg/M_sm_ra1[2]
    SLICE_X54Y82         MUXF7 (Prop_muxf7_S_O)       0.292    14.682 f  L_reg/D_registers_q_reg[7][19]_i_7/O
                         net (fo=18, routed)          1.839    16.521    L_reg/M_alum_a[19]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.297    16.818 f  L_reg/D_registers_q[7][13]_i_11/O
                         net (fo=3, routed)           1.340    18.158    L_reg/D_registers_q[7][13]_i_11_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.152    18.310 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.995    19.305    L_reg/D_registers_q[7][13]_i_11_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.352    19.657 f  L_reg/D_registers_q[7][17]_i_20/O
                         net (fo=2, routed)           0.448    20.105    sm/D_registers_q[7][1]_i_5_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.431 f  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.970    21.401    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=1, routed)           0.807    22.332    sm/D_registers_q[7][1]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    22.456 f  sm/D_registers_q[7][1]_i_3/O
                         net (fo=3, routed)           1.436    23.892    sm/M_alum_out[1]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.016 f  sm/D_states_q[7]_i_39/O
                         net (fo=1, routed)           0.804    24.820    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.124    24.944 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           1.428    26.372    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.496 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.786    27.282    sm/D_states_q[7]_i_10_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    27.406 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.549    27.956    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    28.080 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.679    28.759    sm/accel_edge_n_0
    SLICE_X55Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X55Y63         FDRE (Setup_fdre_C_CE)      -0.205   104.873    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.873    
                         arrival time                         -28.759    
  -------------------------------------------------------------------
                         slack                                 76.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.716%)  route 0.077ns (29.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=7, routed)           0.077     1.723    display/p_0_in[1]
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    display/D_pixel_idx_d[4]
    SLICE_X45Y59         FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.831     2.020    display/clk_IBUF_BUFG
    SLICE_X45Y59         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.092     1.610    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_decrease_timer_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    timerclk/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.086     1.732    sm/D_last_q_2
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.777 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     1.777    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.831     2.021    sm/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  sm/D_decrease_timer_q_reg/C
                         clock pessimism             -0.503     1.519    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.091     1.610    sm/D_decrease_timer_q_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.633%)  route 0.351ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.351     1.995    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     2.018    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.633%)  route 0.351ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.351     1.995    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     2.018    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.633%)  route 0.351ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.351     1.995    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     2.018    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.633%)  route 0.351ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.351     1.995    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     2.018    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y61         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/D_waddr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  sr2/D_raddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_raddr_q_reg[0]/Q
                         net (fo=5, routed)           0.120     1.763    sr2/D_raddr_q_reg_n_0_[0]
    SLICE_X45Y64         LUT5 (Prop_lut5_I4_O)        0.048     1.811 r  sr2/D_waddr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    sr2/D_waddr_q[1]_i_1__0_n_0
    SLICE_X45Y64         FDRE                                         r  sr2/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.826     2.016    sr2/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.107     1.622    sr2/D_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.775    reset_cond/D_stage_d[3]
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.515     1.509    
    SLICE_X57Y57         FDPE (Hold_fdpe_C_D)         0.075     1.584    reset_cond/D_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.238%)  route 0.377ns (72.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.377     2.019    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.238%)  route 0.377ns (72.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.377     2.019    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y69   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y78   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y78   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y78   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y78   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y82   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y82   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y62   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.877ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.934ns (19.925%)  route 3.754ns (80.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.992     7.586    sm/D_states_q[7]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.150     7.736 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.763     8.499    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.328     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.999     9.826    fifo_reset_cond/AS[0]
    SLICE_X44Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.435   104.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X44Y61         FDPE (Recov_fdpe_C_PRE)     -0.359   104.703    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.703    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 94.877    

Slack (MET) :             94.877ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.934ns (19.925%)  route 3.754ns (80.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.992     7.586    sm/D_states_q[7]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.150     7.736 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.763     8.499    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.328     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.999     9.826    fifo_reset_cond/AS[0]
    SLICE_X44Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.435   104.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X44Y61         FDPE (Recov_fdpe_C_PRE)     -0.359   104.703    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.703    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 94.877    

Slack (MET) :             95.301ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.934ns (21.915%)  route 3.328ns (78.085%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.992     7.586    sm/D_states_q[7]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.150     7.736 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.763     8.499    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.328     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.573     9.400    fifo_reset_cond/AS[0]
    SLICE_X47Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.433   104.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X47Y64         FDPE (Recov_fdpe_C_PRE)     -0.359   104.701    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.701    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 95.301    

Slack (MET) :             95.301ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.934ns (21.915%)  route 3.328ns (78.085%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.992     7.586    sm/D_states_q[7]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.150     7.736 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.763     8.499    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.328     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.573     9.400    fifo_reset_cond/AS[0]
    SLICE_X47Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.433   104.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X47Y64         FDPE (Recov_fdpe_C_PRE)     -0.359   104.701    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.701    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 95.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.245%)  route 0.893ns (82.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          0.688     2.334    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.379 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.205     2.584    fifo_reset_cond/AS[0]
    SLICE_X47Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X47Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.245%)  route 0.893ns (82.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          0.688     2.334    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.379 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.205     2.584    fifo_reset_cond/AS[0]
    SLICE_X47Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X47Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (14.997%)  route 1.054ns (85.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          0.688     2.334    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.379 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.367     2.746    fifo_reset_cond/AS[0]
    SLICE_X44Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.830     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X44Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (14.997%)  route 1.054ns (85.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=98, routed)          0.688     2.334    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.379 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.367     2.746    fifo_reset_cond/AS[0]
    SLICE_X44Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.830     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X44Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.301    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.823ns  (logic 12.325ns (33.472%)  route 24.498ns (66.528%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.033     7.677    L_reg/M_sm_timer[6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.801 f  L_reg/L_5ad2f65e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.118     8.919    L_reg/L_5ad2f65e_remainder0_carry_i_24__1_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.043 f  L_reg/L_5ad2f65e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.868    L_reg/L_5ad2f65e_remainder0_carry_i_12__1_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    10.020 f  L_reg/L_5ad2f65e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.688    L_reg/L_5ad2f65e_remainder0_carry_i_20__1_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.360    11.048 r  L_reg/L_5ad2f65e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.922    L_reg/L_5ad2f65e_remainder0_carry_i_10__1_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.326    12.248 r  L_reg/L_5ad2f65e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.781 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.104 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.194    14.298    L_reg/L_5ad2f65e_remainder0_3[5]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.306    14.604 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.190    15.794    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.565    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.150    16.715 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.003    17.718    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.354    18.072 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.354    19.425 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    20.540    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.356    20.896 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    21.507    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    22.217 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.217    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.331 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.331    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.665 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.501    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.303    23.804 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    24.083    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.207 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.860    25.066    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.124    25.190 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.003    26.193    L_reg/i__carry_i_13__3_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.152    26.345 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    26.786    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    27.112 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.747    27.859    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.150    28.009 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    29.014    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    29.340 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.890 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.890    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.004 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.004    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.317 f  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    31.199    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.306    31.505 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    32.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    32.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    33.556    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    33.680 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.359    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.178    35.661    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.153    35.814 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.384    38.199    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.949 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.949    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.469ns  (logic 12.335ns (33.822%)  route 24.134ns (66.178%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.033     7.677    L_reg/M_sm_timer[6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.801 f  L_reg/L_5ad2f65e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.118     8.919    L_reg/L_5ad2f65e_remainder0_carry_i_24__1_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.043 f  L_reg/L_5ad2f65e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.868    L_reg/L_5ad2f65e_remainder0_carry_i_12__1_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    10.020 f  L_reg/L_5ad2f65e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.688    L_reg/L_5ad2f65e_remainder0_carry_i_20__1_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.360    11.048 r  L_reg/L_5ad2f65e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.922    L_reg/L_5ad2f65e_remainder0_carry_i_10__1_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.326    12.248 r  L_reg/L_5ad2f65e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.781 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.104 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.194    14.298    L_reg/L_5ad2f65e_remainder0_3[5]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.306    14.604 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.190    15.794    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.565    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.150    16.715 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.003    17.718    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.354    18.072 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.354    19.425 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    20.540    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.356    20.896 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    21.507    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    22.217 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.217    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.331 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.331    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.665 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.501    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.303    23.804 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    24.083    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.207 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.860    25.066    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.124    25.190 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.003    26.193    L_reg/i__carry_i_13__3_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.152    26.345 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    26.786    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    27.112 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.747    27.859    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.150    28.009 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    29.014    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    29.340 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.890 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.890    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.004 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.004    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.317 f  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    31.199    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.306    31.505 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    32.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    32.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    33.556    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    33.680 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.359    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.289    35.772    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.152    35.924 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.910    37.834    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.595 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.595    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.441ns  (logic 12.097ns (33.195%)  route 24.344ns (66.804%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.033     7.677    L_reg/M_sm_timer[6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.801 f  L_reg/L_5ad2f65e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.118     8.919    L_reg/L_5ad2f65e_remainder0_carry_i_24__1_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.043 f  L_reg/L_5ad2f65e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.868    L_reg/L_5ad2f65e_remainder0_carry_i_12__1_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    10.020 f  L_reg/L_5ad2f65e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.688    L_reg/L_5ad2f65e_remainder0_carry_i_20__1_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.360    11.048 r  L_reg/L_5ad2f65e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.922    L_reg/L_5ad2f65e_remainder0_carry_i_10__1_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.326    12.248 r  L_reg/L_5ad2f65e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.781 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.104 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.194    14.298    L_reg/L_5ad2f65e_remainder0_3[5]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.306    14.604 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.190    15.794    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.565    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.150    16.715 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.003    17.718    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.354    18.072 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.354    19.425 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    20.540    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.356    20.896 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    21.507    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    22.217 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.217    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.331 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.331    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.665 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.501    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.303    23.804 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    24.083    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.207 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.860    25.066    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.124    25.190 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.003    26.193    L_reg/i__carry_i_13__3_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.152    26.345 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    26.786    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    27.112 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.747    27.859    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.150    28.009 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    29.014    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    29.340 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.890 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.890    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.004 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.004    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.317 f  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    31.199    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.306    31.505 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    32.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    32.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    33.556    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    33.680 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.359    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.289    35.772    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y83         LUT4 (Prop_lut4_I3_O)        0.124    35.896 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.120    38.016    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.567 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.567    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.397ns  (logic 12.329ns (33.873%)  route 24.068ns (66.127%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.033     7.677    L_reg/M_sm_timer[6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.801 f  L_reg/L_5ad2f65e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.118     8.919    L_reg/L_5ad2f65e_remainder0_carry_i_24__1_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.043 f  L_reg/L_5ad2f65e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.868    L_reg/L_5ad2f65e_remainder0_carry_i_12__1_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    10.020 f  L_reg/L_5ad2f65e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.688    L_reg/L_5ad2f65e_remainder0_carry_i_20__1_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.360    11.048 r  L_reg/L_5ad2f65e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.922    L_reg/L_5ad2f65e_remainder0_carry_i_10__1_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.326    12.248 r  L_reg/L_5ad2f65e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.781 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.104 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.194    14.298    L_reg/L_5ad2f65e_remainder0_3[5]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.306    14.604 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.190    15.794    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.565    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.150    16.715 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.003    17.718    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.354    18.072 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.354    19.425 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    20.540    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.356    20.896 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    21.507    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    22.217 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.217    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.331 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.331    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.665 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.501    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.303    23.804 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    24.083    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.207 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.860    25.066    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.124    25.190 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.003    26.193    L_reg/i__carry_i_13__3_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.152    26.345 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    26.786    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    27.112 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.747    27.859    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.150    28.009 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    29.014    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    29.340 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.890 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.890    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.004 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.004    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.317 f  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    31.199    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.306    31.505 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    32.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    32.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    33.556    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    33.680 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.359    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.064    35.547    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.150    35.697 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.069    37.766    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.523 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.523    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.363ns  (logic 11.241ns (30.914%)  route 25.122ns (69.086%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.273     7.854    L_reg/M_sm_pac[4]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.004 f  L_reg/L_5ad2f65e_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.948     8.952    L_reg/L_5ad2f65e_remainder0_carry_i_25_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.328     9.280 f  L_reg/L_5ad2f65e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.181    10.461    L_reg/L_5ad2f65e_remainder0_carry_i_12_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.585 f  L_reg/L_5ad2f65e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.452    11.037    L_reg/L_5ad2f65e_remainder0_carry_i_20_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.150    11.187 r  L_reg/L_5ad2f65e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.841    12.028    L_reg/L_5ad2f65e_remainder0_carry_i_10_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.356 r  L_reg/L_5ad2f65e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.906 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.906    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.128 f  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.117    14.245    L_reg/L_5ad2f65e_remainder0[4]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.328    14.573 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.447    16.020    L_reg/i__carry__1_i_14_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I2_O)        0.327    16.347 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.667    17.014    L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.138 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.862    18.000    L_reg/i__carry_i_22_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I3_O)        0.124    18.124 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.797    18.921    L_reg/i__carry_i_19_n_0
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.152    19.073 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.697    19.770    L_reg/i__carry_i_11_n_0
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.326    20.096 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.664    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.171 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.171    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.294    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.607 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.802    22.409    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.715 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.700    23.415    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    23.539 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.012    24.551    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.124    24.675 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.188    25.863    L_reg/i__carry_i_13_0
    SLICE_X32Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.987 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.783    26.769    L_reg/i__carry_i_18_n_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.124    26.893 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.872    27.766    L_reg/i__carry_i_13_n_0
    SLICE_X31Y72         LUT3 (Prop_lut3_I1_O)        0.153    27.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.457    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I0_O)        0.327    28.784 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.317 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.317    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.434    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.749 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.607    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.307    30.914 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.207    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.331 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    31.931    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124    32.055 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.659    32.714    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    32.838 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.668    33.505    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    33.629 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.291    37.920    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.488 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.488    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.267ns  (logic 12.102ns (33.368%)  route 24.165ns (66.632%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.033     7.677    L_reg/M_sm_timer[6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.801 f  L_reg/L_5ad2f65e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.118     8.919    L_reg/L_5ad2f65e_remainder0_carry_i_24__1_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.043 f  L_reg/L_5ad2f65e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.868    L_reg/L_5ad2f65e_remainder0_carry_i_12__1_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    10.020 f  L_reg/L_5ad2f65e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.688    L_reg/L_5ad2f65e_remainder0_carry_i_20__1_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.360    11.048 r  L_reg/L_5ad2f65e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.922    L_reg/L_5ad2f65e_remainder0_carry_i_10__1_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.326    12.248 r  L_reg/L_5ad2f65e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.781 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.104 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.194    14.298    L_reg/L_5ad2f65e_remainder0_3[5]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.306    14.604 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.190    15.794    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.565    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.150    16.715 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.003    17.718    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.354    18.072 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.354    19.425 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    20.540    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.356    20.896 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    21.507    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    22.217 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.217    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.331 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.331    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.665 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.501    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.303    23.804 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    24.083    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.207 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.860    25.066    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.124    25.190 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.003    26.193    L_reg/i__carry_i_13__3_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.152    26.345 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    26.786    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    27.112 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.747    27.859    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.150    28.009 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    29.014    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    29.340 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.890 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.890    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.004 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.004    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.317 f  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    31.199    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.306    31.505 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    32.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    32.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    33.556    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    33.680 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.359    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.483 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.178    35.661    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.124    35.785 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.052    37.837    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.393 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.393    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.227ns  (logic 11.246ns (31.044%)  route 24.980ns (68.956%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.273     7.854    L_reg/M_sm_pac[4]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.004 f  L_reg/L_5ad2f65e_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.948     8.952    L_reg/L_5ad2f65e_remainder0_carry_i_25_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.328     9.280 f  L_reg/L_5ad2f65e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.181    10.461    L_reg/L_5ad2f65e_remainder0_carry_i_12_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.585 f  L_reg/L_5ad2f65e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.452    11.037    L_reg/L_5ad2f65e_remainder0_carry_i_20_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.150    11.187 r  L_reg/L_5ad2f65e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.841    12.028    L_reg/L_5ad2f65e_remainder0_carry_i_10_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.356 r  L_reg/L_5ad2f65e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.906 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.906    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.128 f  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.117    14.245    L_reg/L_5ad2f65e_remainder0[4]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.328    14.573 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.447    16.020    L_reg/i__carry__1_i_14_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I2_O)        0.327    16.347 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.667    17.014    L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.138 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.862    18.000    L_reg/i__carry_i_22_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I3_O)        0.124    18.124 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.797    18.921    L_reg/i__carry_i_19_n_0
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.152    19.073 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.697    19.770    L_reg/i__carry_i_11_n_0
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.326    20.096 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.664    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.171 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.171    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.294    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.607 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.802    22.409    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.715 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.700    23.415    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    23.539 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.012    24.551    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.124    24.675 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.188    25.863    L_reg/i__carry_i_13_0
    SLICE_X32Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.987 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.783    26.769    L_reg/i__carry_i_18_n_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.124    26.893 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.872    27.766    L_reg/i__carry_i_13_n_0
    SLICE_X31Y72         LUT3 (Prop_lut3_I1_O)        0.153    27.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.457    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I0_O)        0.327    28.784 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.317 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.317    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.434    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.749 f  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.607    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.307    30.914 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.207    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.331 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    31.931    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124    32.055 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.659    32.714    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    32.838 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.739    33.577    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.701 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.078    37.778    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.352 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.352    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.186ns  (logic 11.454ns (31.653%)  route 24.732ns (68.347%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.273     7.854    L_reg/M_sm_pac[4]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.004 f  L_reg/L_5ad2f65e_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.948     8.952    L_reg/L_5ad2f65e_remainder0_carry_i_25_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.328     9.280 f  L_reg/L_5ad2f65e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.181    10.461    L_reg/L_5ad2f65e_remainder0_carry_i_12_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.585 f  L_reg/L_5ad2f65e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.452    11.037    L_reg/L_5ad2f65e_remainder0_carry_i_20_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.150    11.187 r  L_reg/L_5ad2f65e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.841    12.028    L_reg/L_5ad2f65e_remainder0_carry_i_10_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.356 r  L_reg/L_5ad2f65e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.906 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.906    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.128 f  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.117    14.245    L_reg/L_5ad2f65e_remainder0[4]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.328    14.573 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.447    16.020    L_reg/i__carry__1_i_14_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I2_O)        0.327    16.347 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.667    17.014    L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.138 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.862    18.000    L_reg/i__carry_i_22_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I3_O)        0.124    18.124 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.797    18.921    L_reg/i__carry_i_19_n_0
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.152    19.073 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.697    19.770    L_reg/i__carry_i_11_n_0
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.326    20.096 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.664    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.171 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.171    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.294    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.607 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.802    22.409    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.715 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.700    23.415    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    23.539 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.012    24.551    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.124    24.675 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.188    25.863    L_reg/i__carry_i_13_0
    SLICE_X32Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.987 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.783    26.769    L_reg/i__carry_i_18_n_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.124    26.893 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.872    27.766    L_reg/i__carry_i_13_n_0
    SLICE_X31Y72         LUT3 (Prop_lut3_I1_O)        0.153    27.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.457    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I0_O)        0.327    28.784 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.317 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.317    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.434    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.749 f  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.607    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.307    30.914 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.207    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.331 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    31.931    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124    32.055 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.659    32.714    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    32.838 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.974    33.811    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.152    33.963 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.595    37.558    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    41.311 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.311    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.151ns  (logic 12.099ns (33.469%)  route 24.051ns (66.531%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.033     7.677    L_reg/M_sm_timer[6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.801 f  L_reg/L_5ad2f65e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.118     8.919    L_reg/L_5ad2f65e_remainder0_carry_i_24__1_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.043 f  L_reg/L_5ad2f65e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.868    L_reg/L_5ad2f65e_remainder0_carry_i_12__1_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    10.020 f  L_reg/L_5ad2f65e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.688    L_reg/L_5ad2f65e_remainder0_carry_i_20__1_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.360    11.048 r  L_reg/L_5ad2f65e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.922    L_reg/L_5ad2f65e_remainder0_carry_i_10__1_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.326    12.248 r  L_reg/L_5ad2f65e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.781 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.104 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.194    14.298    L_reg/L_5ad2f65e_remainder0_3[5]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.306    14.604 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.190    15.794    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.565    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.150    16.715 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.003    17.718    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.354    18.072 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.071    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.354    19.425 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    20.540    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.356    20.896 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.611    21.507    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    22.217 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.217    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.331 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.331    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.665 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.501    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.303    23.804 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.279    24.083    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.207 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.860    25.066    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.124    25.190 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.003    26.193    L_reg/i__carry_i_13__3_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.152    26.345 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    26.786    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    27.112 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.747    27.859    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.150    28.009 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    29.014    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    29.340 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.890 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.890    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.004 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.004    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.317 r  timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    31.199    timerseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.306    31.505 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    32.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    32.440 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    33.556    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    33.680 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.414    34.094    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.124    34.218 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.276    35.494    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y83         LUT3 (Prop_lut3_I1_O)        0.124    35.618 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.106    37.723    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.277 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.277    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.090ns  (logic 11.479ns (31.805%)  route 24.612ns (68.195%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.273     7.854    L_reg/M_sm_pac[4]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.004 f  L_reg/L_5ad2f65e_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.948     8.952    L_reg/L_5ad2f65e_remainder0_carry_i_25_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.328     9.280 f  L_reg/L_5ad2f65e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.181    10.461    L_reg/L_5ad2f65e_remainder0_carry_i_12_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.585 f  L_reg/L_5ad2f65e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.452    11.037    L_reg/L_5ad2f65e_remainder0_carry_i_20_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.150    11.187 r  L_reg/L_5ad2f65e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.841    12.028    L_reg/L_5ad2f65e_remainder0_carry_i_10_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.356 r  L_reg/L_5ad2f65e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.906 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.906    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.128 f  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.117    14.245    L_reg/L_5ad2f65e_remainder0[4]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.328    14.573 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.447    16.020    L_reg/i__carry__1_i_14_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I2_O)        0.327    16.347 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.667    17.014    L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.138 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.862    18.000    L_reg/i__carry_i_22_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I3_O)        0.124    18.124 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.797    18.921    L_reg/i__carry_i_19_n_0
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.152    19.073 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.697    19.770    L_reg/i__carry_i_11_n_0
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.326    20.096 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.664    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.171 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.171    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.294    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.607 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.802    22.409    L_reg/L_5ad2f65e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.715 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.700    23.415    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    23.539 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.012    24.551    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.124    24.675 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.188    25.863    L_reg/i__carry_i_13_0
    SLICE_X32Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.987 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.783    26.769    L_reg/i__carry_i_18_n_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.124    26.893 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.872    27.766    L_reg/i__carry_i_13_n_0
    SLICE_X31Y72         LUT3 (Prop_lut3_I1_O)        0.153    27.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.457    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I0_O)        0.327    28.784 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.317 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.317    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.434    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.749 r  aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.607    aseg_driver/decimal_renderer/L_5ad2f65e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.307    30.914 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.207    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.331 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    31.931    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124    32.055 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.659    32.714    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    32.838 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.668    33.505    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.152    33.657 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.780    37.438    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.215 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.215    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.414ns (73.750%)  route 0.503ns (26.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDPE (Prop_fdpe_C_Q)         0.128     1.637 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.140    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.426 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.426    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_730275520[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.453ns (73.418%)  route 0.526ns (26.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    forLoop_idx_0_730275520[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_730275520[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_730275520[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.751    forLoop_idx_0_730275520[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_730275520[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_730275520[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_730275520[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=20, routed)          0.398     2.291    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.513 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.513    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_730275520[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.457ns (71.597%)  route 0.578ns (28.403%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.589     1.533    forLoop_idx_0_730275520[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_730275520[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_730275520[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.131     1.805    forLoop_idx_0_730275520[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  forLoop_idx_0_730275520[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.910    forLoop_idx_0_730275520[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.955 r  forLoop_idx_0_730275520[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=15, routed)          0.387     2.342    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.567 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_730275520[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.458ns (71.057%)  route 0.594ns (28.943%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.588     1.532    forLoop_idx_0_730275520[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  forLoop_idx_0_730275520[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_730275520[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.131     1.804    forLoop_idx_0_730275520[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  forLoop_idx_0_730275520[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.909    forLoop_idx_0_730275520[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.954 r  forLoop_idx_0_730275520[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          0.403     2.356    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.583 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.583    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1602900836[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.466ns (69.693%)  route 0.637ns (30.307%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.588     1.532    forLoop_idx_0_1602900836[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  forLoop_idx_0_1602900836[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_1602900836[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.749    forLoop_idx_0_1602900836[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  forLoop_idx_0_1602900836[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.846    forLoop_idx_0_1602900836[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  forLoop_idx_0_1602900836[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.509     2.400    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.635 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.635    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1602900836[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.483ns (70.241%)  route 0.628ns (29.759%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    forLoop_idx_0_1602900836[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_1602900836[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_1602900836[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.804    forLoop_idx_0_1602900836[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  forLoop_idx_0_1602900836[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.901    forLoop_idx_0_1602900836[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.946 r  forLoop_idx_0_1602900836[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.470     2.416    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.646 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.646    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.350ns (61.641%)  route 0.840ns (38.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.840     2.485    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.693 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.693    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.383ns (61.726%)  route 0.857ns (38.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.857     2.502    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.744 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.744    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.373ns (60.298%)  route 0.904ns (39.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.904     2.549    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.781 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.781    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.484ns (64.422%)  route 0.820ns (35.578%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.767    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.812 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.180     1.992    cond_butt_next_play/sel
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.037 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.545     2.582    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.812 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.812    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_730275520[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 1.502ns (28.832%)  route 3.708ns (71.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.708     5.210    forLoop_idx_0_730275520[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_730275520[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    forLoop_idx_0_730275520[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_730275520[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 1.500ns (30.489%)  route 3.420ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.420     4.920    forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D[0]
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.441     4.845    forLoop_idx_0_730275520[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_730275520[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 1.488ns (30.317%)  route 3.419ns (69.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.419     4.907    forLoop_idx_0_730275520[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_730275520[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508     4.912    forLoop_idx_0_730275520[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_730275520[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 1.490ns (32.550%)  route 3.087ns (67.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.087     4.577    forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508     4.912    forLoop_idx_0_730275520[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.496ns (40.959%)  route 2.156ns (59.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.156     3.651    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.496ns (40.959%)  route 2.156ns (59.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.156     3.651    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.496ns (40.959%)  route 2.156ns (59.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.156     3.651    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.496ns (40.959%)  route 2.156ns (59.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.156     3.651    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.496ns (40.959%)  route 2.156ns (59.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.156     3.651    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 1.493ns (44.236%)  route 1.883ns (55.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.883     3.376    cond_butt_next_play/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.506     4.910    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1602900836[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.230ns (40.386%)  route 0.339ns (59.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.339     0.569    forLoop_idx_0_1602900836[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_1602900836[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.856     2.046    forLoop_idx_0_1602900836[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_1602900836[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1602900836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.868%)  route 0.356ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.592    forLoop_idx_0_1602900836[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_1602900836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.856     2.046    forLoop_idx_0_1602900836[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_1602900836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.261ns (26.066%)  route 0.741ns (73.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.741     1.002    cond_butt_next_play/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.860     2.050    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.263ns (22.731%)  route 0.895ns (77.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.895     1.158    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.263ns (22.731%)  route 0.895ns (77.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.895     1.158    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.263ns (22.731%)  route 0.895ns (77.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.895     1.158    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.263ns (22.731%)  route 0.895ns (77.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.895     1.158    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.263ns (22.731%)  route 0.895ns (77.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.895     1.158    reset_cond/AS[0]
    SLICE_X57Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.257ns (15.330%)  route 1.422ns (84.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.422     1.679    forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_730275520[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_730275520[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.268ns (14.667%)  route 1.557ns (85.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.557     1.824    forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D[0]
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    forLoop_idx_0_730275520[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_730275520[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





