{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 14:01:41 2021 " "Info: Processing started: Wed Jun 23 14:01:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc8dp -c adc8dp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc8dp -c adc8dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc8dp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adc8dp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adc8dp " "Info: Found entity 1: adc8dp" {  } { { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdec8/hexdec8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hexdec8/hexdec8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdec8-hexdec8_arch " "Info: Found design unit 1: hexdec8-hexdec8_arch" {  } { { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hexdec8 " "Info: Found entity 1: hexdec8" {  } { { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scndp5/scndp5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scndp5/scndp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scndp5-scndp5_arch " "Info: Found design unit 1: scndp5-scndp5_arch" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scndp5 " "Info: Found entity 1: scndp5" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc8i.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc8i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc8i-adc8i_arch " "Info: Found design unit 1: adc8i-adc8i_arch" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adc8i " "Info: Found entity 1: adc8i" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc8dp " "Info: Elaborating entity \"adc8dp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc8i adc8i:inst1 " "Info: Elaborating entity \"adc8i\" for hierarchy \"adc8i:inst1\"" {  } { { "adc8dp.bdf" "inst1" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 216 248 400 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdec8 hexdec8:inst " "Info: Elaborating entity \"hexdec8\" for hierarchy \"hexdec8:inst\"" {  } { { "adc8dp.bdf" "inst" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 376 456 600 472 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "hexdec8/hexdec8.vhd" "madd" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Instantiated megafunction \"hexdec8:inst\|LPM_ADD_SUB:madd\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\"" {  } { { "LPM_ADD_SUB.tdf" "adder" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\", which is child of megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 268 4 0 } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:oflow_node hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:result_node hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:result_ext_latency_ffs\"" {  } { { "LPM_ADD_SUB.tdf" "result_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:result_ext_latency_ffs hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 286 2 0 } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:carry_ext_latency_ffs\"" {  } { { "LPM_ADD_SUB.tdf" "carry_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:carry_ext_latency_ffs hexdec8:inst\|LPM_ADD_SUB:madd " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"hexdec8:inst\|LPM_ADD_SUB:madd\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 288 2 0 } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 hexdec8:inst\|74163:bcnt1 " "Info: Elaborating entity \"74163\" for hierarchy \"hexdec8:inst\|74163:bcnt1\"" {  } { { "hexdec8/hexdec8.vhd" "bcnt1" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 33 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexdec8:inst\|74163:bcnt1 " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|74163:bcnt1\"" {  } { { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 hexdec8:inst\|74163:bcnt1\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"hexdec8:inst\|74163:bcnt1\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/altera/90sp2/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hexdec8:inst\|74163:bcnt1\|f74163:sub hexdec8:inst\|74163:bcnt1 " "Info: Elaborated megafunction instantiation \"hexdec8:inst\|74163:bcnt1\|f74163:sub\", which is child of megafunction instantiation \"hexdec8:inst\|74163:bcnt1\"" {  } { { "74163.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scndp5 scndp5:inst3 " "Info: Elaborating entity \"scndp5\" for hierarchy \"scndp5:inst3\"" {  } { { "adc8dp.bdf" "inst3" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 264 456 616 360 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datah scndp5.vhd(49) " "Warning (10492): VHDL Process Statement warning at scndp5.vhd(49): signal \"datah\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datah scndp5.vhd(52) " "Warning (10492): VHDL Process Statement warning at scndp5.vhd(52): signal \"datah\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "22 " "Info: Ignored 22 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "22 " "Info: Ignored 22 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[0\] SEG\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[0\]\" to the node \"SEG\[0\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[1\] SEG\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[1\]\" to the node \"SEG\[1\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[2\] SEG\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[2\]\" to the node \"SEG\[2\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[3\] SEG\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[3\]\" to the node \"SEG\[3\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[4\] SEG\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[4\]\" to the node \"SEG\[4\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[5\] SEG\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[5\]\" to the node \"SEG\[5\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "scndp5:inst3\|s\[6\] SEG\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"scndp5:inst3\|s\[6\]\" to the node \"SEG\[6\]\" into a wire" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Info: Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "2 " "Warning: Ignored 2 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "2 " "Warning: Ignored 2 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "hexdec8:inst\|74163:bcnt1\|f74163:sub\|107~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"hexdec8:inst\|74163:bcnt1\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT hexdec8:inst\|74163:bcnt1\|f74163:sub\|117 " "Warning: Node \"hexdec8:inst\|74163:bcnt1\|f74163:sub\|117\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 632 304 368 672 "117" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT hexdec8:inst\|74163:bcnt1\|f74163:sub\|120~0 " "Warning: Node \"hexdec8:inst\|74163:bcnt1\|f74163:sub\|120~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "hexdec8:inst\|74163:bcnt1\|f74163:sub\|74~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"hexdec8:inst\|74163:bcnt1\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT hexdec8:inst\|74163:bcnt1\|f74163:sub\|106 " "Warning: Node \"hexdec8:inst\|74163:bcnt1\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT hexdec8:inst\|74163:bcnt1\|f74163:sub\|109~0 " "Warning: Node \"hexdec8:inst\|74163:bcnt1\|f74163:sub\|109~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "adc8i:inst1\|scount\[21\] " "Info: Register \"adc8i:inst1\|scount\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Info: Implemented 156 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 14:01:58 2021 " "Info: Processing ended: Wed Jun 23 14:01:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
