

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:13:57 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_14 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      120|  1.200e+03|         -|      121|     -|        no|  4 (~0%)|  740 (29%)|  10886 (1%)|  36818 (13%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_37_1    |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1708 (~0%)|    -|
    |  o VITIS_LOOP_37_1                 |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_57_5    |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1711 (~0%)|    -|
    |  o VITIS_LOOP_57_5                 |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_120_17  |     -|  2.09|        6|     60.000|         -|        6|     -|        no|        -|    8 (~0%)|    76 (~0%)|    499 (~0%)|    -|
    |  o VITIS_LOOP_120_17               |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_77_9    |     -|  0.25|        8|     80.000|         -|        8|     -|        no|        -|   168 (6%)|  1374 (~0%)|    9634 (3%)|    -|
    |  o VITIS_LOOP_77_9                 |     -|  7.30|        6|     60.000|         3|        1|     5|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_173_27  |     -|  1.65|       10|    100.000|         -|       10|     -|        no|        -|    4 (~0%)|    75 (~0%)|    282 (~0%)|    -|
    |  o VITIS_LOOP_173_27               |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_99_13   |     -|  0.88|        5|     50.000|         -|        5|     -|        no|        -|    84 (3%)|   459 (~0%)|   2478 (~0%)|    -|
    |  o VITIS_LOOP_99_13                |     -|  7.30|        3|     30.000|         1|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_130_19  |     -|  0.39|        4|     40.000|         -|        4|     -|        no|        -|    60 (2%)|   440 (~0%)|    2994 (1%)|    -|
    |  o VITIS_LOOP_130_19               |     -|  7.30|        2|     20.000|         2|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 740 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U441        | 4   |        | mul_ln165    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U442        | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U441        | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U443        | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U444        | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U445        | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U446        | 4   |        | mul_ln165_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U442        | 4   |        | mul_ln165_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U447        | 4   |        | mul_ln165_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U448        | 4   |        | mul_ln165_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U449        | 4   |        | mul_ln165_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U450        | 4   |        | mul_ln165_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U451        | 4   |        | mul_ln165_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U452        | 4   |        | mul_ln165_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U453        | 4   |        | mul_ln165_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U454        | 4   |        | mul_ln165_15 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U455        | 4   |        | mul_ln165_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U456        | 4   |        | mul_ln165_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U457        | 4   |        | mul_ln165_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U458        | 4   |        | mul_ln165_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U443        | 4   |        | mul_ln165_20 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U444        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U459        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U460        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U461        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U462        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U463        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U464        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U465        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U445        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U466        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U467        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U468        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U469        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U470        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U471        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U472        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U473        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U474        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U475        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U476        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U477        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U478        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U479        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U480        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U481        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U482        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_4_fu_2023_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_10_fu_2061_p2          | -   |        | add_ln186_10 | add | fabric | 0       |
|   add_ln186_12_fu_2073_p2          | -   |        | add_ln186_12 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U483        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U484        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U485        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U486        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U487        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U488        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_fu_2085_p2             | -   |        | add_ln187    | add | fabric | 0       |
|   add_ln187_1_fu_2091_p2           | -   |        | add_ln187_1  | add | fabric | 0       |
|   add_ln187_2_fu_2105_p2           | -   |        | add_ln187_2  | add | fabric | 0       |
|   add_ln187_3_fu_2111_p2           | -   |        | add_ln187_3  | add | fabric | 0       |
|   add_ln187_7_fu_2137_p2           | -   |        | add_ln187_7  | add | fabric | 0       |
|   add_ln187_9_fu_2143_p2           | -   |        | add_ln187_9  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U489        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U490        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U491        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U492        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U446        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U447        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   arr_87_fu_2201_p2                | -   |        | arr_87       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U448        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U449        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U450        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U451        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U452        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U453        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U454        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U455        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_1617_p2             | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_1623_p2           | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_2_fu_1637_p2           | -   |        | add_ln190_2  | add | fabric | 0       |
|   add_ln190_3_fu_1643_p2           | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_1649_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_1663_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_7_fu_1669_p2           | -   |        | add_ln190_7  | add | fabric | 0       |
|   add_ln190_8_fu_1675_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U456        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U457        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U458        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U459        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U460        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U461        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U462        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U463        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_1681_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   add_ln191_1_fu_1687_p2           | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_1701_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_1707_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_1713_p2           | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_1727_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_7_fu_1733_p2           | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_8_fu_1739_p2           | -   |        | add_ln191_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U493        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U494        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U495        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U496        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U497        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U498        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U499        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U500        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U501        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U502        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U503        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U504        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U505        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U506        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U507        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U508        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U509        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U510        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U511        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U512        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U513        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U514        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U464        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U465        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U466        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U467        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U468        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U469        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   arr_90_fu_2256_p2                | -   |        | arr_90       | add | fabric | 0       |
|   add_ln200_fu_2275_p2             | -   |        | add_ln200    | add | fabric | 0       |
|   add_ln200_1_fu_2281_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U470        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U471        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U472        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U473        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U474        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U475        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U476        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U477        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U478        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_2_fu_1817_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   add_ln200_3_fu_1827_p2           | -   |        | add_ln200_3  | add | fabric | 0       |
|   add_ln200_4_fu_1833_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_1843_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_41_fu_2329_p2          | -   |        | add_ln200_41 | add | fabric | 0       |
|   add_ln200_6_fu_2333_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_1849_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_8_fu_1859_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_12_fu_2366_p2          | -   |        | add_ln200_12 | add | fabric | 0       |
|   add_ln200_35_fu_2380_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_2386_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U515        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U516        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U517        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U518        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U519        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U520        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U521        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_13_fu_2476_p2          | -   |        | add_ln200_13 | add | fabric | 0       |
|   add_ln200_14_fu_2486_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_15_fu_2496_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_2502_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_2512_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_2522_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_2532_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_19_fu_3353_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U522        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U523        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U524        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U525        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U526        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_21_fu_2578_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_2588_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_23_fu_2598_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3392_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_42_fu_3402_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_26_fu_3407_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_40_fu_3421_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_25_fu_3426_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U527        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U528        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U529        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_27_fu_2624_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_28_fu_3463_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_30_fu_3473_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_29_fu_3745_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U530        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_36_fu_3781_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_31_fu_3791_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_2_fu_2646_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   add_ln185_3_fu_2652_p2           | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_10_fu_2700_p2          | -   |        | add_ln185_10 | add | fabric | 0       |
|   add_ln185_11_fu_2706_p2          | -   |        | add_ln185_11 | add | fabric | 0       |
|   add_ln200_37_fu_3833_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln184_2_fu_2766_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   add_ln184_3_fu_2772_p2           | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_8_fu_2808_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_2814_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln184_11_fu_1865_p2          | -   |        | add_ln184_11 | add | fabric | 0       |
|   add_ln184_12_fu_1871_p2          | -   |        | add_ln184_12 | add | fabric | 0       |
|   add_ln184_13_fu_1885_p2          | -   |        | add_ln184_13 | add | fabric | 0       |
|   add_ln184_15_fu_1891_p2          | -   |        | add_ln184_15 | add | fabric | 0       |
|   add_ln200_38_fu_3881_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_34_fu_3968_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_3992_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_4001_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_fu_1897_p2             | -   |        | add_ln197    | add | fabric | 0       |
|   out1_w_1_fu_4022_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln195_fu_2976_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_2982_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln203_1_fu_3022_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_3034_p2           | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_3056_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln204_1_fu_3494_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_3506_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln205_1_fu_3553_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_3565_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_2_fu_3136_p2           | -   |        | add_ln192_2  | add | fabric | 0       |
|   add_ln192_3_fu_3142_p2           | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_4_fu_3156_p2           | -   |        | add_ln192_4  | add | fabric | 0       |
|   add_ln192_6_fu_3166_p2           | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln206_1_fu_3613_p2           | -   |        | add_ln206_1  | add | fabric | 0       |
|   add_ln206_2_fu_3625_p2           | -   |        | add_ln206_2  | add | fabric | 0       |
|   out1_w_7_fu_3661_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_3669_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_1935_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln209_3_fu_3220_p2           | -   |        | add_ln209_3  | add | fabric | 0       |
|   out1_w_9_fu_4077_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_3273_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_3279_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_3285_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_3907_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_3918_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_3930_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_4084_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_37_1   | 28  |        |              |     |        |         |
|    empty_fu_358_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln50     | mul | auto   | 0       |
|    arr_fu_431_p2                   | -   |        | arr          | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|    arr_78_fu_476_p2                | -   |        | arr_78       | add | fabric | 0       |
|    sub_ln35_21_fu_486_p2           | -   |        | sub_ln35_21  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|    arr_79_fu_642_p2                | -   |        | arr_79       | add | fabric | 0       |
|    sub_ln35_22_fu_502_p2           | -   |        | sub_ln35_22  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|    arr_80_fu_699_p2                | -   |        | arr_80       | add | fabric | 0       |
|    sub_ln35_fu_522_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|    arr_81_fu_755_p2                | -   |        | arr_81       | add | fabric | 0       |
|    sub_ln35_1_fu_764_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|    arr_82_fu_819_p2                | -   |        | arr_82       | add | fabric | 0       |
|    tmp_6_fu_834_p17                | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|    arr_83_fu_870_p2                | -   |        | arr_83       | add | fabric | 0       |
|    add_ln37_fu_550_p2              | -   |        | add_ln37     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_57_5   | 28  |        |              |     |        |         |
|    empty_fu_358_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U75        | 4   |        | mul_ln70     | mul | auto   | 0       |
|    arr_64_fu_431_p2                | -   |        | arr_64       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76        | 4   |        | mul_ln70_1   | mul | auto   | 0       |
|    arr_65_fu_476_p2                | -   |        | arr_65       | add | fabric | 0       |
|    sub_ln35_23_fu_486_p2           | -   |        | sub_ln35_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U77        | 4   |        | mul_ln70_2   | mul | auto   | 0       |
|    arr_66_fu_632_p2                | -   |        | arr_66       | add | fabric | 0       |
|    sub_ln35_24_fu_502_p2           | -   |        | sub_ln35_24  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U78        | 4   |        | mul_ln70_3   | mul | auto   | 0       |
|    arr_67_fu_689_p2                | -   |        | arr_67       | add | fabric | 0       |
|    sub_ln35_3_fu_522_p2            | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U79        | 4   |        | mul_ln70_4   | mul | auto   | 0       |
|    arr_68_fu_745_p2                | -   |        | arr_68       | add | fabric | 0       |
|    sub_ln35_4_fu_754_p2            | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U80        | 4   |        | mul_ln70_5   | mul | auto   | 0       |
|    arr_69_fu_809_p2                | -   |        | arr_69       | add | fabric | 0       |
|    tmp_10_fu_824_p17               | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81        | 4   |        | mul_ln70_6   | mul | auto   | 0       |
|    arr_70_fu_860_p2                | -   |        | arr_70       | add | fabric | 0       |
|    add_ln57_fu_540_p2              | -   |        | add_ln57     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_120_17 | 8   |        |              |     |        |         |
|    add_ln126_fu_342_p2             | -   |        | add_ln126    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U323       | 4   |        | mul_ln126    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U324       | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|    add_ln120_fu_397_p2             | -   |        | add_ln120    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_77_9   | 168 |        |              |     |        |         |
|    empty_fu_923_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U110       | 4   |        | mul_ln90     | mul | auto   | 0       |
|    arr_43_fu_989_p2                | -   |        | arr_43       | add | fabric | 0       |
|    sub_ln35_fu_1195_p2             | -   |        | sub_ln35     | sub | fabric | 0       |
|    sub_ln35_1_fu_1210_p2           | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    sub_ln35_2_fu_1229_p2           | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    sub_ln35_3_fu_1244_p2           | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    sub_ln35_4_fu_1259_p2           | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    sub_ln35_5_fu_1274_p2           | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    sub_ln35_15_fu_1289_p2          | -   |        | sub_ln35_15  | sub | fabric | 0       |
|    sub_ln35_16_fu_1298_p2          | -   |        | sub_ln35_16  | sub | fabric | 0       |
|    sub_ln35_6_fu_1313_p2           | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    sub_ln35_7_fu_1977_p2           | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    sub_ln35_8_fu_2016_p2           | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U111       | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U112       | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|    sub_ln35_17_fu_1066_p2          | -   |        | sub_ln35_17  | sub | fabric | 0       |
|    sub_ln35_18_fu_1332_p2          | -   |        | sub_ln35_18  | sub | fabric | 0       |
|    sub_ln35_19_fu_1350_p2          | -   |        | sub_ln35_19  | sub | fabric | 0       |
|    sub_ln35_20_fu_1365_p2          | -   |        | sub_ln35_20  | sub | fabric | 0       |
|    sub_ln35_21_fu_1380_p2          | -   |        | sub_ln35_21  | sub | fabric | 0       |
|    sub_ln35_22_fu_1395_p2          | -   |        | sub_ln35_22  | sub | fabric | 0       |
|    sub_ln35_23_fu_1412_p2          | -   |        | sub_ln35_23  | sub | fabric | 0       |
|    sub_ln35_24_fu_1427_p2          | -   |        | sub_ln35_24  | sub | fabric | 0       |
|    sub_ln35_9_fu_1442_p2           | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    sub_ln35_10_fu_1457_p2          | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    sub_ln35_11_fu_2529_p2          | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    empty_40_fu_1078_p2             | -   |        | empty_40     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U113       | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U114       | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U115       | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|    add_ln90_2_fu_2649_p2           | -   |        | add_ln90_2   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U116       | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U117       | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U118       | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|    add_ln90_5_fu_2716_p2           | -   |        | add_ln90_5   | add | fabric | 0       |
|    sub_ln35_25_fu_1133_p2          | -   |        | sub_ln35_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U119       | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U120       | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U121       | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|    add_ln90_8_fu_2816_p2           | -   |        | add_ln90_8   | add | fabric | 0       |
|    sub_ln35_26_fu_1481_p2          | -   |        | sub_ln35_26  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U122       | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U123       | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U124       | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|    add_ln90_11_fu_2911_p2          | -   |        | add_ln90_11  | add | fabric | 0       |
|    sub_ln35_27_fu_1499_p2          | -   |        | sub_ln35_27  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U125       | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U126       | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U127       | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|    add_ln90_14_fu_3005_p2          | -   |        | add_ln90_14  | add | fabric | 0       |
|    sub_ln35_28_fu_1514_p2          | -   |        | sub_ln35_28  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U128       | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U129       | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U130       | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|    add_ln90_17_fu_3098_p2          | -   |        | add_ln90_17  | add | fabric | 0       |
|    sub_ln35_29_fu_1529_p2          | -   |        | sub_ln35_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U131       | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U132       | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U133       | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|    add_ln90_20_fu_3190_p2          | -   |        | add_ln90_20  | add | fabric | 0       |
|    sub_ln35_30_fu_1538_p2          | -   |        | sub_ln35_30  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U134       | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U135       | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U136       | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|    add_ln90_23_fu_3281_p2          | -   |        | add_ln90_23  | add | fabric | 0       |
|    sub_ln35_31_fu_1553_p2          | -   |        | sub_ln35_31  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U137       | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U138       | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U139       | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|    add_ln90_26_fu_3371_p2          | -   |        | add_ln90_26  | add | fabric | 0       |
|    sub_ln35_32_fu_1568_p2          | -   |        | sub_ln35_32  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U140       | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U141       | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U142       | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|    add_ln90_29_fu_3460_p2          | -   |        | add_ln90_29  | add | fabric | 0       |
|    sub_ln35_12_fu_1583_p2          | -   |        | sub_ln35_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U143       | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U144       | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U145       | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|    add_ln90_32_fu_3535_p2          | -   |        | add_ln90_32  | add | fabric | 0       |
|    sub_ln35_13_fu_1592_p2          | -   |        | sub_ln35_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U146       | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U147       | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U148       | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|    add_ln90_35_fu_3596_p2          | -   |        | add_ln90_35  | add | fabric | 0       |
|    tmp_48_fu_3622_p17              | -   |        | sub_ln35_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U149       | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U150       | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U151       | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|    add_ln90_38_fu_3652_p2          | -   |        | add_ln90_38  | add | fabric | 0       |
|    add_ln77_fu_1169_p2             | -   |        | add_ln77     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_173_27 | 4   |        |              |     |        |         |
|    add_ln179_fu_221_p2             | -   |        | add_ln179    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U399       | 4   |        | mul_ln179    | mul | auto   | 0       |
|    add_ln179_1_fu_291_p2           | -   |        | add_ln179_1  | add | fabric | 0       |
|    add_ln173_fu_297_p2             | -   |        | add_ln173    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_99_13  | 84  |        |              |     |        |         |
|    add_ln113_fu_653_p2             | -   |        | add_ln113    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U251       | 4   |        | mul_ln113    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U252       | 4   |        | mul_ln113_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U253       | 4   |        | mul_ln113_2  | mul | auto   | 0       |
|    add_ln113_1_fu_857_p2           | -   |        | add_ln113_1  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U254       | 4   |        | mul_ln113_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U255       | 4   |        | mul_ln113_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U256       | 4   |        | mul_ln113_5  | mul | auto   | 0       |
|    add_ln113_4_fu_875_p2           | -   |        | add_ln113_4  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U257       | 4   |        | mul_ln113_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U258       | 4   |        | mul_ln113_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U259       | 4   |        | mul_ln113_8  | mul | auto   | 0       |
|    add_ln113_7_fu_893_p2           | -   |        | add_ln113_7  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U260       | 4   |        | mul_ln113_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U261       | 4   |        | mul_ln113_10 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U262       | 4   |        | mul_ln113_11 | mul | auto   | 0       |
|    add_ln113_10_fu_911_p2          | -   |        | add_ln113_10 | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U263       | 4   |        | mul_ln113_12 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U264       | 4   |        | mul_ln113_13 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U265       | 4   |        | mul_ln113_14 | mul | auto   | 0       |
|    add_ln113_13_fu_929_p2          | -   |        | add_ln113_13 | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U266       | 4   |        | mul_ln113_15 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U267       | 4   |        | mul_ln113_16 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U268       | 4   |        | mul_ln113_17 | mul | auto   | 0       |
|    add_ln113_16_fu_947_p2          | -   |        | add_ln113_16 | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U269       | 4   |        | mul_ln113_18 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U270       | 4   |        | mul_ln113_19 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U271       | 4   |        | mul_ln113_20 | mul | auto   | 0       |
|    add_ln113_19_fu_965_p2          | -   |        | add_ln113_19 | add | fabric | 0       |
|    add_ln99_fu_983_p2              | -   |        | add_ln99     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_130_19 | 60  |        |              |     |        |         |
|    empty_fu_404_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U347       | 4   |        | mul_ln143    | mul | auto   | 0       |
|    add_ln143_fu_581_p2             | -   |        | add_ln143    | add | fabric | 0       |
|    sub_ln35_15_fu_607_p2           | -   |        | sub_ln35_15  | sub | fabric | 0       |
|    sub_ln35_16_fu_660_p2           | -   |        | sub_ln35_16  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U348       | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U349       | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|    sub_ln35_17_fu_460_p2           | -   |        | sub_ln35_17  | sub | fabric | 0       |
|    sub_ln35_18_fu_905_p2           | -   |        | sub_ln35_18  | sub | fabric | 0       |
|    empty_41_fu_472_p2              | -   |        | empty_41     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U350       | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U351       | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U352       | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|    add_ln143_3_fu_1054_p2          | -   |        | add_ln143_3  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U353       | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U354       | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U355       | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|    add_ln143_6_fu_1108_p2          | -   |        | add_ln143_6  | add | fabric | 0       |
|    sub_ln35_19_fu_502_p2           | -   |        | sub_ln35_19  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U356       | 4   |        | mul_ln143_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U357       | 4   |        | mul_ln143_10 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U358       | 4   |        | mul_ln143_11 | mul | auto   | 0       |
|    add_ln143_9_fu_1182_p2          | -   |        | add_ln143_9  | add | fabric | 0       |
|    sub_ln35_20_fu_1203_p2          | -   |        | sub_ln35_20  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U359       | 4   |        | mul_ln143_12 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U360       | 4   |        | mul_ln143_13 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U361       | 4   |        | mul_ln143_14 | mul | auto   | 0       |
|    add_ln143_12_fu_1251_p2         | -   |        | add_ln143_12 | add | fabric | 0       |
|    add_ln130_fu_514_p2             | -   |        | add_ln130    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


