Design Assistant report for quartus_compile
Thu Apr 27 14:42:35 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Synthesized) Results - 1 of 11 Rules Failed
  3. RES-30134 - Registers Not Reachable from Reset Release IP
  4. RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes
  5. LNT-30023 - Reset Nets with Polarity Conflict
  6. RES-30132 - Registers May Not Be Properly Reset
  7. TMC-20052 - Paths with Post Synthesis Inferred Latches
  8. FLP-10500 - Non Driving Top Level Inputs Found
  9. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 10. LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch
 11. TMC-20053 - DSP Inputs Driven by High Fan-Out Net
 12. TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible
 13. TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Synthesized) Results - 1 of 11 Rules Failed                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; Rule                                                                                                  ; Severity ; Violations ; Waived ; Tags                            ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                             ; Medium   ; 1,086      ; 0      ; reset-usage, reset-reachability ;
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes ; High     ; 0          ; 0      ; ram, reset-usage                ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                         ; Medium   ; 0          ; 0      ; reset-usage                     ;
; RES-30132 - Registers May Not Be Properly Reset                                                       ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability ;
; TMC-20052 - Paths with Post Synthesis Inferred Latches                                                ; Medium   ; 0          ; 0      ; nonstandard-timing, latch       ;
; FLP-10500 - Non Driving Top Level Inputs Found                                                        ; Low      ; 0          ; 0      ; system                          ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                          ; Low      ; 0          ; 0      ; reset-usage                     ;
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch                                          ; Low      ; 0          ; 0      ; dsp, reset-usage                ;
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net                                                     ; Low      ; 0          ; 0      ; dsp                             ;
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible                                 ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested                                ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,086
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Register Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[1]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist8_sync_together79_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist9_sync_together79_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist10_sync_together79_aunroll_x_in_i_valid_4_q[0]                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist11_sync_together79_aunroll_x_in_i_valid_5_q[0]                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[0][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[1][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[2][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[3][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[4][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[5][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[6][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[7][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist12_sync_together79_aunroll_x_in_i_valid_14|delays[8][0]                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist13_sync_together79_aunroll_x_in_i_valid_16_delay_0[0]                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist13_sync_together79_aunroll_x_in_i_valid_16_q[0]                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist5_valid_fanout_reg0_q_1_q[0]                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[1]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_c0_exit31_4_tpl_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_c0_exit31_4_tpl_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontValid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontValid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[0]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[2]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|out_stall                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.forced_read_prev                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|out_stall                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[3]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[1][0]                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_valid_m2                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_side_incr_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|threshold_reached                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|threshold_reached                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_valid_m1                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|threshold_reached                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_rdack_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|threshold_reached                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_valid                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[2]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[1].pipe_one_available[1]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[1].pipe_one_available[2]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[0].pipe_one_available[1]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[0].pipe_one_available[2]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_empty|threshold_reached                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_many_valid_m2                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_many_valid_m1                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_many_valid                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[1].pipe_many_available[1]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[1].pipe_many_available[2]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thestart_pulse|start_pulse_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thestart_pulse|start_pulse_out_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_not_stall[1].pipe_not_stall[1]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_not_stall[1].pipe_not_stall[2]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_wrreq_prev                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_early_valid|threshold_reached                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_read_m2                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_read_m1                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_read                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_valid[1].pipe_valid[1]                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_valid[1].pipe_valid[2]                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|threshold_reached                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_full[1].pipe_has_capacity[1]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_full[1].pipe_has_capacity[2]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_valid[0].pipe_valid[1]                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_valid[0].pipe_valid[2]                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_full[0].pipe_has_capacity[1]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|gen_full[0].pipe_has_capacity[2]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|pipe_not_stall[1]                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|desync_inst|pipe_not_stall[2]                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|stall_entry_frontValid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|stall_entry_frontValid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_not_stall[0].pipe_not_stall[1]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_not_stall[0].pipe_not_stall[2]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[0].pipe_many_available[1]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|gen_empty[0].pipe_many_available[2]                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_has_capacity[1]                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_has_capacity[2]                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[1]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[2]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[3]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[4]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[5]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[6]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|sync_inst|pipe_wrreq[7]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_in_stall_in_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_in_stall_in_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_out_valid_out_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_out_valid_out_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|out_stall                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|stall_entry_frontAlmostEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|stall_entry_frontAlmostEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|inc[1]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|dec[1]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[2]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[3]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[0]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[1]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|incr_hi                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|decr_hi                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[1]                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[2]                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|mid                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|aux                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|count_at_target                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo[1]                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo[0]                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo[2]                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|threshold_reached                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|out_valid                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][1]                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][1]                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|redist1_sync_together25_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|redist1_sync_together25_in_i_valid_2_q[0]                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|redist2_sync_together25_in_i_valid_3_q[0]                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[1]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[3]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[4]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[5]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|stall_entry_frontEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|stall_entry_frontEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_empty_decr_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|stall_entry_frontAlmostEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|stall_entry_frontAlmostEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|inc[1]           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|dec[1]           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[2]           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[3]           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[0]           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[1]           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|incr_hi                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|decr_hi                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[1]            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[2]            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|mid                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|aux                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|count_at_target                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo[1]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo[2]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo[0]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|threshold_reached                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3] ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2] ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0] ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1] ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[1]                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[3]                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[4]                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[5]                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_frontEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_frontEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_frontAlmostEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_frontAlmostEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|inc[1]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|dec[1]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[2]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[3]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[0]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[1]                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|incr_hi                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|decr_hi                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[1]                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[2]                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|mid                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|aux                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|count_at_target                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo[2]                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo[0]                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo[1]                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_full_detector|fast_incr_decr_counter|threshold_reached                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[3]                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.mid_5_6                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[1]                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[2]                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[1]                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[0]                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[2]                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.upper_zeros                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.count_at_target                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[0]                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[1]                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|threshold_reached                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros                                                                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|gen_large_latency.slow_read_counter[1]                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|gen_large_latency.slow_read_counter[0]                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|gen_large_latency.slow_read_counter[2]                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|gen_large_latency.forced_read_prev                                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|gen_large_latency.slow_read_counter[3]                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|valid_out                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_empty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_empty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|valid_out                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|i_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x_out_empty_out_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|i_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x_out_empty_out_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.upper_zeros                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_almost_empty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_almost_empty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid_5_6                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.upper_zeros                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_sfc_logic_s_c0_in_for_end_matvecs_c0_enter37_matvec0_aunroll_x|redist1_sync_together8_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_sfc_logic_s_c0_in_for_end_matvecs_c0_enter37_matvec0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|i_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x_out_almost_empty_out_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|i_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x_out_almost_empty_out_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|threshold_reached                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_incr_EV                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg_clock_en                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[0]                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|occ[0]~reg0                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|valid_fanout_reg22_q[0]                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|stall_in_pipe[1]                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|stall_in_pipe[2]                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|valid_fanout_reg21_q[0]                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|occ_low_reset[0]                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_notcmp414_push12_matvec0_i_llvm_fpga_push_i1_notcmp414_push12_matvec1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|valid_out                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                             ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_incr_EV                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|before_fifo_2_x_q[0]                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[1]                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|m20k_addr_b_clock_en_EV                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[2]                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[1]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i1_matvec_b2_next_iter_isreal_push_matvec0_i_llvm_fpga_push_i1_matvec_b2_next_iter_isreal_push_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i1_matvec_b2_next_iter_isreal_push_matvec0_i_llvm_fpga_push_i1_matvec_b2_next_iter_isreal_push_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[1]                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[2]                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|out_dummy                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][0]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][0]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][0]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist4_i_llvm_fpga_dummy_thread_matvec_b2_dummy_matvec2_out_dummy_out_4_delay_0[0]                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist4_i_llvm_fpga_dummy_thread_matvec_b2_dummy_matvec2_out_dummy_out_4_delay_1[0]                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist4_i_llvm_fpga_dummy_thread_matvec_b2_dummy_matvec2_out_dummy_out_4_delay_2[0]                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist4_i_llvm_fpga_dummy_thread_matvec_b2_dummy_matvec2_out_dummy_out_4_q[0]                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|valid_fanout_reg7_q[0]                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[3]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv1_push7_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|thread_is_exiting                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|out_valid                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][1]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][1]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[4]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist0_sync_together47_aunroll_x_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist0_sync_together47_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist1_sync_together47_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|fork_latency_match|pipe[0][0]                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|fork_latency_match|pipe[1][0]                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|fork_latency_match|pipe[2][0]                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|fork_latency_match|pipe[3][0]                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist3_i_llvm_fpga_forked_matvec_b2_forked_matvec3_out_buffer_out_4_delay_0[0]                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[5]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist3_i_llvm_fpga_forked_matvec_b2_forked_matvec3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist3_i_llvm_fpga_forked_matvec_b2_forked_matvec3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist3_i_llvm_fpga_forked_matvec_b2_forked_matvec3_out_buffer_out_4_q[0]                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_c0_exit23_2_tpl_reg0_q[0]                                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_c0_exit23_2_tpl_reg1_q[0]                                                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[0]                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|stall_entry_frontEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|stall_entry_frontEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_o5_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|stall_entry_o5_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist7_sync_together79_aunroll_x_in_c0_eni3_3_tpl_4_delay_0[0]                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist7_sync_together79_aunroll_x_in_c0_eni3_3_tpl_4_delay_1[0]                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist7_sync_together79_aunroll_x_in_c0_eni3_3_tpl_4_delay_2[0]                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist7_sync_together79_aunroll_x_in_c0_eni3_3_tpl_4_q[0]                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q[0]                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[0][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[1][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[2][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[3][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[4][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[5][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[6][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[7][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[8][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[9][0]                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[10][0]                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[11][0]                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist19_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec0_i_llvm_fpga_pop_i1_notcmp414_pop12_matvec31_mux_x_q_14|delays[12][0]                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|before_fifo_5_x_q[0]                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_c0_exit31_5_tpl_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_c0_exit31_5_tpl_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[96]                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[96]                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_o6_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_o6_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|m20k_addr_b_clock_en_EV                                                                                                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                                                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_data_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_data_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg2_q[0]                                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg3_q[0]                                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                            ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg4_q[0]                                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg5_q[0]                                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg6_q[0]                                                                                                                                                                                                                                                                                                                                                                ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|stall_entry_frontValid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|stall_entry_frontValid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                                                                                                                                                    ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[0]                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_incr_EV                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[0][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[1][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[2][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[3][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[4][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[5][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[6][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[7][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[8][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[9][0]                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[10][0]                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[11][0]                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[12][0]                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist4_i_exitcond_matvec22_cmp_nsign_q_14|delays[13][0]                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|before_fifo_4_x_q[0]                                                                                                                                                                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|m20k_addr_b_clock_en_EV                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_matvec_b3_next_iter_isreal_push_matvec0_i_llvm_fpga_push_i1_matvec_b3_next_iter_isreal_push_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist24_i_llvm_fpga_pipeline_keep_going_matvec6_out_data_out_2_delay_0[0]                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist24_i_llvm_fpga_pipeline_keep_going_matvec6_out_data_out_2_q[0]                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i1_matvec_b3_next_iter_isreal_push_matvec0_i_llvm_fpga_push_i1_matvec_b3_next_iter_isreal_push_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                             ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist26_i_llvm_fpga_forked_matvec_b3_forked_matvec3_out_buffer_out_6_delay_0[0]                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist26_i_llvm_fpga_forked_matvec_b3_forked_matvec3_out_buffer_out_6_q[0]                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[0][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[1][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[2][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[3][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[4][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[5][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[6][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[7][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[8][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[9][0]                                                                                                                                                                                                                                       ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[10][0]                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[11][0]                                                                                                                                                                                                                                      ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[1]                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[2]                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|out_dummy                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][0]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist28_i_llvm_fpga_dummy_thread_matvec_b3_dummy_matvec2_out_dummy_out_4_delay_0[0]                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist28_i_llvm_fpga_dummy_thread_matvec_b3_dummy_matvec2_out_dummy_out_4_delay_1[0]                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist28_i_llvm_fpga_dummy_thread_matvec_b3_dummy_matvec2_out_dummy_out_4_delay_2[0]                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist28_i_llvm_fpga_dummy_thread_matvec_b3_dummy_matvec2_out_dummy_out_4_q[0]                                                                                                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|valid_fanout_reg18_q[0]                                                                                                                                                                                                                                                                                  ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                           ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec0_i_llvm_fpga_push_i6_fpga_indvars_iv_push9_matvec1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|fork_latency_match|pipe[0][0]                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|fork_latency_match|pipe[1][0]                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|fork_latency_match|pipe[2][0]                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|fork_latency_match|pipe[3][0]                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist25_i_llvm_fpga_forked_matvec_b3_forked_matvec3_out_buffer_out_4_delay_0[0]                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist25_i_llvm_fpga_forked_matvec_b3_forked_matvec3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                          ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist25_i_llvm_fpga_forked_matvec_b3_forked_matvec3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist25_i_llvm_fpga_forked_matvec_b3_forked_matvec3_out_buffer_out_4_q[0]                                                                                                                                                                                                                               ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|thread_is_exiting                                                                                                                                                                                                                                                                                                                                                 ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                                   ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|out_valid                                                                                                                                                                                                                                                                                                                                                         ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                                                        ;        ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist8_sync_together79_aunroll_x_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                                                ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------+
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes ;
+-------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------+
; RES-30132 - Registers May Not Be Properly Reset ;
+-------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------+
; TMC-20052 - Paths with Post Synthesis Inferred Latches ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; FLP-10500 - Non Driving Top Level Inputs Found ;
+------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		DSP_HFN_Threshold = 500
+---------------------------------------------------+
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net ;
+---------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------+
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested ;
+------------------------------------------------------------------------+


