// Seed: 3505795696
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7
    , id_12,
    output tri id_8,
    input wire id_9,
    output uwire id_10
);
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_5 = 32'd77
) (
    input tri0 id_0
    , id_10,
    input supply0 id_1,
    input uwire _id_2,
    output wand id_3,
    input tri0 id_4,
    input tri _id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8
);
  wire id_11;
  logic [id_2 : 1  -  id_5] id_12;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_1,
      id_4,
      id_4,
      id_6,
      id_1,
      id_8,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_10[-1] = 1 || -1;
endmodule
