// Seed: 2519726702
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri id_11,
    input uwire id_12,
    output supply0 id_13,
    output supply1 id_14,
    output tri id_15,
    output uwire id_16,
    output tri1 id_17,
    output tri1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input wor id_21,
    output tri0 id_22,
    output wand id_23,
    input wire id_24,
    input tri id_25
);
  logic [-1 : 1] id_27;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    output wor  id_2,
    output tri  id_3
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
