D:/Uni/term6/dsd/HW4_Elevator/TEST/elevator_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Uni/term6/dsd/HW4_Elevator/TEST/elevator_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity elevator_tb
-- Compiling architecture test of elevator_tb

} {} {}} D:/Uni/term6/dsd/HW4_Elevator/TEST/elevator.vhd {1 {vcom -work work -2002 -explicit -stats=none {D:\Uni\term6\dsd\HW4_Elevator\TEST\elevator.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity elevator
-- Compiling architecture Behavioral of elevator

} {} {}}
