

================================================================
== Vivado HLS Report for 'bitset_next'
================================================================
* Date:           Sat Aug 09 17:29:25 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5_plb
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   7.00|      3.36|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_p_bsf32_hw_fu_118  |p_bsf32_hw  |    0|    0|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|     94|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|     55|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    116|
|Register         |        -|      -|    193|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    193|    265|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+---+----+
    |        Instance       |   Module   | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------+------------+---------+-------+---+----+
    |grp_p_bsf32_hw_fu_118  |p_bsf32_hw  |        0|      0|  0|  55|
    +-----------------------+------------+---------+-------+---+----+
    |Total                  |            |        0|      0|  0|  55|
    +-----------------------+------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_131_p2       |     +    |      0|  0|  32|          32|           2|
    |ap_sig_bdd_104        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_113        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_121        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_125        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_59         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_61         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_73         |    and   |      0|  0|   1|           1|           1|
    |bus_assign_fu_137_p2  |    and   |      0|  0|  32|          32|          32|
    |tmp_11_1_fu_153_p2    |   icmp   |      0|  0|  11|          32|           1|
    |tmp_5_fu_143_p2       |   icmp   |      0|  0|  11|          32|           1|
    |tmp_9_1_fu_148_p2     |   icmp   |      0|  0|   1|           2|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  94|         137|          44|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |agg_result_bit_write_assign_phi_fu_107_p8                            |   8|          3|    8|         24|
    |agg_result_bucket_index_write_assign_phi_fu_91_p8                    |   2|          3|    2|          6|
    |agg_result_bucket_write_assign_phi_fu_58_p8                          |  32|          3|   32|         96|
    |ap_reg_phiprechg_agg_result_bit_write_assign_reg_104pp0_it2          |   8|          2|    8|         16|
    |ap_reg_phiprechg_agg_result_bucket_index_write_assign_reg_87pp0_it2  |   2|          2|    2|          4|
    |ap_reg_phiprechg_agg_result_bucket_write_assign_reg_54pp0_it2        |  32|          3|   32|         96|
    |grp_p_bsf32_hw_fu_118_bus_r                                          |  32|          3|   32|         96|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                | 116|         19|  116|        338|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   1|   0|    1|          0|
    |ap_reg_phiprechg_agg_result_bit_write_assign_reg_104pp0_it2          |   8|   0|    8|          0|
    |ap_reg_phiprechg_agg_result_bucket_index_write_assign_reg_87pp0_it2  |   2|   0|    2|          0|
    |ap_reg_phiprechg_agg_result_bucket_write_assign_reg_54pp0_it2        |  32|   0|   32|          0|
    |ap_reg_phiprechg_agg_result_end_write_assign_reg_69pp0_it2           |   0|   0|    1|          1|
    |ap_reg_ppiten_pp0_it1                                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                                |   1|   0|    1|          0|
    |ap_reg_ppstg_bus_assign_reg_216_pp0_it1                              |  32|   0|   32|          0|
    |ap_reg_ppstg_p_read_1_reg_202_pp0_it1                                |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_reg_210_pp0_it1                                     |   2|   0|    2|          0|
    |bus_assign_reg_216                                                   |  32|   0|   32|          0|
    |p_read_1_reg_202                                                     |  32|   0|   32|          0|
    |r_bit_read_reg_196                                                   |   8|   0|    8|          0|
    |reg_123                                                              |   5|   0|    5|          0|
    |tmp_11_1_reg_231                                                     |   1|   0|    1|          0|
    |tmp_5_reg_223                                                        |   1|   0|    1|          0|
    |tmp_9_1_reg_227                                                      |   1|   0|    1|          0|
    |tmp_reg_210                                                          |   2|   0|    2|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 193|   0|  194|          1|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_ce           |  in |    1| ap_ctrl_hs |   bitset_next  | return value |
|ap_return_0     | out |    8| ap_ctrl_hs |   bitset_next  | return value |
|ap_return_1     | out |    8| ap_ctrl_hs |   bitset_next  | return value |
|ap_return_2     | out |   32| ap_ctrl_hs |   bitset_next  | return value |
|ap_return_3     | out |    1| ap_ctrl_hs |   bitset_next  | return value |
|p_read          |  in |   32|   ap_none  |     p_read     |    scalar    |
|r_bit           |  in |    8|   ap_none  |      r_bit     |    scalar    |
|r_bucket_index  |  in |    8|   ap_none  | r_bucket_index |    scalar    |
|r_bucket        |  in |   32|   ap_none  |    r_bucket    |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.82ns
ST_1: r_bucket_read [1/1] 0.00ns
._crit_edge:0  %r_bucket_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r_bucket)

ST_1: r_bucket_index_read [1/1] 0.00ns
._crit_edge:1  %r_bucket_index_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bucket_index)

ST_1: r_bit_read [1/1] 0.00ns
._crit_edge:2  %r_bit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bit)

ST_1: p_read_1 [1/1] 0.00ns
._crit_edge:3  %p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: tmp [1/1] 0.00ns
._crit_edge:4  %tmp = trunc i8 %r_bucket_index_read to i2

ST_1: tmp_3 [1/1] 2.05ns
._crit_edge:5  %tmp_3 = add i32 %r_bucket_read, -1

ST_1: bus_assign [1/1] 0.77ns
._crit_edge:6  %bus_assign = and i32 %tmp_3, %r_bucket_read


 <State 2>: 3.36ns
ST_2: tmp_5 [1/1] 1.60ns
._crit_edge:7  %tmp_5 = icmp eq i32 %bus_assign, 0

ST_2: stg_12 [1/1] 0.00ns
._crit_edge:8  br i1 %tmp_5, label %.preheader, label %0

ST_2: tmp_i [1/1] 3.36ns
:0  %tmp_i = call fastcc zeroext i5 @_bsf32_hw(i32 %bus_assign) nounwind

ST_2: tmp_9_1 [1/1] 0.82ns
.preheader:0  %tmp_9_1 = icmp eq i2 %tmp, 0

ST_2: stg_15 [1/1] 1.33ns
.preheader:1  br i1 %tmp_9_1, label %2, label %.loopexit

ST_2: tmp_11_1 [1/1] 1.60ns
:0  %tmp_11_1 = icmp eq i32 %p_read_1, 0

ST_2: stg_17 [1/1] 1.33ns
:1  br i1 %tmp_11_1, label %.loopexit, label %1

ST_2: tmp_i1 [1/1] 3.36ns
:0  %tmp_i1 = call fastcc zeroext i5 @_bsf32_hw(i32 %p_read_1) nounwind


 <State 3>: 1.33ns
ST_3: agg_result_bit_write_assign_trunc_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc_ext = zext i5 %tmp_i to i8

ST_3: stg_20 [1/1] 1.33ns
:2  br label %.loopexit

ST_3: agg_result_bit_write_assign_trunc3_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc3_ext = zext i5 %tmp_i1 to i8

ST_3: stg_22 [1/1] 1.33ns
:2  br label %.loopexit

ST_3: agg_result_bucket_write_assign [1/1] 0.00ns
.loopexit:0  %agg_result_bucket_write_assign = phi i32 [ %p_read_1, %1 ], [ %bus_assign, %0 ], [ 0, %.preheader ], [ %p_read_1, %2 ]

ST_3: agg_result_end_write_assign [1/1] 0.00ns
.loopexit:1  %agg_result_end_write_assign = phi i1 [ false, %1 ], [ false, %0 ], [ true, %.preheader ], [ true, %2 ]

ST_3: agg_result_bucket_index_write_assign [1/1] 0.00ns
.loopexit:2  %agg_result_bucket_index_write_assign = phi i2 [ 1, %1 ], [ %tmp, %0 ], [ -2, %.preheader ], [ -2, %2 ]

ST_3: agg_result_bit_write_assign [1/1] 0.00ns
.loopexit:3  %agg_result_bit_write_assign = phi i8 [ %agg_result_bit_write_assign_trunc3_ext, %1 ], [ %agg_result_bit_write_assign_trunc_ext, %0 ], [ %r_bit_read, %.preheader ], [ %r_bit_read, %2 ]

ST_3: agg_result_bucket_index_write_assign_cast [1/1] 0.00ns
.loopexit:4  %agg_result_bucket_index_write_assign_cast = zext i2 %agg_result_bucket_index_write_assign to i8

ST_3: mrv [1/1] 0.00ns
.loopexit:5  %mrv = insertvalue { i8, i8, i32, i1 } undef, i8 %agg_result_bit_write_assign, 0

ST_3: mrv_1 [1/1] 0.00ns
.loopexit:6  %mrv_1 = insertvalue { i8, i8, i32, i1 } %mrv, i8 %agg_result_bucket_index_write_assign_cast, 1

ST_3: mrv_2 [1/1] 0.00ns
.loopexit:7  %mrv_2 = insertvalue { i8, i8, i32, i1 } %mrv_1, i32 %agg_result_bucket_write_assign, 2

ST_3: mrv_3 [1/1] 0.00ns
.loopexit:8  %mrv_3 = insertvalue { i8, i8, i32, i1 } %mrv_2, i1 %agg_result_end_write_assign, 3

ST_3: stg_32 [1/1] 0.00ns
.loopexit:9  ret { i8, i8, i32, i1 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x77a5e34c70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_bit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x77a5e34a30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_bucket_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x77a5e34010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_bucket]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x77a5e34910; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_bucket_read                             (read       ) [ 0000]
r_bucket_index_read                       (read       ) [ 0000]
r_bit_read                                (read       ) [ 0111]
p_read_1                                  (read       ) [ 0111]
tmp                                       (trunc      ) [ 0111]
tmp_3                                     (add        ) [ 0000]
bus_assign                                (and        ) [ 0111]
tmp_5                                     (icmp       ) [ 0111]
stg_12                                    (br         ) [ 0000]
tmp_i                                     (call       ) [ 0101]
tmp_9_1                                   (icmp       ) [ 0111]
stg_15                                    (br         ) [ 0111]
tmp_11_1                                  (icmp       ) [ 0111]
stg_17                                    (br         ) [ 0111]
tmp_i1                                    (call       ) [ 0101]
agg_result_bit_write_assign_trunc_ext     (zext       ) [ 0000]
stg_20                                    (br         ) [ 0000]
agg_result_bit_write_assign_trunc3_ext    (zext       ) [ 0000]
stg_22                                    (br         ) [ 0000]
agg_result_bucket_write_assign            (phi        ) [ 0101]
agg_result_end_write_assign               (phi        ) [ 0101]
agg_result_bucket_index_write_assign      (phi        ) [ 0101]
agg_result_bit_write_assign               (phi        ) [ 0101]
agg_result_bucket_index_write_assign_cast (zext       ) [ 0000]
mrv                                       (insertvalue) [ 0000]
mrv_1                                     (insertvalue) [ 0000]
mrv_2                                     (insertvalue) [ 0000]
mrv_3                                     (insertvalue) [ 0000]
stg_32                                    (ret        ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_bit">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_bit"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_bucket_index">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_bucket_index"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_bucket">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_bucket"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_bsf32_hw"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="r_bucket_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_bucket_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="r_bucket_index_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_bucket_index_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="r_bit_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_bit_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="agg_result_bucket_write_assign_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_bucket_write_assign (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="agg_result_bucket_write_assign_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="2"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="2"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="4" bw="1" slack="1"/>
<pin id="64" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="32" slack="2"/>
<pin id="66" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_bucket_write_assign/3 "/>
</bind>
</comp>

<comp id="69" class="1005" name="agg_result_end_write_assign_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_end_write_assign (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="agg_result_end_write_assign_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="4" bw="1" slack="1"/>
<pin id="79" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="1" slack="1"/>
<pin id="81" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_end_write_assign/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="agg_result_bucket_index_write_assign_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="1"/>
<pin id="89" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_bucket_index_write_assign (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="agg_result_bucket_index_write_assign_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="2" slack="2"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="4" bw="2" slack="1"/>
<pin id="97" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="2" slack="1"/>
<pin id="99" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="8" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_bucket_index_write_assign/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="agg_result_bit_write_assign_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="106" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_bit_write_assign (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="agg_result_bit_write_assign_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="8" slack="2"/>
<pin id="113" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="8" slack="2"/>
<pin id="115" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_bit_write_assign/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_p_bsf32_hw_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/2 tmp_i1/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="bus_assign_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bus_assign/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_5_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_9_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="1"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_11_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="agg_result_bit_write_assign_trunc_ext_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_bit_write_assign_trunc_ext/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="agg_result_bit_write_assign_trunc3_ext_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_bit_write_assign_trunc3_ext/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="agg_result_bucket_index_write_assign_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_bucket_index_write_assign_cast/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="49" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="49" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="49" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mrv_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="49" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="49" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="r_bit_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="2"/>
<pin id="198" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="r_bit_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_read_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="216" class="1005" name="bus_assign_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_assign "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_5_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_9_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_11_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="54" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="69" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="86"><net_src comp="69" pin="1"/><net_sink comp="73" pin=6"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="87" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="103"><net_src comp="87" pin="1"/><net_sink comp="91" pin=6"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="36" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="30" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="123" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="166"><net_src comp="123" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="171"><net_src comp="91" pin="8"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="107" pin="8"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="168" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="58" pin="8"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="73" pin="8"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="42" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="107" pin=6"/></net>

<net id="205"><net_src comp="48" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="213"><net_src comp="127" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="219"><net_src comp="137" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="226"><net_src comp="143" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="148" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="153" pin="2"/><net_sink comp="231" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: r_bit | {}
	Port: r_bucket_index | {}
	Port: r_bucket | {}
  - Chain level:
	State 1
		bus_assign : 1
	State 2
		stg_12 : 1
		stg_15 : 1
		stg_17 : 1
	State 3
		agg_result_bucket_write_assign : 1
		agg_result_end_write_assign : 1
		agg_result_bucket_index_write_assign : 1
		agg_result_bit_write_assign : 1
		agg_result_bucket_index_write_assign_cast : 2
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		stg_32 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|    add   |                   tmp_3_fu_131                   |    0    |    32   |
|----------|--------------------------------------------------|---------|---------|
|    and   |                 bus_assign_fu_137                |    0    |    32   |
|----------|--------------------------------------------------|---------|---------|
|          |                   tmp_5_fu_143                   |    0    |    11   |
|   icmp   |                  tmp_9_1_fu_148                  |    0    |    1    |
|          |                  tmp_11_1_fu_153                 |    0    |    11   |
|----------|--------------------------------------------------|---------|---------|
|   call   |               grp_p_bsf32_hw_fu_118              |    10   |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |             r_bucket_read_read_fu_30             |    0    |    0    |
|   read   |          r_bucket_index_read_read_fu_36          |    0    |    0    |
|          |               r_bit_read_read_fu_42              |    0    |    0    |
|          |                p_read_1_read_fu_48               |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   trunc  |                    tmp_fu_127                    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |   agg_result_bit_write_assign_trunc_ext_fu_158   |    0    |    0    |
|   zext   |   agg_result_bit_write_assign_trunc3_ext_fu_163  |    0    |    0    |
|          | agg_result_bucket_index_write_assign_cast_fu_168 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |                    mrv_fu_172                    |    0    |    0    |
|insertvalue|                   mrv_1_fu_178                   |    0    |    0    |
|          |                   mrv_2_fu_184                   |    0    |    0    |
|          |                   mrv_3_fu_190                   |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |    10   |    87   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|    agg_result_bit_write_assign_reg_104    |    8   |
|agg_result_bucket_index_write_assign_reg_87|    2   |
|   agg_result_bucket_write_assign_reg_54   |   32   |
|     agg_result_end_write_assign_reg_69    |    1   |
|             bus_assign_reg_216            |   32   |
|              p_read_1_reg_202             |   32   |
|             r_bit_read_reg_196            |    8   |
|                  reg_123                  |    5   |
|              tmp_11_1_reg_231             |    1   |
|               tmp_5_reg_223               |    1   |
|              tmp_9_1_reg_227              |    1   |
|                tmp_reg_210                |    2   |
+-------------------------------------------+--------+
|                   Total                   |   125  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_p_bsf32_hw_fu_118 |  p1  |   2  |  32  |   64   ||    32   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   64   ||  1.171  ||    32   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   10   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   135  |   119  |
+-----------+--------+--------+--------+
