
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022194  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004560  08022398  08022398  00023398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080268f8  080268f8  00028348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080268f8  080268f8  000278f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026900  08026900  00028348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026900  08026900  00027900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08026904  08026904  00027904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08026908  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000208  08026b10  00028208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a8  08026bb0  000282a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000687e8  20000348  08026c50  00028348  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20068b30  08026c50  00028b30  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00028348  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003ebac  00000000  00000000  00028376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008eff  00000000  00000000  00066f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002d18  00000000  00000000  0006fe28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000241f  00000000  00000000  00072b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003d8bf  00000000  00000000  00074f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00045885  00000000  00000000  000b281e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0013162a  00000000  00000000  000f80a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002296cd  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d234  00000000  00000000  00229710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000070  00000000  00000000  00236944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	0802237c 	.word	0x0802237c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	0802237c 	.word	0x0802237c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_ldivmod>:
 8000688:	b97b      	cbnz	r3, 80006aa <__aeabi_ldivmod+0x22>
 800068a:	b972      	cbnz	r2, 80006aa <__aeabi_ldivmod+0x22>
 800068c:	2900      	cmp	r1, #0
 800068e:	bfbe      	ittt	lt
 8000690:	2000      	movlt	r0, #0
 8000692:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000696:	e006      	blt.n	80006a6 <__aeabi_ldivmod+0x1e>
 8000698:	bf08      	it	eq
 800069a:	2800      	cmpeq	r0, #0
 800069c:	bf1c      	itt	ne
 800069e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80006a2:	f04f 30ff 	movne.w	r0, #4294967295
 80006a6:	f000 ba0b 	b.w	8000ac0 <__aeabi_idiv0>
 80006aa:	f1ad 0c08 	sub.w	ip, sp, #8
 80006ae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b2:	2900      	cmp	r1, #0
 80006b4:	db09      	blt.n	80006ca <__aeabi_ldivmod+0x42>
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db1a      	blt.n	80006f0 <__aeabi_ldivmod+0x68>
 80006ba:	f000 f885 	bl	80007c8 <__udivmoddi4>
 80006be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	4240      	negs	r0, r0
 80006cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	db1b      	blt.n	800070c <__aeabi_ldivmod+0x84>
 80006d4:	f000 f878 	bl	80007c8 <__udivmoddi4>
 80006d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e0:	b004      	add	sp, #16
 80006e2:	4240      	negs	r0, r0
 80006e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e8:	4252      	negs	r2, r2
 80006ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ee:	4770      	bx	lr
 80006f0:	4252      	negs	r2, r2
 80006f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f6:	f000 f867 	bl	80007c8 <__udivmoddi4>
 80006fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000702:	b004      	add	sp, #16
 8000704:	4240      	negs	r0, r0
 8000706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800070a:	4770      	bx	lr
 800070c:	4252      	negs	r2, r2
 800070e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000712:	f000 f859 	bl	80007c8 <__udivmoddi4>
 8000716:	f8dd e004 	ldr.w	lr, [sp, #4]
 800071a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071e:	b004      	add	sp, #16
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	4770      	bx	lr

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4a07      	ldr	r2, [pc, #28]	@ (8000af0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ad4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	4a06      	ldr	r2, [pc, #24]	@ (8000af4 <vApplicationGetIdleTaskMemory+0x30>)
 8000ada:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ae2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	20000364 	.word	0x20000364
 8000af4:	20000414 	.word	0x20000414

08000af8 <DEC_to_BCD>:
/* USER CODE BEGIN PFP */
uint8_t BCD_to_DEC(uint8_t val){
    return (val >> 4) * 10 + (val & 0x0F);
}

uint8_t DEC_to_BCD(uint8_t val){
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
    return ((val / 10) << 4) | (val % 10);
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	4a0e      	ldr	r2, [pc, #56]	@ (8000b40 <DEC_to_BCD+0x48>)
 8000b06:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0a:	08db      	lsrs	r3, r3, #3
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	b25b      	sxtb	r3, r3
 8000b10:	011b      	lsls	r3, r3, #4
 8000b12:	b258      	sxtb	r0, r3
 8000b14:	79fa      	ldrb	r2, [r7, #7]
 8000b16:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <DEC_to_BCD+0x48>)
 8000b18:	fba3 1302 	umull	r1, r3, r3, r2
 8000b1c:	08d9      	lsrs	r1, r3, #3
 8000b1e:	460b      	mov	r3, r1
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	440b      	add	r3, r1
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	4303      	orrs	r3, r0
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	b2db      	uxtb	r3, r3
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	cccccccd 	.word	0xcccccccd

08000b44 <log_message>:
    char text[256];
} Message_t;
static struct udp_pcb *ntp_pcb;
//struct netif gnetif;
static bool is_synced =false;
void log_message(const char *format, ...) {
 8000b44:	b40f      	push	{r0, r1, r2, r3}
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b0c2      	sub	sp, #264	@ 0x108
 8000b4a:	af00      	add	r7, sp, #0
    static uint8_t msg_id = 0;
    Message_t msg;

    msg.id = msg_id++;
 8000b4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <log_message+0x64>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	1c5a      	adds	r2, r3, #1
 8000b52:	b2d1      	uxtb	r1, r2
 8000b54:	4a14      	ldr	r2, [pc, #80]	@ (8000ba8 <log_message+0x64>)
 8000b56:	7011      	strb	r1, [r2, #0]
 8000b58:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000b5c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000b60:	7013      	strb	r3, [r2, #0]

    va_list args;
    va_start(args, format);
 8000b62:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000b66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000b6e:	601a      	str	r2, [r3, #0]
    vsnprintf(msg.text, sizeof(msg.text), format, args);
 8000b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000b78:	1d3a      	adds	r2, r7, #4
 8000b7a:	1c50      	adds	r0, r2, #1
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000b82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b86:	f01d ffd3 	bl	801eb30 <vsniprintf>
    va_end(args);

    osMessagePut(messageQueueHandle, (uint32_t) &msg, 0);
 8000b8a:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <log_message+0x68>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	1d39      	adds	r1, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f00a fb40 	bl	800b218 <osMessagePut>
}
 8000b98:	bf00      	nop
 8000b9a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr
 8000ba8:	20001db8 	.word	0x20001db8
 8000bac:	20001690 	.word	0x20001690

08000bb0 <ntp_receive>:
void ntp_receive(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port) {
 8000bb0:	b5b0      	push	{r4, r5, r7, lr}
 8000bb2:	b08e      	sub	sp, #56	@ 0x38
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
 8000bbc:	603b      	str	r3, [r7, #0]
	if (p->len >= 48) {
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	895b      	ldrh	r3, [r3, #10]
 8000bc2:	2b2f      	cmp	r3, #47	@ 0x2f
 8000bc4:	d94b      	bls.n	8000c5e <ntp_receive+0xae>
		uint32_t timestamp;
		memcpy(&timestamp, (uint8_t *)p->payload + 40, 4);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	3328      	adds	r3, #40	@ 0x28
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	633b      	str	r3, [r7, #48]	@ 0x30
		timestamp = ntohl(timestamp)-NTP_TIMESTAMP_DELTA;
 8000bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f00f ff0a 	bl	80109ec <lwip_htonl>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	4b26      	ldr	r3, [pc, #152]	@ (8000c74 <ntp_receive+0xc4>)
 8000bdc:	4413      	add	r3, r2
 8000bde:	633b      	str	r3, [r7, #48]	@ 0x30
		time_t rawtime = timestamp;
 8000be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000be2:	2200      	movs	r2, #0
 8000be4:	461c      	mov	r4, r3
 8000be6:	4615      	mov	r5, r2
 8000be8:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
		struct tm *timeinfo = gmtime(&rawtime);
 8000bec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f01e f8ad 	bl	801ed50 <gmtime>
 8000bf6:	6378      	str	r0, [r7, #52]	@ 0x34
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		sTime.Hours = timeinfo->tm_hour;
 8000bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	753b      	strb	r3, [r7, #20]
		sTime.Minutes = timeinfo->tm_min;
 8000c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	757b      	strb	r3, [r7, #21]
		sTime.Seconds = timeinfo->tm_sec;
 8000c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	75bb      	strb	r3, [r7, #22]
		sDate.Year = timeinfo->tm_year-100; // STM32: annÃ©e depuis 2000
 8000c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c12:	695b      	ldr	r3, [r3, #20]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	3b64      	subs	r3, #100	@ 0x64
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	74fb      	strb	r3, [r7, #19]
		sDate.Month = timeinfo->tm_mon + 1;
 8000c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	3301      	adds	r3, #1
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	747b      	strb	r3, [r7, #17]
		sDate.Date = timeinfo->tm_mday;
 8000c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	74bb      	strb	r3, [r7, #18]
		sDate.WeekDay = timeinfo->tm_wday + 1;
 8000c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	3301      	adds	r3, #1
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	743b      	strb	r3, [r7, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	2200      	movs	r2, #0
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <ntp_receive+0xc8>)
 8000c46:	f006 fd7f 	bl	8007748 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	2200      	movs	r2, #0
 8000c50:	4619      	mov	r1, r3
 8000c52:	4809      	ldr	r0, [pc, #36]	@ (8000c78 <ntp_receive+0xc8>)
 8000c54:	f006 fe70 	bl	8007938 <HAL_RTC_SetDate>
		is_synced = true;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <ntp_receive+0xcc>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
	}
	pbuf_free(p);
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f012 fa88 	bl	8013174 <pbuf_free>
	udp_remove(pcb);
 8000c64:	68b8      	ldr	r0, [r7, #8]
 8000c66:	f019 fe93 	bl	801a990 <udp_remove>
}
 8000c6a:	bf00      	nop
 8000c6c:	3738      	adds	r7, #56	@ 0x38
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bdb0      	pop	{r4, r5, r7, pc}
 8000c72:	bf00      	nop
 8000c74:	7c558180 	.word	0x7c558180
 8000c78:	20001510 	.word	0x20001510
 8000c7c:	20001d94 	.word	0x20001d94

08000c80 <sync_rtc_with_ntp>:
void sync_rtc_with_ntp() {
 8000c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c82:	b093      	sub	sp, #76	@ 0x4c
 8000c84:	af00      	add	r7, sp, #0
	ip_addr_t ntp_ip;
	const char *hostname = NTP_SERVER;
 8000c86:	4b3e      	ldr	r3, [pc, #248]	@ (8000d80 <sync_rtc_with_ntp+0x100>)
 8000c88:	647b      	str	r3, [r7, #68]	@ 0x44
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000c8a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d84 <sync_rtc_with_ntp+0x104>)
 8000c8c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000c90:	f003 0301 	and.w	r3, r3, #1
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d069      	beq.n	8000d6e <sync_rtc_with_ntp+0xee>
 8000c9a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d84 <sync_rtc_with_ntp+0x104>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d065      	beq.n	8000d6e <sync_rtc_with_ntp+0xee>
		ip_addr_t ip;
		err_t err = dns_gethostbyname(hostname, &ntp_ip, NULL, NULL);
 8000ca2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	2200      	movs	r2, #0
 8000caa:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000cac:	f010 fe48 	bl	8011940 <dns_gethostbyname>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		if (err == ERR_OK) {
 8000cb6:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d150      	bne.n	8000d60 <sync_rtc_with_ntp+0xe0>
			log_message("NTP server found : %s.\r\n", ipaddr_ntoa(&ip));
 8000cbe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f01b fcbe 	bl	801c644 <ip4addr_ntoa>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	4619      	mov	r1, r3
 8000ccc:	482e      	ldr	r0, [pc, #184]	@ (8000d88 <sync_rtc_with_ntp+0x108>)
 8000cce:	f7ff ff39 	bl	8000b44 <log_message>
			ntp_pcb = udp_new();
 8000cd2:	f019 fe9f 	bl	801aa14 <udp_new>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8000d8c <sync_rtc_with_ntp+0x10c>)
 8000cda:	6013      	str	r3, [r2, #0]
			if (ntp_pcb != NULL) {
 8000cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8000d8c <sync_rtc_with_ntp+0x10c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d039      	beq.n	8000d58 <sync_rtc_with_ntp+0xd8>
				udp_recv(ntp_pcb, ntp_receive, NULL);
 8000ce4:	4b29      	ldr	r3, [pc, #164]	@ (8000d8c <sync_rtc_with_ntp+0x10c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	4929      	ldr	r1, [pc, #164]	@ (8000d90 <sync_rtc_with_ntp+0x110>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f019 fe2f 	bl	801a950 <udp_recv>
				uint8_t ntp_request[48] = {0};
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	2230      	movs	r2, #48	@ 0x30
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f01d ffe5 	bl	801ecc8 <memset>
				ntp_request[0] = 0x1B; // LI = 0, VN = 3, Mode = 3 (client)
 8000cfe:	231b      	movs	r3, #27
 8000d00:	713b      	strb	r3, [r7, #4]
				struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ntp_request), PBUF_RAM);
 8000d02:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8000d06:	2130      	movs	r1, #48	@ 0x30
 8000d08:	2036      	movs	r0, #54	@ 0x36
 8000d0a:	f011 ff4f 	bl	8012bac <pbuf_alloc>
 8000d0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
				memcpy(p->payload, ntp_request, sizeof(ntp_request));
 8000d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	1d3c      	adds	r4, r7, #4
 8000d16:	469c      	mov	ip, r3
 8000d18:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8000d1c:	4665      	mov	r5, ip
 8000d1e:	4626      	mov	r6, r4
 8000d20:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d22:	6028      	str	r0, [r5, #0]
 8000d24:	6069      	str	r1, [r5, #4]
 8000d26:	60aa      	str	r2, [r5, #8]
 8000d28:	60eb      	str	r3, [r5, #12]
 8000d2a:	3410      	adds	r4, #16
 8000d2c:	f10c 0c10 	add.w	ip, ip, #16
 8000d30:	4574      	cmp	r4, lr
 8000d32:	d1f3      	bne.n	8000d1c <sync_rtc_with_ntp+0x9c>
				udp_connect(ntp_pcb, &ntp_ip, NTP_PORT);
 8000d34:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <sync_rtc_with_ntp+0x10c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000d3c:	227b      	movs	r2, #123	@ 0x7b
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f019 fd98 	bl	801a874 <udp_connect>
				udp_send(ntp_pcb, p);
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <sync_rtc_with_ntp+0x10c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f019 fb0e 	bl	801a36c <udp_send>
				pbuf_free(p);
 8000d50:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d52:	f012 fa0f 	bl	8013174 <pbuf_free>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000d56:	e00e      	b.n	8000d76 <sync_rtc_with_ntp+0xf6>
			}
			else {
				log_message("Failed to sync. time!\r\n");
 8000d58:	480e      	ldr	r0, [pc, #56]	@ (8000d94 <sync_rtc_with_ntp+0x114>)
 8000d5a:	f7ff fef3 	bl	8000b44 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000d5e:	e00a      	b.n	8000d76 <sync_rtc_with_ntp+0xf6>
			}
		} else {
			log_message("Failed to resolve NTP_SERVER name (%d)!\r\n", err);
 8000d60:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8000d64:	4619      	mov	r1, r3
 8000d66:	480c      	ldr	r0, [pc, #48]	@ (8000d98 <sync_rtc_with_ntp+0x118>)
 8000d68:	f7ff feec 	bl	8000b44 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000d6c:	e003      	b.n	8000d76 <sync_rtc_with_ntp+0xf6>
		}
		}
	else {
		log_message("Device is not ready!\r\n");
 8000d6e:	480b      	ldr	r0, [pc, #44]	@ (8000d9c <sync_rtc_with_ntp+0x11c>)
 8000d70:	f7ff fee8 	bl	8000b44 <log_message>
	}
}
 8000d74:	bf00      	nop
 8000d76:	bf00      	nop
 8000d78:	374c      	adds	r7, #76	@ 0x4c
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	08022398 	.word	0x08022398
 8000d84:	20001e10 	.word	0x20001e10
 8000d88:	080223a8 	.word	0x080223a8
 8000d8c:	20001d90 	.word	0x20001d90
 8000d90:	08000bb1 	.word	0x08000bb1
 8000d94:	080223c4 	.word	0x080223c4
 8000d98:	080223dc 	.word	0x080223dc
 8000d9c:	08022408 	.word	0x08022408

08000da0 <movingAverage>:
float movingAverage(float previous, float newSample)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000daa:	edc7 0a00 	vstr	s1, [r7]
    const float alpha = 1.0f / MA_WINDOW;  // poids 10%
 8000dae:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <movingAverage+0x3c>)
 8000db0:	60fb      	str	r3, [r7, #12]
    return previous + alpha * (newSample - previous);
 8000db2:	ed97 7a00 	vldr	s14, [r7]
 8000db6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dca:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000dce:	eeb0 0a67 	vmov.f32	s0, s15
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	3dcccccd 	.word	0x3dcccccd

08000de0 <computeRMS>:

float computeRMS(float *buffer, uint16_t len)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	460b      	mov	r3, r1
 8000dea:	807b      	strh	r3, [r7, #2]
    float sumSq = 0;
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 8000df2:	2300      	movs	r3, #0
 8000df4:	817b      	strh	r3, [r7, #10]
 8000df6:	e016      	b.n	8000e26 <computeRMS+0x46>
        sumSq += buffer[i] * buffer[i];
 8000df8:	897b      	ldrh	r3, [r7, #10]
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	4413      	add	r3, r2
 8000e00:	ed93 7a00 	vldr	s14, [r3]
 8000e04:	897b      	ldrh	r3, [r7, #10]
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	edd3 7a00 	vldr	s15, [r3]
 8000e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e14:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e1c:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 8000e20:	897b      	ldrh	r3, [r7, #10]
 8000e22:	3301      	adds	r3, #1
 8000e24:	817b      	strh	r3, [r7, #10]
 8000e26:	897a      	ldrh	r2, [r7, #10]
 8000e28:	887b      	ldrh	r3, [r7, #2]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d3e4      	bcc.n	8000df8 <computeRMS+0x18>

    return sqrtf(sumSq / len);
 8000e2e:	887b      	ldrh	r3, [r7, #2]
 8000e30:	ee07 3a90 	vmov	s15, r3
 8000e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e38:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e3c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e40:	eeb0 0a66 	vmov.f32	s0, s13
 8000e44:	f021 fa78 	bl	8022338 <sqrtf>
 8000e48:	eef0 7a40 	vmov.f32	s15, s0
}
 8000e4c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <store_broadcast_ip>:
void store_broadcast_ip(const ip_addr_t *addr)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
    const char *iptxt = ipaddr_ntoa(addr);
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f01b fbef 	bl	801c644 <ip4addr_ntoa>
 8000e66:	60b8      	str	r0, [r7, #8]

    // VÃ©rifier si dÃ©jÃ  existante
    for (uint8_t i = 0; i < ip_count; i++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	73fb      	strb	r3, [r7, #15]
 8000e6c:	e00d      	b.n	8000e8a <store_broadcast_ip+0x32>
    {
        if (strcmp(broadcast_ip_list[i], iptxt) == 0)
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	011b      	lsls	r3, r3, #4
 8000e72:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee0 <store_broadcast_ip+0x88>)
 8000e74:	4413      	add	r3, r2
 8000e76:	68b9      	ldr	r1, [r7, #8]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff f9e1 	bl	8000240 <strcmp>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d028      	beq.n	8000ed6 <store_broadcast_ip+0x7e>
    for (uint8_t i = 0; i < ip_count; i++)
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	3301      	adds	r3, #1
 8000e88:	73fb      	strb	r3, [r7, #15]
 8000e8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ee4 <store_broadcast_ip+0x8c>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	7bfa      	ldrb	r2, [r7, #15]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d3ec      	bcc.n	8000e6e <store_broadcast_ip+0x16>
            return;  // dÃ©jÃ  stockÃ©e
    }

    // Ajouter nouvelle IP
    strncpy(broadcast_ip_list[ip_count], iptxt, 16);
 8000e94:	4b13      	ldr	r3, [pc, #76]	@ (8000ee4 <store_broadcast_ip+0x8c>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	4a11      	ldr	r2, [pc, #68]	@ (8000ee0 <store_broadcast_ip+0x88>)
 8000e9c:	4413      	add	r3, r2
 8000e9e:	2210      	movs	r2, #16
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f01d ff2a 	bl	801ecfc <strncpy>
    broadcast_ip_list[ip_count][15] = '\0';
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <store_broadcast_ip+0x8c>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee0 <store_broadcast_ip+0x88>)
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	4413      	add	r3, r2
 8000eb2:	330f      	adds	r3, #15
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]

    if (ip_count < MAX_IPS)
 8000eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee4 <store_broadcast_ip+0x8c>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b09      	cmp	r3, #9
 8000ebe:	d805      	bhi.n	8000ecc <store_broadcast_ip+0x74>
        ip_count++;
 8000ec0:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <store_broadcast_ip+0x8c>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <store_broadcast_ip+0x8c>)
 8000eca:	701a      	strb	r2, [r3, #0]

    log_message("[BROADCAST] Nouvelle IP enregistrÃ©e : %s\r\n", iptxt);
 8000ecc:	68b9      	ldr	r1, [r7, #8]
 8000ece:	4806      	ldr	r0, [pc, #24]	@ (8000ee8 <store_broadcast_ip+0x90>)
 8000ed0:	f7ff fe38 	bl	8000b44 <log_message>
 8000ed4:	e000      	b.n	8000ed8 <store_broadcast_ip+0x80>
            return;  // dÃ©jÃ  stockÃ©e
 8000ed6:	bf00      	nop
}
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200016a0 	.word	0x200016a0
 8000ee4:	20001740 	.word	0x20001740
 8000ee8:	08022420 	.word	0x08022420

08000eec <FRAM_Write>:
void FRAM_Write(uint16_t addr, uint8_t *data, uint8_t length)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	6039      	str	r1, [r7, #0]
 8000ef6:	80fb      	strh	r3, [r7, #6]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	717b      	strb	r3, [r7, #5]
    uint8_t buf[5];

    /* Enable Write */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2140      	movs	r1, #64	@ 0x40
 8000f00:	481d      	ldr	r0, [pc, #116]	@ (8000f78 <FRAM_Write+0x8c>)
 8000f02:	f004 fdc7 	bl	8005a94 <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WREN;
 8000f06:	2306      	movs	r3, #6
 8000f08:	723b      	strb	r3, [r7, #8]
    HAL_SPI_Transmit(&hspi2, buf, 1, 100);
 8000f0a:	f107 0108 	add.w	r1, r7, #8
 8000f0e:	2364      	movs	r3, #100	@ 0x64
 8000f10:	2201      	movs	r2, #1
 8000f12:	481a      	ldr	r0, [pc, #104]	@ (8000f7c <FRAM_Write+0x90>)
 8000f14:	f006 ff4d 	bl	8007db2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2140      	movs	r1, #64	@ 0x40
 8000f1c:	4816      	ldr	r0, [pc, #88]	@ (8000f78 <FRAM_Write+0x8c>)
 8000f1e:	f004 fdb9 	bl	8005a94 <HAL_GPIO_WritePin>

    /* Write command + address + data */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2140      	movs	r1, #64	@ 0x40
 8000f26:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <FRAM_Write+0x8c>)
 8000f28:	f004 fdb4 	bl	8005a94 <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WRITE;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	723b      	strb	r3, [r7, #8]
    buf[1] = (addr >> 16);
 8000f30:	88fb      	ldrh	r3, [r7, #6]
 8000f32:	141b      	asrs	r3, r3, #16
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	727b      	strb	r3, [r7, #9]
    buf[2] = (addr>>8);
 8000f38:	88fb      	ldrh	r3, [r7, #6]
 8000f3a:	0a1b      	lsrs	r3, r3, #8
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	72bb      	strb	r3, [r7, #10]
    buf[3] = addr &0xFF;
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, buf, 4, 1000);
 8000f48:	f107 0108 	add.w	r1, r7, #8
 8000f4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f50:	2204      	movs	r2, #4
 8000f52:	480a      	ldr	r0, [pc, #40]	@ (8000f7c <FRAM_Write+0x90>)
 8000f54:	f006 ff2d 	bl	8007db2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi2, data, length, 100);
 8000f58:	797b      	ldrb	r3, [r7, #5]
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	2364      	movs	r3, #100	@ 0x64
 8000f5e:	6839      	ldr	r1, [r7, #0]
 8000f60:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <FRAM_Write+0x90>)
 8000f62:	f006 ff26 	bl	8007db2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 8000f66:	2201      	movs	r2, #1
 8000f68:	2140      	movs	r1, #64	@ 0x40
 8000f6a:	4803      	ldr	r0, [pc, #12]	@ (8000f78 <FRAM_Write+0x8c>)
 8000f6c:	f004 fd92 	bl	8005a94 <HAL_GPIO_WritePin>
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40020c00 	.word	0x40020c00
 8000f7c:	20001530 	.word	0x20001530

08000f80 <FRAM_Read>:

uint8_t FRAM_Read(uint16_t addr, uint8_t *buffer, uint8_t length)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	80fb      	strh	r3, [r7, #6]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	717b      	strb	r3, [r7, #5]
    uint8_t tx[4];
    uint8_t rx;

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2140      	movs	r1, #64	@ 0x40
 8000f94:	4814      	ldr	r0, [pc, #80]	@ (8000fe8 <FRAM_Read+0x68>)
 8000f96:	f004 fd7d 	bl	8005a94 <HAL_GPIO_WritePin>

    tx[0] = EEPROM_READ;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	723b      	strb	r3, [r7, #8]
    tx[1] = (addr >> 16);
 8000f9e:	88fb      	ldrh	r3, [r7, #6]
 8000fa0:	141b      	asrs	r3, r3, #16
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	727b      	strb	r3, [r7, #9]
    tx[2] = (addr>>8);
 8000fa6:	88fb      	ldrh	r3, [r7, #6]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	72bb      	strb	r3, [r7, #10]
    tx[3] = addr ;
 8000fb0:	88fb      	ldrh	r3, [r7, #6]
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, tx, 4, 100);
 8000fb6:	f107 0108 	add.w	r1, r7, #8
 8000fba:	2364      	movs	r3, #100	@ 0x64
 8000fbc:	2204      	movs	r2, #4
 8000fbe:	480b      	ldr	r0, [pc, #44]	@ (8000fec <FRAM_Read+0x6c>)
 8000fc0:	f006 fef7 	bl	8007db2 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, buffer, length, 100);
 8000fc4:	797b      	ldrb	r3, [r7, #5]
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	2364      	movs	r3, #100	@ 0x64
 8000fca:	6839      	ldr	r1, [r7, #0]
 8000fcc:	4807      	ldr	r0, [pc, #28]	@ (8000fec <FRAM_Read+0x6c>)
 8000fce:	f007 f866 	bl	800809e <HAL_SPI_Receive>

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2140      	movs	r1, #64	@ 0x40
 8000fd6:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <FRAM_Read+0x68>)
 8000fd8:	f004 fd5c 	bl	8005a94 <HAL_GPIO_WritePin>

    return rx;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40020c00 	.word	0x40020c00
 8000fec:	20001530 	.word	0x20001530

08000ff0 <fram_update_rms>:
        return true;

    return false;
}
static void fram_update_rms(uint8_t node_index,float new_x, float new_y, float new_z)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	@ 0x30
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ffc:	edc7 0a01 	vstr	s1, [r7, #4]
 8001000:	ed87 1a00 	vstr	s2, [r7]
 8001004:	73fb      	strb	r3, [r7, #15]
    FramRMS_t stored = {0};
 8001006:	f107 0310 	add.w	r3, r7, #16
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]

    uint16_t addr = FRAM_BASE_ADDR + node_index * FRAM_NODE_SIZE;
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	b29b      	uxth	r3, r3
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	83bb      	strh	r3, [r7, #28]

    FRAM_Read(addr, (uint8_t*)&stored, sizeof(FramRMS_t));
 800101a:	f107 0110 	add.w	r1, r7, #16
 800101e:	8bbb      	ldrh	r3, [r7, #28]
 8001020:	220c      	movs	r2, #12
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ffac 	bl	8000f80 <FRAM_Read>

    bool updated = false;
 8001028:	2300      	movs	r3, #0
 800102a:	77fb      	strb	r3, [r7, #31]

    if (fabsf(new_x) > fabsf(stored.rms_x)) {
 800102c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001030:	eeb0 7ae7 	vabs.f32	s14, s15
 8001034:	edd7 7a04 	vldr	s15, [r7, #16]
 8001038:	eef0 7ae7 	vabs.f32	s15, s15
 800103c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001044:	dd03      	ble.n	800104e <fram_update_rms+0x5e>
        stored.rms_x = new_x;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	613b      	str	r3, [r7, #16]
        updated = true;
 800104a:	2301      	movs	r3, #1
 800104c:	77fb      	strb	r3, [r7, #31]
    }
    if (fabsf(new_y) > fabsf(stored.rms_y)) {
 800104e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001052:	eeb0 7ae7 	vabs.f32	s14, s15
 8001056:	edd7 7a05 	vldr	s15, [r7, #20]
 800105a:	eef0 7ae7 	vabs.f32	s15, s15
 800105e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001066:	dd03      	ble.n	8001070 <fram_update_rms+0x80>
        stored.rms_y = new_y;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	617b      	str	r3, [r7, #20]
        updated = true;
 800106c:	2301      	movs	r3, #1
 800106e:	77fb      	strb	r3, [r7, #31]
    }
    if (fabsf(new_z) > fabsf(stored.rms_z)) {
 8001070:	edd7 7a00 	vldr	s15, [r7]
 8001074:	eeb0 7ae7 	vabs.f32	s14, s15
 8001078:	edd7 7a06 	vldr	s15, [r7, #24]
 800107c:	eef0 7ae7 	vabs.f32	s15, s15
 8001080:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	dd03      	ble.n	8001092 <fram_update_rms+0xa2>
        stored.rms_z = new_z;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	61bb      	str	r3, [r7, #24]
        updated = true;
 800108e:	2301      	movs	r3, #1
 8001090:	77fb      	strb	r3, [r7, #31]
    }

    if (updated) {
 8001092:	7ffb      	ldrb	r3, [r7, #31]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d01c      	beq.n	80010d2 <fram_update_rms+0xe2>
        FRAM_Write(addr, (uint8_t*)&stored, sizeof(FramRMS_t));
 8001098:	f107 0110 	add.w	r1, r7, #16
 800109c:	8bbb      	ldrh	r3, [r7, #28]
 800109e:	220c      	movs	r2, #12
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff23 	bl	8000eec <FRAM_Write>
        log_message("[FRAM] RMS updated for node %d (X=%.3f Y=%.3f Z=%.3f)\r\n",node_index,stored.rms_x, stored.rms_y, stored.rms_z);
 80010a6:	7bf9      	ldrb	r1, [r7, #15]
 80010a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80010ac:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80010b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010b8:	edd7 6a06 	vldr	s13, [r7, #24]
 80010bc:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80010c0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80010c4:	ed8d 7b00 	vstr	d7, [sp]
 80010c8:	ec53 2b15 	vmov	r2, r3, d5
 80010cc:	4803      	ldr	r0, [pc, #12]	@ (80010dc <fram_update_rms+0xec>)
 80010ce:	f7ff fd39 	bl	8000b44 <log_message>
    }
}
 80010d2:	bf00      	nop
 80010d4:	3720      	adds	r7, #32
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	08022474 	.word	0x08022474

080010e0 <get_node_index>:
static uint8_t get_node_index(const char *msg)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    if (strstr(msg, "\"id\":\"nucleo-01\"")) return 0;
 80010e8:	490f      	ldr	r1, [pc, #60]	@ (8001128 <get_node_index+0x48>)
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f01d fe19 	bl	801ed22 <strstr>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <get_node_index+0x1a>
 80010f6:	2300      	movs	r3, #0
 80010f8:	e012      	b.n	8001120 <get_node_index+0x40>
    if (strstr(msg, "\"id\":\"nucleo-14\"")) return 1;
 80010fa:	490c      	ldr	r1, [pc, #48]	@ (800112c <get_node_index+0x4c>)
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f01d fe10 	bl	801ed22 <strstr>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <get_node_index+0x2c>
 8001108:	2301      	movs	r3, #1
 800110a:	e009      	b.n	8001120 <get_node_index+0x40>
    if (strstr(msg, "\"id\":\"nucleo-08\"")) return 2;
 800110c:	4908      	ldr	r1, [pc, #32]	@ (8001130 <get_node_index+0x50>)
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f01d fe07 	bl	801ed22 <strstr>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <get_node_index+0x3e>
 800111a:	2302      	movs	r3, #2
 800111c:	e000      	b.n	8001120 <get_node_index+0x40>
    return 9; // inconnu
 800111e:	2309      	movs	r3, #9
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	080224ac 	.word	0x080224ac
 800112c:	080224c0 	.word	0x080224c0
 8001130:	080224d4 	.word	0x080224d4

08001134 <RTC_SetTime>:
    *minutes = BCD_to_DEC(buffer[1] & 0x7F);

    return HAL_OK;
}
HAL_StatusTypeDef RTC_SetTime(uint8_t hours, uint8_t minutes, uint8_t seconds)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af02      	add	r7, sp, #8
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
 800113e:	460b      	mov	r3, r1
 8001140:	71bb      	strb	r3, [r7, #6]
 8001142:	4613      	mov	r3, r2
 8001144:	717b      	strb	r3, [r7, #5]
    uint8_t data[4];

    data[0] = 0x00;  // start register
 8001146:	2300      	movs	r3, #0
 8001148:	733b      	strb	r3, [r7, #12]
    data[1] = DEC_to_BCD(seconds);  // seconds
 800114a:	797b      	ldrb	r3, [r7, #5]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fcd3 	bl	8000af8 <DEC_to_BCD>
 8001152:	4603      	mov	r3, r0
 8001154:	737b      	strb	r3, [r7, #13]
    data[2] = DEC_to_BCD(minutes);  // minutes
 8001156:	79bb      	ldrb	r3, [r7, #6]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fccd 	bl	8000af8 <DEC_to_BCD>
 800115e:	4603      	mov	r3, r0
 8001160:	73bb      	strb	r3, [r7, #14]
    data[3] = DEC_to_BCD(hours);    // hours
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fcc7 	bl	8000af8 <DEC_to_BCD>
 800116a:	4603      	mov	r3, r0
 800116c:	73fb      	strb	r3, [r7, #15]

    if (HAL_I2C_Master_Transmit(&hi2c1, BQ32000_ADDRESS, data, 4, HAL_MAX_DELAY) != HAL_OK)
 800116e:	f107 020c 	add.w	r2, r7, #12
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2304      	movs	r3, #4
 800117a:	21d0      	movs	r1, #208	@ 0xd0
 800117c:	4806      	ldr	r0, [pc, #24]	@ (8001198 <RTC_SetTime+0x64>)
 800117e:	f004 fd59 	bl	8005c34 <HAL_I2C_Master_Transmit>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <RTC_SetTime+0x58>
        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e000      	b.n	800118e <RTC_SetTime+0x5a>

    return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200014bc 	.word	0x200014bc

0800119c <rtc_get_timestamp>:
void rtc_get_timestamp(char *buffer, size_t buflen)
{
 800119c:	b5b0      	push	{r4, r5, r7, lr}
 800119e:	b08e      	sub	sp, #56	@ 0x38
 80011a0:	af06      	add	r7, sp, #24
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    /* Lire RTC STM32 */
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	2200      	movs	r2, #0
 80011ac:	4619      	mov	r1, r3
 80011ae:	4810      	ldr	r0, [pc, #64]	@ (80011f0 <rtc_get_timestamp+0x54>)
 80011b0:	f006 fb64 	bl	800787c <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatoire
 80011b4:	f107 0308 	add.w	r3, r7, #8
 80011b8:	2200      	movs	r2, #0
 80011ba:	4619      	mov	r1, r3
 80011bc:	480c      	ldr	r0, [pc, #48]	@ (80011f0 <rtc_get_timestamp+0x54>)
 80011be:	f006 fc3f 	bl	8007a40 <HAL_RTC_GetDate>

    /* Format ISO 8601 : YYYY-MM-DDTHH:MM:SSZ */
    snprintf(buffer, buflen,
             "20%02d-%02d-%02dT%02d:%02d:%02dZ",
             sDate.Year,
 80011c2:	7afb      	ldrb	r3, [r7, #11]
    snprintf(buffer, buflen,
 80011c4:	461d      	mov	r5, r3
             sDate.Month,
 80011c6:	7a7b      	ldrb	r3, [r7, #9]
             sDate.Date,
 80011c8:	7aba      	ldrb	r2, [r7, #10]
             sTime.Hours,
 80011ca:	7b39      	ldrb	r1, [r7, #12]
             sTime.Minutes,
 80011cc:	7b78      	ldrb	r0, [r7, #13]
             sTime.Seconds);
 80011ce:	7bbc      	ldrb	r4, [r7, #14]
    snprintf(buffer, buflen,
 80011d0:	9404      	str	r4, [sp, #16]
 80011d2:	9003      	str	r0, [sp, #12]
 80011d4:	9102      	str	r1, [sp, #8]
 80011d6:	9201      	str	r2, [sp, #4]
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	462b      	mov	r3, r5
 80011dc:	4a05      	ldr	r2, [pc, #20]	@ (80011f4 <rtc_get_timestamp+0x58>)
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f01d fbdb 	bl	801e99c <sniprintf>
}
 80011e6:	bf00      	nop
 80011e8:	3720      	adds	r7, #32
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bdb0      	pop	{r4, r5, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20001510 	.word	0x20001510
 80011f4:	080224e8 	.word	0x080224e8

080011f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f8:	b5b0      	push	{r4, r5, r7, lr}
 80011fa:	b0d0      	sub	sp, #320	@ 0x140
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fe:	f001 ff23 	bl	8003048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001202:	f000 f947 	bl	8001494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001206:	f000 fb97 	bl	8001938 <MX_GPIO_Init>
  MX_DMA_Init();
 800120a:	f000 fb77 	bl	80018fc <MX_DMA_Init>
  MX_USART3_UART_Init();
 800120e:	f000 fb45 	bl	800189c <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001212:	f000 fa5d 	bl	80016d0 <MX_RTC_Init>
  MX_ADC1_Init();
 8001216:	f000 f9ad 	bl	8001574 <MX_ADC1_Init>
  MX_TIM2_Init();
 800121a:	f000 faf1 	bl	8001800 <MX_TIM2_Init>
  MX_I2C1_Init();
 800121e:	f000 fa17 	bl	8001650 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001222:	f000 faaf 	bl	8001784 <MX_SPI2_Init>
  log_message("FRAM TEST BYTE: TX=0x%02X RX=0x%02X\r\n", tx, rx);
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 8001226:	2300      	movs	r3, #0
 8001228:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800122c:	2300      	movs	r3, #0
 800122e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8001232:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001236:	4618      	mov	r0, r3
 8001238:	f009 fe5f 	bl	800aefa <osMutexCreate>
 800123c:	4603      	mov	r3, r0
 800123e:	4a7c      	ldr	r2, [pc, #496]	@ (8001430 <main+0x238>)
 8001240:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemaphoreMaster */
  osSemaphoreDef(SemaphoreMaster);
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001248:	2300      	movs	r3, #0
 800124a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  SemaphoreMasterHandle = osSemaphoreCreate(osSemaphore(SemaphoreMaster), 1);
 800124e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001252:	2101      	movs	r1, #1
 8001254:	4618      	mov	r0, r3
 8001256:	f009 feed 	bl	800b034 <osSemaphoreCreate>
 800125a:	4603      	mov	r3, r0
 800125c:	4a75      	ldr	r2, [pc, #468]	@ (8001434 <main+0x23c>)
 800125e:	6013      	str	r3, [r2, #0]

  /* definition and creation of adcSemaphore */
  osSemaphoreDef(adcSemaphore);
 8001260:	2300      	movs	r3, #0
 8001262:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001266:	2300      	movs	r3, #0
 8001268:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  adcSemaphoreHandle = osSemaphoreCreate(osSemaphore(adcSemaphore), 1);
 800126c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001270:	2101      	movs	r1, #1
 8001272:	4618      	mov	r0, r3
 8001274:	f009 fede 	bl	800b034 <osSemaphoreCreate>
 8001278:	4603      	mov	r3, r0
 800127a:	4a6f      	ldr	r2, [pc, #444]	@ (8001438 <main+0x240>)
 800127c:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 64, uint32_t);
 800127e:	4b6f      	ldr	r3, [pc, #444]	@ (800143c <main+0x244>)
 8001280:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8001284:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001286:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 800128a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f009 ff98 	bl	800b1c6 <osMessageCreate>
 8001296:	4603      	mov	r3, r0
 8001298:	4a69      	ldr	r2, [pc, #420]	@ (8001440 <main+0x248>)
 800129a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 1024);
 800129c:	4b69      	ldr	r3, [pc, #420]	@ (8001444 <main+0x24c>)
 800129e:	f107 04fc 	add.w	r4, r7, #252	@ 0xfc
 80012a2:	461d      	mov	r5, r3
 80012a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80012b0:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f009 fdb3 	bl	800ae22 <osThreadCreate>
 80012bc:	4603      	mov	r3, r0
 80012be:	4a62      	ldr	r2, [pc, #392]	@ (8001448 <main+0x250>)
 80012c0:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityAboveNormal, 0, 1024);
 80012c2:	4b62      	ldr	r3, [pc, #392]	@ (800144c <main+0x254>)
 80012c4:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 80012c8:	461d      	mov	r5, r3
 80012ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 80012d6:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f009 fda0 	bl	800ae22 <osThreadCreate>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a5a      	ldr	r2, [pc, #360]	@ (8001450 <main+0x258>)
 80012e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityNormal, 0, 4096);
 80012e8:	4b5a      	ldr	r3, [pc, #360]	@ (8001454 <main+0x25c>)
 80012ea:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 80012ee:	461d      	mov	r5, r3
 80012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 80012fc:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f009 fd8d 	bl	800ae22 <osThreadCreate>
 8001308:	4603      	mov	r3, r0
 800130a:	4a53      	ldr	r2, [pc, #332]	@ (8001458 <main+0x260>)
 800130c:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityAboveNormal, 0, 4096);
 800130e:	4b53      	ldr	r3, [pc, #332]	@ (800145c <main+0x264>)
 8001310:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8001314:	461d      	mov	r5, r3
 8001316:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001318:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800131a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800131e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8001322:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001326:	2100      	movs	r1, #0
 8001328:	4618      	mov	r0, r3
 800132a:	f009 fd7a 	bl	800ae22 <osThreadCreate>
 800132e:	4603      	mov	r3, r0
 8001330:	4a4b      	ldr	r2, [pc, #300]	@ (8001460 <main+0x268>)
 8001332:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 1024);
 8001334:	4b4b      	ldr	r3, [pc, #300]	@ (8001464 <main+0x26c>)
 8001336:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 800133a:	461d      	mov	r5, r3
 800133c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001340:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001344:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 8001348:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f009 fd67 	bl	800ae22 <osThreadCreate>
 8001354:	4603      	mov	r3, r0
 8001356:	4a44      	ldr	r2, [pc, #272]	@ (8001468 <main+0x270>)
 8001358:	6013      	str	r3, [r2, #0]

  /* definition and creation of BroardCast */
  osThreadDef(BroardCast, StartBroadCast, osPriorityBelowNormal, 0, 4096);
 800135a:	4b44      	ldr	r3, [pc, #272]	@ (800146c <main+0x274>)
 800135c:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8001360:	461d      	mov	r5, r3
 8001362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001366:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800136a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BroardCastHandle = osThreadCreate(osThread(BroardCast), NULL);
 800136e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f009 fd54 	bl	800ae22 <osThreadCreate>
 800137a:	4603      	mov	r3, r0
 800137c:	4a3c      	ldr	r2, [pc, #240]	@ (8001470 <main+0x278>)
 800137e:	6013      	str	r3, [r2, #0]

  /* definition and creation of MasterTask */
  osThreadDef(MasterTask, StartMasterTask, osPriorityNormal, 0, 1024);
 8001380:	4b3c      	ldr	r3, [pc, #240]	@ (8001474 <main+0x27c>)
 8001382:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001386:	461d      	mov	r5, r3
 8001388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001390:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasterTaskHandle = osThreadCreate(osThread(MasterTask), NULL);
 8001394:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001398:	2100      	movs	r1, #0
 800139a:	4618      	mov	r0, r3
 800139c:	f009 fd41 	bl	800ae22 <osThreadCreate>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4a35      	ldr	r2, [pc, #212]	@ (8001478 <main+0x280>)
 80013a4:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADCTask */
  osThreadDef(ADCTask, StartADCTask, osPriorityIdle, 0, 1024);
 80013a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013ae:	4a33      	ldr	r2, [pc, #204]	@ (800147c <main+0x284>)
 80013b0:	461c      	mov	r4, r3
 80013b2:	4615      	mov	r5, r2
 80013b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCTaskHandle = osThreadCreate(osThread(ADCTask), NULL);
 80013c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f009 fd2b 	bl	800ae22 <osThreadCreate>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001480 <main+0x288>)
 80013d0:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServBroadcast */
  osThreadDef(ServBroadcast, StartServerBroadcastTask, osPriorityBelowNormal, 0, 4096);
 80013d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013d6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80013da:	4a2a      	ldr	r2, [pc, #168]	@ (8001484 <main+0x28c>)
 80013dc:	461c      	mov	r4, r3
 80013de:	4615      	mov	r5, r2
 80013e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServBroadcastHandle = osThreadCreate(osThread(ServBroadcast), NULL);
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f009 fd15 	bl	800ae22 <osThreadCreate>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4a23      	ldr	r2, [pc, #140]	@ (8001488 <main+0x290>)
 80013fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of RTC */
  osThreadDef(RTC, StartRTCTask, osPriorityIdle, 0, 1024);
 80013fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001402:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001406:	4a21      	ldr	r2, [pc, #132]	@ (800148c <main+0x294>)
 8001408:	461c      	mov	r4, r3
 800140a:	4615      	mov	r5, r2
 800140c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800140e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001410:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001414:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RTCHandle = osThreadCreate(osThread(RTC), NULL);
 8001418:	463b      	mov	r3, r7
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f009 fd00 	bl	800ae22 <osThreadCreate>
 8001422:	4603      	mov	r3, r0
 8001424:	4a1a      	ldr	r2, [pc, #104]	@ (8001490 <main+0x298>)
 8001426:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001428:	f009 fce4 	bl	800adf4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <main+0x234>
 8001430:	20001694 	.word	0x20001694
 8001434:	20001698 	.word	0x20001698
 8001438:	2000169c 	.word	0x2000169c
 800143c:	0802250c 	.word	0x0802250c
 8001440:	20001690 	.word	0x20001690
 8001444:	08022528 	.word	0x08022528
 8001448:	20001668 	.word	0x20001668
 800144c:	08022554 	.word	0x08022554
 8001450:	2000166c 	.word	0x2000166c
 8001454:	0802257c 	.word	0x0802257c
 8001458:	20001670 	.word	0x20001670
 800145c:	080225a4 	.word	0x080225a4
 8001460:	20001674 	.word	0x20001674
 8001464:	080225d0 	.word	0x080225d0
 8001468:	20001678 	.word	0x20001678
 800146c:	080225f8 	.word	0x080225f8
 8001470:	2000167c 	.word	0x2000167c
 8001474:	08022620 	.word	0x08022620
 8001478:	20001680 	.word	0x20001680
 800147c:	08022644 	.word	0x08022644
 8001480:	20001684 	.word	0x20001684
 8001484:	08022670 	.word	0x08022670
 8001488:	20001688 	.word	0x20001688
 800148c:	08022690 	.word	0x08022690
 8001490:	2000168c 	.word	0x2000168c

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	2234      	movs	r2, #52	@ 0x34
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f01d fc10 	bl	801ecc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	4b2c      	ldr	r3, [pc, #176]	@ (800156c <SystemClock_Config+0xd8>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014bc:	4a2b      	ldr	r2, [pc, #172]	@ (800156c <SystemClock_Config+0xd8>)
 80014be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c4:	4b29      	ldr	r3, [pc, #164]	@ (800156c <SystemClock_Config+0xd8>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d0:	4b27      	ldr	r3, [pc, #156]	@ (8001570 <SystemClock_Config+0xdc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a26      	ldr	r2, [pc, #152]	@ (8001570 <SystemClock_Config+0xdc>)
 80014d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014da:	6013      	str	r3, [r2, #0]
 80014dc:	4b24      	ldr	r3, [pc, #144]	@ (8001570 <SystemClock_Config+0xdc>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014e4:	603b      	str	r3, [r7, #0]
 80014e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80014e8:	230a      	movs	r3, #10
 80014ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ec:	2301      	movs	r3, #1
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014f0:	2310      	movs	r3, #16
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80014f4:	2301      	movs	r3, #1
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f8:	2302      	movs	r3, #2
 80014fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014fc:	2300      	movs	r3, #0
 80014fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001500:	2308      	movs	r3, #8
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001504:	23d8      	movs	r3, #216	@ 0xd8
 8001506:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001508:	2302      	movs	r3, #2
 800150a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800150c:	2302      	movs	r3, #2
 800150e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001510:	2302      	movs	r3, #2
 8001512:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001514:	f107 031c 	add.w	r3, r7, #28
 8001518:	4618      	mov	r0, r3
 800151a:	f004 ffa5 	bl	8006468 <HAL_RCC_OscConfig>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001524:	f001 f8ca 	bl	80026bc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001528:	f004 ff4e 	bl	80063c8 <HAL_PWREx_EnableOverDrive>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001532:	f001 f8c3 	bl	80026bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001536:	230f      	movs	r3, #15
 8001538:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800153a:	2302      	movs	r3, #2
 800153c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001542:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001546:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001548:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800154e:	f107 0308 	add.w	r3, r7, #8
 8001552:	2107      	movs	r1, #7
 8001554:	4618      	mov	r0, r3
 8001556:	f005 fa35 	bl	80069c4 <HAL_RCC_ClockConfig>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001560:	f001 f8ac 	bl	80026bc <Error_Handler>
  }
}
 8001564:	bf00      	nop
 8001566:	3750      	adds	r7, #80	@ 0x50
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40023800 	.word	0x40023800
 8001570:	40007000 	.word	0x40007000

08001574 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800157a:	463b      	mov	r3, r7
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001586:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <MX_ADC1_Init+0xd4>)
 8001588:	4a30      	ldr	r2, [pc, #192]	@ (800164c <MX_ADC1_Init+0xd8>)
 800158a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800158c:	4b2e      	ldr	r3, [pc, #184]	@ (8001648 <MX_ADC1_Init+0xd4>)
 800158e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001592:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001594:	4b2c      	ldr	r3, [pc, #176]	@ (8001648 <MX_ADC1_Init+0xd4>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800159a:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <MX_ADC1_Init+0xd4>)
 800159c:	2201      	movs	r2, #1
 800159e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015a0:	4b29      	ldr	r3, [pc, #164]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015a6:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80015ae:	4b26      	ldr	r3, [pc, #152]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80015b6:	4b24      	ldr	r3, [pc, #144]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015b8:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 80015bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015be:	4b22      	ldr	r3, [pc, #136]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80015c4:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015c6:	2203      	movs	r2, #3
 80015c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015d8:	481b      	ldr	r0, [pc, #108]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015da:	f001 fd9b 	bl	8003114 <HAL_ADC_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80015e4:	f001 f86a 	bl	80026bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015ec:	2301      	movs	r3, #1
 80015ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f4:	463b      	mov	r3, r7
 80015f6:	4619      	mov	r1, r3
 80015f8:	4813      	ldr	r0, [pc, #76]	@ (8001648 <MX_ADC1_Init+0xd4>)
 80015fa:	f001 fee1 	bl	80033c0 <HAL_ADC_ConfigChannel>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001604:	f001 f85a 	bl	80026bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001608:	2303      	movs	r3, #3
 800160a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800160c:	2302      	movs	r3, #2
 800160e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	4619      	mov	r1, r3
 8001614:	480c      	ldr	r0, [pc, #48]	@ (8001648 <MX_ADC1_Init+0xd4>)
 8001616:	f001 fed3 	bl	80033c0 <HAL_ADC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001620:	f001 f84c 	bl	80026bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001624:	2304      	movs	r3, #4
 8001626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001628:	2303      	movs	r3, #3
 800162a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800162c:	463b      	mov	r3, r7
 800162e:	4619      	mov	r1, r3
 8001630:	4805      	ldr	r0, [pc, #20]	@ (8001648 <MX_ADC1_Init+0xd4>)
 8001632:	f001 fec5 	bl	80033c0 <HAL_ADC_ConfigChannel>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 800163c:	f001 f83e 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20001414 	.word	0x20001414
 800164c:	40012000 	.word	0x40012000

08001650 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001654:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <MX_I2C1_Init+0x74>)
 8001656:	4a1c      	ldr	r2, [pc, #112]	@ (80016c8 <MX_I2C1_Init+0x78>)
 8001658:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800165a:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <MX_I2C1_Init+0x74>)
 800165c:	4a1b      	ldr	r2, [pc, #108]	@ (80016cc <MX_I2C1_Init+0x7c>)
 800165e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001660:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <MX_I2C1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <MX_I2C1_Init+0x74>)
 8001668:	2201      	movs	r2, #1
 800166a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <MX_I2C1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001672:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <MX_I2C1_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <MX_I2C1_Init+0x74>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <MX_I2C1_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001684:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <MX_I2C1_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800168a:	480e      	ldr	r0, [pc, #56]	@ (80016c4 <MX_I2C1_Init+0x74>)
 800168c:	f004 fa36 	bl	8005afc <HAL_I2C_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001696:	f001 f811 	bl	80026bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800169a:	2100      	movs	r1, #0
 800169c:	4809      	ldr	r0, [pc, #36]	@ (80016c4 <MX_I2C1_Init+0x74>)
 800169e:	f004 fdfb 	bl	8006298 <HAL_I2CEx_ConfigAnalogFilter>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016a8:	f001 f808 	bl	80026bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ac:	2100      	movs	r1, #0
 80016ae:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <MX_I2C1_Init+0x74>)
 80016b0:	f004 fe3d 	bl	800632e <HAL_I2CEx_ConfigDigitalFilter>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016ba:	f000 ffff 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	200014bc 	.word	0x200014bc
 80016c8:	40005400 	.word	0x40005400
 80016cc:	20404768 	.word	0x20404768

080016d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80016e4:	2300      	movs	r3, #0
 80016e6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016e8:	4b24      	ldr	r3, [pc, #144]	@ (800177c <MX_RTC_Init+0xac>)
 80016ea:	4a25      	ldr	r2, [pc, #148]	@ (8001780 <MX_RTC_Init+0xb0>)
 80016ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016ee:	4b23      	ldr	r3, [pc, #140]	@ (800177c <MX_RTC_Init+0xac>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80016f4:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_RTC_Init+0xac>)
 80016f6:	227f      	movs	r2, #127	@ 0x7f
 80016f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80016fa:	4b20      	ldr	r3, [pc, #128]	@ (800177c <MX_RTC_Init+0xac>)
 80016fc:	22ff      	movs	r2, #255	@ 0xff
 80016fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001700:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <MX_RTC_Init+0xac>)
 8001702:	2200      	movs	r2, #0
 8001704:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001706:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_RTC_Init+0xac>)
 8001708:	2200      	movs	r2, #0
 800170a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <MX_RTC_Init+0xac>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001712:	481a      	ldr	r0, [pc, #104]	@ (800177c <MX_RTC_Init+0xac>)
 8001714:	f005 ff96 	bl	8007644 <HAL_RTC_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800171e:	f000 ffcd 	bl	80026bc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001722:	2300      	movs	r3, #0
 8001724:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001726:	2300      	movs	r3, #0
 8001728:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800172a:	2300      	movs	r3, #0
 800172c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800172e:	2300      	movs	r3, #0
 8001730:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	2201      	movs	r2, #1
 800173a:	4619      	mov	r1, r3
 800173c:	480f      	ldr	r0, [pc, #60]	@ (800177c <MX_RTC_Init+0xac>)
 800173e:	f006 f803 	bl	8007748 <HAL_RTC_SetTime>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001748:	f000 ffb8 	bl	80026bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800174c:	2301      	movs	r3, #1
 800174e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001750:	2301      	movs	r3, #1
 8001752:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001754:	2301      	movs	r3, #1
 8001756:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001758:	2300      	movs	r3, #0
 800175a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	2201      	movs	r2, #1
 8001760:	4619      	mov	r1, r3
 8001762:	4806      	ldr	r0, [pc, #24]	@ (800177c <MX_RTC_Init+0xac>)
 8001764:	f006 f8e8 	bl	8007938 <HAL_RTC_SetDate>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800176e:	f000 ffa5 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20001510 	.word	0x20001510
 8001780:	40002800 	.word	0x40002800

08001784 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001788:	4b1b      	ldr	r3, [pc, #108]	@ (80017f8 <MX_SPI2_Init+0x74>)
 800178a:	4a1c      	ldr	r2, [pc, #112]	@ (80017fc <MX_SPI2_Init+0x78>)
 800178c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800178e:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <MX_SPI2_Init+0x74>)
 8001790:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001794:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001796:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <MX_SPI2_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800179c:	4b16      	ldr	r3, [pc, #88]	@ (80017f8 <MX_SPI2_Init+0x74>)
 800179e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017aa:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017b0:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017ba:	2210      	movs	r2, #16
 80017bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017be:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80017d0:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017d2:	2207      	movs	r2, #7
 80017d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017dc:	4b06      	ldr	r3, [pc, #24]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017de:	2208      	movs	r2, #8
 80017e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017e2:	4805      	ldr	r0, [pc, #20]	@ (80017f8 <MX_SPI2_Init+0x74>)
 80017e4:	f006 fa3a 	bl	8007c5c <HAL_SPI_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80017ee:	f000 ff65 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20001530 	.word	0x20001530
 80017fc:	40003800 	.word	0x40003800

08001800 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001806:	f107 0310 	add.w	r3, r7, #16
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800181e:	4b1e      	ldr	r3, [pc, #120]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001820:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001824:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9600-1;
 8001826:	4b1c      	ldr	r3, [pc, #112]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001828:	f242 527f 	movw	r2, #9599	@ 0x257f
 800182c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182e:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001834:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001836:	2263      	movs	r2, #99	@ 0x63
 8001838:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800183a:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <MX_TIM2_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001840:	4b15      	ldr	r3, [pc, #84]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001842:	2200      	movs	r2, #0
 8001844:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001846:	4814      	ldr	r0, [pc, #80]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001848:	f007 f984 	bl	8008b54 <HAL_TIM_Base_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001852:	f000 ff33 	bl	80026bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800185a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	4619      	mov	r1, r3
 8001862:	480d      	ldr	r0, [pc, #52]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001864:	f007 fbbe 	bl	8008fe4 <HAL_TIM_ConfigClockSource>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800186e:	f000 ff25 	bl	80026bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001872:	2320      	movs	r3, #32
 8001874:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	4619      	mov	r1, r3
 800187e:	4806      	ldr	r0, [pc, #24]	@ (8001898 <MX_TIM2_Init+0x98>)
 8001880:	f007 fde2 	bl	8009448 <HAL_TIMEx_MasterConfigSynchronization>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800188a:	f000 ff17 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800188e:	bf00      	nop
 8001890:	3720      	adds	r7, #32
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20001594 	.word	0x20001594

0800189c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018a0:	4b14      	ldr	r3, [pc, #80]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018a2:	4a15      	ldr	r2, [pc, #84]	@ (80018f8 <MX_USART3_UART_Init+0x5c>)
 80018a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018a6:	4b13      	ldr	r3, [pc, #76]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018ae:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018b4:	4b0f      	ldr	r3, [pc, #60]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018c2:	220c      	movs	r2, #12
 80018c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c6:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018cc:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018da:	2200      	movs	r2, #0
 80018dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018de:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <MX_USART3_UART_Init+0x58>)
 80018e0:	f007 fe5e 	bl	80095a0 <HAL_UART_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80018ea:	f000 fee7 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200015e0 	.word	0x200015e0
 80018f8:	40004800 	.word	0x40004800

080018fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001902:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <MX_DMA_Init+0x38>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a0b      	ldr	r2, [pc, #44]	@ (8001934 <MX_DMA_Init+0x38>)
 8001908:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <MX_DMA_Init+0x38>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2105      	movs	r1, #5
 800191e:	2038      	movs	r0, #56	@ 0x38
 8001920:	f002 f8dc 	bl	8003adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001924:	2038      	movs	r0, #56	@ 0x38
 8001926:	f002 f8f5 	bl	8003b14 <HAL_NVIC_EnableIRQ>

}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800

08001938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	@ 0x30
 800193c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193e:	f107 031c 	add.w	r3, r7, #28
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194e:	4b5f      	ldr	r3, [pc, #380]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	4a5e      	ldr	r2, [pc, #376]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6313      	str	r3, [r2, #48]	@ 0x30
 800195a:	4b5c      	ldr	r3, [pc, #368]	@ (8001acc <MX_GPIO_Init+0x194>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	61bb      	str	r3, [r7, #24]
 8001964:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001966:	4b59      	ldr	r3, [pc, #356]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a58      	ldr	r2, [pc, #352]	@ (8001acc <MX_GPIO_Init+0x194>)
 800196c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b56      	ldr	r3, [pc, #344]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	4b53      	ldr	r3, [pc, #332]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a52      	ldr	r2, [pc, #328]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b50      	ldr	r3, [pc, #320]	@ (8001acc <MX_GPIO_Init+0x194>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	4b4d      	ldr	r3, [pc, #308]	@ (8001acc <MX_GPIO_Init+0x194>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	4a4c      	ldr	r2, [pc, #304]	@ (8001acc <MX_GPIO_Init+0x194>)
 800199c:	f043 0302 	orr.w	r3, r3, #2
 80019a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a2:	4b4a      	ldr	r3, [pc, #296]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ae:	4b47      	ldr	r3, [pc, #284]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	4a46      	ldr	r2, [pc, #280]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ba:	4b44      	ldr	r3, [pc, #272]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019c6:	4b41      	ldr	r3, [pc, #260]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a40      	ldr	r2, [pc, #256]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b3e      	ldr	r3, [pc, #248]	@ (8001acc <MX_GPIO_Init+0x194>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80019e4:	483a      	ldr	r0, [pc, #232]	@ (8001ad0 <MX_GPIO_Init+0x198>)
 80019e6:	f004 f855 	bl	8005a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2140      	movs	r1, #64	@ 0x40
 80019ee:	4839      	ldr	r0, [pc, #228]	@ (8001ad4 <MX_GPIO_Init+0x19c>)
 80019f0:	f004 f850 	bl	8005a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_GPIO_Port, PIN_CS_Pin, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2140      	movs	r1, #64	@ 0x40
 80019f8:	4837      	ldr	r0, [pc, #220]	@ (8001ad8 <MX_GPIO_Init+0x1a0>)
 80019fa:	f004 f84b 	bl	8005a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80019fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a0e:	f107 031c 	add.w	r3, r7, #28
 8001a12:	4619      	mov	r1, r3
 8001a14:	4831      	ldr	r0, [pc, #196]	@ (8001adc <MX_GPIO_Init+0x1a4>)
 8001a16:	f003 fe79 	bl	800570c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001a1a:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a20:	2301      	movs	r3, #1
 8001a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2c:	f107 031c 	add.w	r3, r7, #28
 8001a30:	4619      	mov	r1, r3
 8001a32:	4827      	ldr	r0, [pc, #156]	@ (8001ad0 <MX_GPIO_Init+0x198>)
 8001a34:	f003 fe6a 	bl	800570c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001a38:	2340      	movs	r3, #64	@ 0x40
 8001a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4821      	ldr	r0, [pc, #132]	@ (8001ad4 <MX_GPIO_Init+0x19c>)
 8001a50:	f003 fe5c 	bl	800570c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001a54:	2380      	movs	r3, #128	@ 0x80
 8001a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a60:	f107 031c 	add.w	r3, r7, #28
 8001a64:	4619      	mov	r1, r3
 8001a66:	481b      	ldr	r0, [pc, #108]	@ (8001ad4 <MX_GPIO_Init+0x19c>)
 8001a68:	f003 fe50 	bl	800570c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a6c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a7e:	230a      	movs	r3, #10
 8001a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 031c 	add.w	r3, r7, #28
 8001a86:	4619      	mov	r1, r3
 8001a88:	4815      	ldr	r0, [pc, #84]	@ (8001ae0 <MX_GPIO_Init+0x1a8>)
 8001a8a:	f003 fe3f 	bl	800570c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a94:	2300      	movs	r3, #0
 8001a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 031c 	add.w	r3, r7, #28
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480f      	ldr	r0, [pc, #60]	@ (8001ae0 <MX_GPIO_Init+0x1a8>)
 8001aa4:	f003 fe32 	bl	800570c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_CS_Pin */
  GPIO_InitStruct.Pin = PIN_CS_Pin;
 8001aa8:	2340      	movs	r3, #64	@ 0x40
 8001aaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aac:	2301      	movs	r3, #1
 8001aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PIN_CS_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	f107 031c 	add.w	r3, r7, #28
 8001abc:	4619      	mov	r1, r3
 8001abe:	4806      	ldr	r0, [pc, #24]	@ (8001ad8 <MX_GPIO_Init+0x1a0>)
 8001ac0:	f003 fe24 	bl	800570c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ac4:	bf00      	nop
 8001ac6:	3730      	adds	r7, #48	@ 0x30
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40021800 	.word	0x40021800
 8001ad8:	40020c00 	.word	0x40020c00
 8001adc:	40020800 	.word	0x40020800
 8001ae0:	40020000 	.word	0x40020000

08001ae4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a05      	ldr	r2, [pc, #20]	@ (8001b08 <HAL_ADC_ConvCpltCallback+0x24>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d104      	bne.n	8001b00 <HAL_ADC_ConvCpltCallback+0x1c>
        osSemaphoreRelease(adcSemaphoreHandle);
 8001af6:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <HAL_ADC_ConvCpltCallback+0x28>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f009 fb1a 	bl	800b134 <osSemaphoreRelease>
}
 8001b00:	bf00      	nop
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40012000 	.word	0x40012000
 8001b0c:	2000169c 	.word	0x2000169c

08001b10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001b18:	f008 fa9a 	bl	800a050 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
	ip_addr_t dnsserver;
	IP4_ADDR(&dnsserver, 8, 8, 8, 8); //ajout d'un DNS
 8001b1c:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
 8001b20:	60fb      	str	r3, [r7, #12]
	dns_setserver(0, &dnsserver);
 8001b22:	f107 030c 	add.w	r3, r7, #12
 8001b26:	4619      	mov	r1, r3
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f00e ffbb 	bl	8010aa4 <dns_setserver>
	/* Infinite loop */
	for(;;)
	{
		osDelay(1000);
 8001b2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b32:	f009 f9ce 	bl	800aed2 <osDelay>
		if (!is_synced) {
 8001b36:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <StartDefaultTask+0x3c>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	f083 0301 	eor.w	r3, r3, #1
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0f4      	beq.n	8001b2e <StartDefaultTask+0x1e>
			sync_rtc_with_ntp();
 8001b44:	f7ff f89c 	bl	8000c80 <sync_rtc_with_ntp>
		osDelay(1000);
 8001b48:	e7f1      	b.n	8001b2e <StartDefaultTask+0x1e>
 8001b4a:	bf00      	nop
 8001b4c:	20001d94 	.word	0x20001d94

08001b50 <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b0c6      	sub	sp, #280	@ 0x118
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b5a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001b5e:	6018      	str	r0, [r3, #0]

	 /* USER CODE BEGIN LogMessageTask */
	 /* Infinite loop */
	Message_t msg;
	for (;;){
		 osEvent evt =osMessageGet(messageQueueHandle,200);
 8001b60:	4b20      	ldr	r3, [pc, #128]	@ (8001be4 <LogMessageTask+0x94>)
 8001b62:	6819      	ldr	r1, [r3, #0]
 8001b64:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b68:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001b6c:	22c8      	movs	r2, #200	@ 0xc8
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f009 fb92 	bl	800b298 <osMessageGet>
		 if(evt.status== osEventMessage) {
 8001b74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b78:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b10      	cmp	r3, #16
 8001b80:	d12b      	bne.n	8001bda <LogMessageTask+0x8a>
		 msg=*(Message_t *)evt.value.p;
 8001b82:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b86:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b90:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b94:	4618      	mov	r0, r3
 8001b96:	4611      	mov	r1, r2
 8001b98:	f240 1301 	movw	r3, #257	@ 0x101
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	f01d fa70 	bl	801f082 <memcpy>
		 osMutexWait(uartMutexHandle,osWaitForever); //not necessary
 8001ba2:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <LogMessageTask+0x98>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f04f 31ff 	mov.w	r1, #4294967295
 8001baa:	4618      	mov	r0, r3
 8001bac:	f009 f9be 	bl	800af2c <osMutexWait>
		 HAL_UART_Transmit(&huart3,(uint8_t *)&msg.text, strlen(msg.text),
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fba2 	bl	8000300 <strlen>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	1c59      	adds	r1, r3, #1
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	4808      	ldr	r0, [pc, #32]	@ (8001bec <LogMessageTask+0x9c>)
 8001bcc:	f007 fd36 	bl	800963c <HAL_UART_Transmit>
		 HAL_MAX_DELAY);
		 osMutexRelease(uartMutexHandle); //not necessary
 8001bd0:	4b05      	ldr	r3, [pc, #20]	@ (8001be8 <LogMessageTask+0x98>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f009 f9f7 	bl	800afc8 <osMutexRelease>
	}
	osDelay(100);
 8001bda:	2064      	movs	r0, #100	@ 0x64
 8001bdc:	f009 f979 	bl	800aed2 <osDelay>
	for (;;){
 8001be0:	e7be      	b.n	8001b60 <LogMessageTask+0x10>
 8001be2:	bf00      	nop
 8001be4:	20001690 	.word	0x20001690
 8001be8:	20001694 	.word	0x20001694
 8001bec:	200015e0 	.word	0x200015e0

08001bf0 <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08a      	sub	sp, #40	@ 0x28
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
	for(;;)
 	{
		if (ip_count == 0)
 8001bf8:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb8 <StartClientTask+0xc8>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <StartClientTask+0x20>
		{
		    log_message("[CLIENT] Aucun serveur connu. Attente broadcast...\r\n");
 8001c00:	482e      	ldr	r0, [pc, #184]	@ (8001cbc <StartClientTask+0xcc>)
 8001c02:	f7fe ff9f 	bl	8000b44 <log_message>
		    osDelay(1000);
 8001c06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c0a:	f009 f962 	bl	800aed2 <osDelay>
 8001c0e:	e7f3      	b.n	8001bf8 <StartClientTask+0x8>
		    continue;
		}
		struct netconn *conn;
		ip_addr_t server_ip;
		err_t err;
		char *target_ip = broadcast_ip_list[ip_index];
 8001c10:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc0 <StartClientTask+0xd0>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	011b      	lsls	r3, r3, #4
 8001c16:	4a2b      	ldr	r2, [pc, #172]	@ (8001cc4 <StartClientTask+0xd4>)
 8001c18:	4413      	add	r3, r2
 8001c1a:	61fb      	str	r3, [r7, #28]
		ip_index = (ip_index + 1) % ip_count;
 8001c1c:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <StartClientTask+0xd0>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	3301      	adds	r3, #1
 8001c22:	4a25      	ldr	r2, [pc, #148]	@ (8001cb8 <StartClientTask+0xc8>)
 8001c24:	7812      	ldrb	r2, [r2, #0]
 8001c26:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c2a:	fb01 f202 	mul.w	r2, r1, r2
 8001c2e:	1a9b      	subs	r3, r3, r2
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <StartClientTask+0xd0>)
 8001c34:	701a      	strb	r2, [r3, #0]

		//IP4_ADDR(&server_ip,192,168,1,181);
		ip4addr_aton(target_ip, &server_ip);
 8001c36:	f107 030c 	add.w	r3, r7, #12
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	69f8      	ldr	r0, [r7, #28]
 8001c3e:	f01a fbd7 	bl	801c3f0 <ip4addr_aton>
		conn=netconn_new(NETCONN_TCP);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2100      	movs	r1, #0
 8001c46:	2010      	movs	r0, #16
 8001c48:	f00c fa08 	bl	800e05c <netconn_new_with_proto_and_callback>
 8001c4c:	61b8      	str	r0, [r7, #24]
		if(conn!=NULL){
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d029      	beq.n	8001ca8 <StartClientTask+0xb8>
			err=netconn_connect(conn,&server_ip,1234);
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	69b8      	ldr	r0, [r7, #24]
 8001c60:	f00c faee 	bl	800e240 <netconn_connect>
 8001c64:	4603      	mov	r3, r0
 8001c66:	75fb      	strb	r3, [r7, #23]
			if(err==ERR_OK){
 8001c68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d111      	bne.n	8001c94 <StartClientTask+0xa4>
				//const char *json="{\"type\": data_request, \"payload\":\"1.1;1.2;1.3;10.9;10.8;10.7 je tenmerde\"}";
				const char *json ="{"
 8001c70:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <StartClientTask+0xd8>)
 8001c72:	613b      	str	r3, [r7, #16]
			      		   "\"type\":\"data_request\","
			       		   "\"from\":\"nucleo-01\","
			       		   "\"to\":\"nucleo-14\","
			       		   "\"timestamp\":\"2025-10-02T08:20:00Z\""
			       		 "}";
				log_message("[CLIENT] Sending : %s...\r\n",json);
 8001c74:	6939      	ldr	r1, [r7, #16]
 8001c76:	4815      	ldr	r0, [pc, #84]	@ (8001ccc <StartClientTask+0xdc>)
 8001c78:	f7fe ff64 	bl	8000b44 <log_message>
				netconn_write(conn,json,strlen(json),NETCONN_COPY);
 8001c7c:	6938      	ldr	r0, [r7, #16]
 8001c7e:	f7fe fb3f 	bl	8000300 <strlen>
 8001c82:	4602      	mov	r2, r0
 8001c84:	2300      	movs	r3, #0
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	6939      	ldr	r1, [r7, #16]
 8001c8c:	69b8      	ldr	r0, [r7, #24]
 8001c8e:	f00c fdd9 	bl	800e844 <netconn_write_partly>
 8001c92:	e002      	b.n	8001c9a <StartClientTask+0xaa>
			}
			else{
				log_message("[CLIENT] Could not reach server.\r\n");
 8001c94:	480e      	ldr	r0, [pc, #56]	@ (8001cd0 <StartClientTask+0xe0>)
 8001c96:	f7fe ff55 	bl	8000b44 <log_message>
			}
			netconn_close(conn);
 8001c9a:	69b8      	ldr	r0, [r7, #24]
 8001c9c:	f00c fed4 	bl	800ea48 <netconn_close>
			netconn_delete(conn);
 8001ca0:	69b8      	ldr	r0, [r7, #24]
 8001ca2:	f00c fa79 	bl	800e198 <netconn_delete>
 8001ca6:	e002      	b.n	8001cae <StartClientTask+0xbe>
		}
		else{
		log_message("[CLIENT] No connection available.\r\n");
 8001ca8:	480a      	ldr	r0, [pc, #40]	@ (8001cd4 <StartClientTask+0xe4>)
 8001caa:	f7fe ff4b 	bl	8000b44 <log_message>
		}
		osDelay(8000);
 8001cae:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 8001cb2:	f009 f90e 	bl	800aed2 <osDelay>
 	{
 8001cb6:	e79f      	b.n	8001bf8 <StartClientTask+0x8>
 8001cb8:	20001740 	.word	0x20001740
 8001cbc:	080226ac 	.word	0x080226ac
 8001cc0:	20001741 	.word	0x20001741
 8001cc4:	200016a0 	.word	0x200016a0
 8001cc8:	080226e4 	.word	0x080226e4
 8001ccc:	08022744 	.word	0x08022744
 8001cd0:	08022760 	.word	0x08022760
 8001cd4:	08022784 	.word	0x08022784

08001cd8 <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	f5ad 7d59 	sub.w	sp, sp, #868	@ 0x364
 8001cde:	af06      	add	r7, sp, #24
 8001ce0:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001ce4:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8001ce8:	6018      	str	r0, [r3, #0]
	    u16_t len;
	    ip_addr_t client_ip;
	    LWIP_UNUSED_ARG(argument);

	    /* create a new TCP netconn */
	    conn = netconn_new(NETCONN_TCP);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	2010      	movs	r0, #16
 8001cf0:	f00c f9b4 	bl	800e05c <netconn_new_with_proto_and_callback>
 8001cf4:	f8c7 0344 	str.w	r0, [r7, #836]	@ 0x344
	    if (!conn) {
 8001cf8:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d106      	bne.n	8001d0e <StartServerTask+0x36>
	        printf("netconn_new TCP failed\n");
 8001d00:	488f      	ldr	r0, [pc, #572]	@ (8001f40 <StartServerTask+0x268>)
 8001d02:	f01c fe43 	bl	801e98c <puts>
	        vTaskDelete(NULL);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f00a fdfa 	bl	800c900 <vTaskDelete>
	        return;
 8001d0c:	e114      	b.n	8001f38 <StartServerTask+0x260>
	    }

	    err = netconn_bind(conn, IP_ADDR_ANY, TCP_SERVER_PORT);
 8001d0e:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001d12:	498c      	ldr	r1, [pc, #560]	@ (8001f44 <StartServerTask+0x26c>)
 8001d14:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d18:	f00c fa5a 	bl	800e1d0 <netconn_bind>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
	    if (err != ERR_OK) {
 8001d22:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00d      	beq.n	8001d46 <StartServerTask+0x6e>
	        printf("netconn_bind TCP failed: %d\n", err);
 8001d2a:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4885      	ldr	r0, [pc, #532]	@ (8001f48 <StartServerTask+0x270>)
 8001d32:	f01c fdc3 	bl	801e8bc <iprintf>
	        netconn_delete(conn);
 8001d36:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d3a:	f00c fa2d 	bl	800e198 <netconn_delete>
	        vTaskDelete(NULL);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f00a fdde 	bl	800c900 <vTaskDelete>
	        return;
 8001d44:	e0f8      	b.n	8001f38 <StartServerTask+0x260>
	    }

	    netconn_listen(conn);
 8001d46:	21ff      	movs	r1, #255	@ 0xff
 8001d48:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d4c:	f00c fab0 	bl	800e2b0 <netconn_listen_with_backlog>
	    printf("TCP server listening on port %d\n", TCP_SERVER_PORT);
 8001d50:	f240 41d2 	movw	r1, #1234	@ 0x4d2
 8001d54:	487d      	ldr	r0, [pc, #500]	@ (8001f4c <StartServerTask+0x274>)
 8001d56:	f01c fdb1 	bl	801e8bc <iprintf>

	    for (;;) {
	        /* accept (blocking) but managed by netconn/tcpip thread */
	        err = netconn_accept(conn, &newconn);
 8001d5a:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d64:	f00c fad0 	bl	800e308 <netconn_accept>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
	        if (err == ERR_OK && newconn) {
 8001d6e:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 80dc 	bne.w	8001f30 <StartServerTask+0x258>
 8001d78:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80d7 	beq.w	8001f30 <StartServerTask+0x258>
	            //ip_addr_copy(client_ip, netconn_getpeer(newconn));
	            printf("TCP connection accepted\n");
 8001d82:	4873      	ldr	r0, [pc, #460]	@ (8001f50 <StartServerTask+0x278>)
 8001d84:	f01c fe02 	bl	801e98c <puts>

	            /* set a recv timeout so we don't block forever */
	            netconn_set_recvtimeout(newconn, 3000); /* ms */
 8001d88:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001d8c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001d90:	61da      	str	r2, [r3, #28]

	            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001d92:	e0b0      	b.n	8001ef6 <StartServerTask+0x21e>
	                do {
	                    netbuf_data(buf, (void**)&data, &len);
 8001d94:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001d98:	f207 3212 	addw	r2, r7, #786	@ 0x312
 8001d9c:	f507 7145 	add.w	r1, r7, #788	@ 0x314
 8001da0:	4618      	mov	r0, r3
 8001da2:	f00e fbdb 	bl	801055c <netbuf_data>
	                    if (len > 0) {
 8001da6:	f8b7 3312 	ldrh.w	r3, [r7, #786]	@ 0x312
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f000 8095 	beq.w	8001eda <StartServerTask+0x202>
	                        /* assure null-terminated for strstr usage */
	                        char msg[512];
	                        size_t copylen = (len < sizeof(msg)-1) ? len : sizeof(msg)-1;
 8001db0:	f8b7 3312 	ldrh.w	r3, [r7, #786]	@ 0x312
 8001db4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001db8:	4293      	cmp	r3, r2
 8001dba:	bf28      	it	cs
 8001dbc:	4613      	movcs	r3, r2
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
	                        memcpy(msg, data, copylen);
 8001dc4:	f8d7 1314 	ldr.w	r1, [r7, #788]	@ 0x314
 8001dc8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001dcc:	f8d7 233c 	ldr.w	r2, [r7, #828]	@ 0x33c
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f01d f956 	bl	801f082 <memcpy>
	                        msg[copylen] = '\0';
 8001dd6:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001dda:	f5a3 720f 	sub.w	r2, r3, #572	@ 0x23c
 8001dde:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001de2:	4413      	add	r3, r2
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]

	                        /* debug print */
	                        log_message("TCP recv: %s\n", msg);
 8001de8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001dec:	4619      	mov	r1, r3
 8001dee:	4859      	ldr	r0, [pc, #356]	@ (8001f54 <StartServerTask+0x27c>)
 8001df0:	f7fe fea8 	bl	8000b44 <log_message>
	                        osDelay(30);
 8001df4:	201e      	movs	r0, #30
 8001df6:	f009 f86c 	bl	800aed2 <osDelay>
	                        //if (strstr(msg, "\"type\":\"data_request\"")) {
	                            char txbuf[256];
	                            float ax = rmsX;
 8001dfa:	4b57      	ldr	r3, [pc, #348]	@ (8001f58 <StartServerTask+0x280>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
	                            float ay = rmsY;
 8001e02:	4b56      	ldr	r3, [pc, #344]	@ (8001f5c <StartServerTask+0x284>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
	                            float az = rmsZ;
 8001e0a:	4b55      	ldr	r3, [pc, #340]	@ (8001f60 <StartServerTask+0x288>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
	                            rtc_get_timestamp(ts, sizeof(ts));
 8001e12:	2120      	movs	r1, #32
 8001e14:	4853      	ldr	r0, [pc, #332]	@ (8001f64 <StartServerTask+0x28c>)
 8001e16:	f7ff f9c1 	bl	800119c <rtc_get_timestamp>
	                            snprintf(txbuf, sizeof(txbuf),
 8001e1a:	edd7 7ace 	vldr	s15, [r7, #824]	@ 0x338
 8001e1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e22:	edd7 6acd 	vldr	s13, [r7, #820]	@ 0x334
 8001e26:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001e2a:	edd7 5acc 	vldr	s11, [r7, #816]	@ 0x330
 8001e2e:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001e32:	f107 000c 	add.w	r0, r7, #12
 8001e36:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001e3a:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001e3e:	ed8d 7b00 	vstr	d7, [sp]
 8001e42:	4b48      	ldr	r3, [pc, #288]	@ (8001f64 <StartServerTask+0x28c>)
 8001e44:	4a48      	ldr	r2, [pc, #288]	@ (8001f68 <StartServerTask+0x290>)
 8001e46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e4a:	f01c fda7 	bl	801e99c <sniprintf>
	                                     "{\"type\":\"data_response\",\"id\":\"nucleo-01\",\"timestamp\":\"%s\",\"acceleration\":{\"x\":%.3f,\"y\":%.3f,\"z\":%.3f},\"status\":\"normal\"}",
										 ts,ax, ay, az);
	                            netconn_write(newconn, txbuf, strlen(txbuf), NETCONN_COPY);
 8001e4e:	f8d7 431c 	ldr.w	r4, [r7, #796]	@ 0x31c
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe fa52 	bl	8000300 <strlen>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	f107 010c 	add.w	r1, r7, #12
 8001e62:	2300      	movs	r3, #0
 8001e64:	9300      	str	r3, [sp, #0]
 8001e66:	2301      	movs	r3, #1
 8001e68:	4620      	mov	r0, r4
 8001e6a:	f00c fceb 	bl	800e844 <netconn_write_partly>
	                        //{
	                            float rx, ry, rz;

	                            //if (extract_rms_xyz(msg, &rx, &ry, &rz))
	                            //{
	                                uint8_t node = get_node_index(msg);
 8001e6e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff f934 	bl	80010e0 <get_node_index>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	f887 332f 	strb.w	r3, [r7, #815]	@ 0x32f
	                                rx=0.123;
 8001e7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f6c <StartServerTask+0x294>)
 8001e80:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
	                                ry=0.453;
 8001e84:	4b3a      	ldr	r3, [pc, #232]	@ (8001f70 <StartServerTask+0x298>)
 8001e86:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
	                                rz=0.789;
 8001e8a:	4b3a      	ldr	r3, [pc, #232]	@ (8001f74 <StartServerTask+0x29c>)
 8001e8c:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
	                                fram_update_rms(node, rx, ry, rz);
 8001e90:	f897 332f 	ldrb.w	r3, [r7, #815]	@ 0x32f
 8001e94:	ed97 1ac8 	vldr	s2, [r7, #800]	@ 0x320
 8001e98:	edd7 0ac9 	vldr	s1, [r7, #804]	@ 0x324
 8001e9c:	ed97 0aca 	vldr	s0, [r7, #808]	@ 0x328
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f8a5 	bl	8000ff0 <fram_update_rms>

	                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001ea6:	f897 132f 	ldrb.w	r1, [r7, #815]	@ 0x32f
 8001eaa:	edd7 7aca 	vldr	s15, [r7, #808]	@ 0x328
 8001eae:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001eb2:	edd7 7ac9 	vldr	s15, [r7, #804]	@ 0x324
 8001eb6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001eba:	edd7 6ac8 	vldr	s13, [r7, #800]	@ 0x320
 8001ebe:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001ec2:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001ec6:	ed8d 7b00 	vstr	d7, [sp]
 8001eca:	ec53 2b15 	vmov	r2, r3, d5
 8001ece:	482a      	ldr	r0, [pc, #168]	@ (8001f78 <StartServerTask+0x2a0>)
 8001ed0:	f7fe fe38 	bl	8000b44 <log_message>
	                                            node, rx, ry, rz);
	                                osDelay(15);
 8001ed4:	200f      	movs	r0, #15
 8001ed6:	f008 fffc 	bl	800aed2 <osDelay>
	                            }*/
	                      //  }


	                    }
	                } while (netbuf_next(buf) >= 0);
 8001eda:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f00e fb86 	bl	80105f0 <netbuf_next>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f6bf af54 	bge.w	8001d94 <StartServerTask+0xbc>
	                netbuf_delete(buf);
 8001eec:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f00e fb13 	bl	801051c <netbuf_delete>
	            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001ef6:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001efa:	f507 7246 	add.w	r2, r7, #792	@ 0x318
 8001efe:	4611      	mov	r1, r2
 8001f00:	4618      	mov	r0, r3
 8001f02:	f00c fc25 	bl	800e750 <netconn_recv>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
 8001f0c:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f43f af3f 	beq.w	8001d94 <StartServerTask+0xbc>
	            }

	            /* close connection */
	            netconn_close(newconn);
 8001f16:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f00c fd94 	bl	800ea48 <netconn_close>
	            netconn_delete(newconn);
 8001f20:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001f24:	4618      	mov	r0, r3
 8001f26:	f00c f937 	bl	800e198 <netconn_delete>
	            printf("TCP connection closed\n");
 8001f2a:	4814      	ldr	r0, [pc, #80]	@ (8001f7c <StartServerTask+0x2a4>)
 8001f2c:	f01c fd2e 	bl	801e98c <puts>
	        }
	        /* small delay to yield */
	        osDelay(10);
 8001f30:	200a      	movs	r0, #10
 8001f32:	f008 ffce 	bl	800aed2 <osDelay>
	        err = netconn_accept(conn, &newconn);
 8001f36:	e710      	b.n	8001d5a <StartServerTask+0x82>
	    }
  /* USER CODE END StartServerTask */
}
 8001f38:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd90      	pop	{r4, r7, pc}
 8001f40:	080227a8 	.word	0x080227a8
 8001f44:	08026408 	.word	0x08026408
 8001f48:	080227c0 	.word	0x080227c0
 8001f4c:	080227e0 	.word	0x080227e0
 8001f50:	08022804 	.word	0x08022804
 8001f54:	0802281c 	.word	0x0802281c
 8001f58:	20001d84 	.word	0x20001d84
 8001f5c:	20001d88 	.word	0x20001d88
 8001f60:	20001d8c 	.word	0x20001d8c
 8001f64:	20001d98 	.word	0x20001d98
 8001f68:	0802282c 	.word	0x0802282c
 8001f6c:	3dfbe76d 	.word	0x3dfbe76d
 8001f70:	3ee7ef9e 	.word	0x3ee7ef9e
 8001f74:	3f49fbe7 	.word	0x3f49fbe7
 8001f78:	080228a8 	.word	0x080228a8
 8001f7c:	080228e4 	.word	0x080228e4

08001f80 <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8001f88:	2180      	movs	r1, #128	@ 0x80
 8001f8a:	4804      	ldr	r0, [pc, #16]	@ (8001f9c <StartHeartBeatTask+0x1c>)
 8001f8c:	f003 fd9b 	bl	8005ac6 <HAL_GPIO_TogglePin>
		osDelay(500);
 8001f90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f94:	f008 ff9d 	bl	800aed2 <osDelay>
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8001f98:	bf00      	nop
 8001f9a:	e7f5      	b.n	8001f88 <StartHeartBeatTask+0x8>
 8001f9c:	40020400 	.word	0x40020400

08001fa0 <StartBroadCast>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBroadCast */
void StartBroadCast(void const * argument)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b0ca      	sub	sp, #296	@ 0x128
 8001fa4:	af02      	add	r7, sp, #8
 8001fa6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001faa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001fae:	6018      	str	r0, [r3, #0]
	/* Infinite loop */
	struct udp_pcb *udp_send;
	struct udp_pcb *udp_rec;
	struct pbuf *p;

	const char *device_id = "nucleo-01";
 8001fb0:	4b3c      	ldr	r3, [pc, #240]	@ (80020a4 <StartBroadCast+0x104>)
 8001fb2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	const char *my_ip = "192.168.1.180";   //
 8001fb6:	4b3c      	ldr	r3, [pc, #240]	@ (80020a8 <StartBroadCast+0x108>)
 8001fb8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	uint16_t len=0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	uint16_t err=0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	ip_addr_t dest_ip;

	IP4_ADDR(&dest_ip, 192,168,1,255);       //
 8001fc8:	4b38      	ldr	r3, [pc, #224]	@ (80020ac <StartBroadCast+0x10c>)
 8001fca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	// Attendre autorisation de la MasterTask
	osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8001fce:	4b38      	ldr	r3, [pc, #224]	@ (80020b0 <StartBroadCast+0x110>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f009 f85e 	bl	800b098 <osSemaphoreWait>

	log_message("Broadcast task started.\r\n");
 8001fdc:	4835      	ldr	r0, [pc, #212]	@ (80020b4 <StartBroadCast+0x114>)
 8001fde:	f7fe fdb1 	bl	8000b44 <log_message>

	udp_send = udp_new();
 8001fe2:	f018 fd17 	bl	801aa14 <udp_new>
 8001fe6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
	//udp_setflags(udp, UDP_FLAGS_BROADCAST);
	ip_set_option(udp_send, SOF_BROADCAST);
 8001fea:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001fee:	7a5b      	ldrb	r3, [r3, #9]
 8001ff0:	f043 0320 	orr.w	r3, r3, #32
 8001ff4:	b2da      	uxtb	r2, r3
 8001ff6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001ffa:	725a      	strb	r2, [r3, #9]
	printf("Flags netif: 0x%X\n", netif_default->flags);
 8001ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80020b8 <StartBroadCast+0x118>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8002004:	4619      	mov	r1, r3
 8002006:	482d      	ldr	r0, [pc, #180]	@ (80020bc <StartBroadCast+0x11c>)
 8002008:	f01c fc58 	bl	801e8bc <iprintf>
	if (!udp_send) {
 800200c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002010:	2b00      	cmp	r3, #0
 8002012:	d105      	bne.n	8002020 <StartBroadCast+0x80>
	   log_message("UDP alloc failed!\r\n");
 8002014:	482a      	ldr	r0, [pc, #168]	@ (80020c0 <StartBroadCast+0x120>)
 8002016:	f7fe fd95 	bl	8000b44 <log_message>
	   vTaskDelete(NULL);
 800201a:	2000      	movs	r0, #0
 800201c:	f00a fc70 	bl	800c900 <vTaskDelete>
	}
	//err=udp_connect(udp, &dest_ip, 50000);
	udp_bind(udp_send, IP_ADDR_ANY, 0);     // port source alÃ©atoire
 8002020:	2200      	movs	r2, #0
 8002022:	4928      	ldr	r1, [pc, #160]	@ (80020c4 <StartBroadCast+0x124>)
 8002024:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002028:	f018 fb9c 	bl	801a764 <udp_bind>

	for(;;)
	{
	    char json_msg[256];
        len=snprintf(json_msg, sizeof(json_msg),
 800202c:	f107 0008 	add.w	r0, r7, #8
 8002030:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800203a:	4a23      	ldr	r2, [pc, #140]	@ (80020c8 <StartBroadCast+0x128>)
 800203c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002040:	f01c fcac 	bl	801e99c <sniprintf>
 8002044:	4603      	mov	r3, r0
 8002046:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	         my_ip//,
	         //get_timestamp() // A faire avec la RTC //"\"timestamp\":\"%s\""
	        );


	     p = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 800204a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800204e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8002052:	4619      	mov	r1, r3
 8002054:	2036      	movs	r0, #54	@ 0x36
 8002056:	f010 fda9 	bl	8012bac <pbuf_alloc>
 800205a:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	     if (!p) continue;
 800205e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002062:	2b00      	cmp	r3, #0
 8002064:	d01b      	beq.n	800209e <StartBroadCast+0xfe>
	     pbuf_take(p, json_msg, len);
 8002066:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 800206a:	f107 0308 	add.w	r3, r7, #8
 800206e:	4619      	mov	r1, r3
 8002070:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8002074:	f011 fb32 	bl	80136dc <pbuf_take>
	     udp_sendto(udp_send, p, &dest_ip, UDP_BROADCAST_PORT);
 8002078:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800207c:	f240 43d2 	movw	r3, #1234	@ 0x4d2
 8002080:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 8002084:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002088:	f018 f9a4 	bl	801a3d4 <udp_sendto>

	     pbuf_free(p);
 800208c:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8002090:	f011 f870 	bl	8013174 <pbuf_free>


	     osDelay(10000);
 8002094:	f242 7010 	movw	r0, #10000	@ 0x2710
 8002098:	f008 ff1b 	bl	800aed2 <osDelay>
 800209c:	e7c6      	b.n	800202c <StartBroadCast+0x8c>
	     if (!p) continue;
 800209e:	bf00      	nop
	{
 80020a0:	e7c4      	b.n	800202c <StartBroadCast+0x8c>
 80020a2:	bf00      	nop
 80020a4:	080228fc 	.word	0x080228fc
 80020a8:	08022908 	.word	0x08022908
 80020ac:	ff01a8c0 	.word	0xff01a8c0
 80020b0:	20001698 	.word	0x20001698
 80020b4:	08022918 	.word	0x08022918
 80020b8:	20067d74 	.word	0x20067d74
 80020bc:	08022934 	.word	0x08022934
 80020c0:	08022948 	.word	0x08022948
 80020c4:	08026408 	.word	0x08026408
 80020c8:	0802295c 	.word	0x0802295c

080020cc <StartMasterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMasterTask */
void StartMasterTask(void const * argument)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasterTask */
	log_message("MasterTask started. Waiting for user button...\r\n");
 80020d4:	4815      	ldr	r0, [pc, #84]	@ (800212c <StartMasterTask+0x60>)
 80020d6:	f7fe fd35 	bl	8000b44 <log_message>

	    GPIO_PinState lastState = GPIO_PIN_RESET;
 80020da:	2300      	movs	r3, #0
 80020dc:	73fb      	strb	r3, [r7, #15]

	    for(;;)
	    {
	        GPIO_PinState curr = HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin);
 80020de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020e2:	4813      	ldr	r0, [pc, #76]	@ (8002130 <StartMasterTask+0x64>)
 80020e4:	f003 fcbe 	bl	8005a64 <HAL_GPIO_ReadPin>
 80020e8:	4603      	mov	r3, r0
 80020ea:	73bb      	strb	r3, [r7, #14]

	        if(curr == GPIO_PIN_SET && lastState == GPIO_PIN_RESET)
 80020ec:	7bbb      	ldrb	r3, [r7, #14]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d115      	bne.n	800211e <StartMasterTask+0x52>
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d112      	bne.n	800211e <StartMasterTask+0x52>
	        {
	            // Anti-rebond
	            osDelay(50);
 80020f8:	2032      	movs	r0, #50	@ 0x32
 80020fa:	f008 feea 	bl	800aed2 <osDelay>

	            if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 80020fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002102:	480b      	ldr	r0, [pc, #44]	@ (8002130 <StartMasterTask+0x64>)
 8002104:	f003 fcae 	bl	8005a64 <HAL_GPIO_ReadPin>
 8002108:	4603      	mov	r3, r0
 800210a:	2b01      	cmp	r3, #1
 800210c:	d107      	bne.n	800211e <StartMasterTask+0x52>
	            {
	                log_message("User button pressed. Starting system...\r\n");
 800210e:	4809      	ldr	r0, [pc, #36]	@ (8002134 <StartMasterTask+0x68>)
 8002110:	f7fe fd18 	bl	8000b44 <log_message>

	                // Donner le sÃ©maphore pour dÃ©bloquer les autres tasks
	                osSemaphoreRelease(SemaphoreMasterHandle);
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <StartMasterTask+0x6c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f009 f80b 	bl	800b134 <osSemaphoreRelease>
	            }
	        }

	        lastState = curr;
 800211e:	7bbb      	ldrb	r3, [r7, #14]
 8002120:	73fb      	strb	r3, [r7, #15]
	        osDelay(20);
 8002122:	2014      	movs	r0, #20
 8002124:	f008 fed5 	bl	800aed2 <osDelay>
	    {
 8002128:	e7d9      	b.n	80020de <StartMasterTask+0x12>
 800212a:	bf00      	nop
 800212c:	080229a8 	.word	0x080229a8
 8002130:	40020800 	.word	0x40020800
 8002134:	080229dc 	.word	0x080229dc
 8002138:	20001698 	.word	0x20001698

0800213c <StartADCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADCTask */
void StartADCTask(void const * argument)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b09a      	sub	sp, #104	@ 0x68
 8002140:	af0a      	add	r7, sp, #40	@ 0x28
 8002142:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADCTask */
	// Attendre que le MasterTask donne l'autorisation (tu utilises dÃ©jÃ  SemaphoreMasterHandle)
	  osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8002144:	4bc6      	ldr	r3, [pc, #792]	@ (8002460 <StartADCTask+0x324>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	4618      	mov	r0, r3
 800214e:	f008 ffa3 	bl	800b098 <osSemaphoreWait>

	  uint32_t sumX = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  uint32_t sumY = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	63bb      	str	r3, [r7, #56]	@ 0x38
	  uint32_t sumZ = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	637b      	str	r3, [r7, #52]	@ 0x34

	  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 800215e:	48c1      	ldr	r0, [pc, #772]	@ (8002464 <StartADCTask+0x328>)
 8002160:	f006 fd50 	bl	8008c04 <HAL_TIM_Base_Start>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d006      	beq.n	8002178 <StartADCTask+0x3c>
	  	{
	  	    log_message("ERROR: TIM2 start failed!\r\n");
 800216a:	48bf      	ldr	r0, [pc, #764]	@ (8002468 <StartADCTask+0x32c>)
 800216c:	f7fe fcea 	bl	8000b44 <log_message>
	  	    vTaskDelete(NULL);
 8002170:	2000      	movs	r0, #0
 8002172:	f00a fbc5 	bl	800c900 <vTaskDelete>
 8002176:	e002      	b.n	800217e <StartADCTask+0x42>
	  	}
	  	else
	  	{
	  	    log_message("TIM2 started.\r\n");
 8002178:	48bc      	ldr	r0, [pc, #752]	@ (800246c <StartADCTask+0x330>)
 800217a:	f7fe fce3 	bl	8000b44 <log_message>
	  	}
	  // DÃ©marrer le timer si tu veux trig ADC par timer (ici on lance en mode software continous DMA)
	  // DÃ©marrer ADC en DMA (circular)
	  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN) != HAL_OK)
 800217e:	22c0      	movs	r2, #192	@ 0xc0
 8002180:	49bb      	ldr	r1, [pc, #748]	@ (8002470 <StartADCTask+0x334>)
 8002182:	48bc      	ldr	r0, [pc, #752]	@ (8002474 <StartADCTask+0x338>)
 8002184:	f001 f80a 	bl	800319c <HAL_ADC_Start_DMA>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d006      	beq.n	800219c <StartADCTask+0x60>
	  {
	    log_message("ADC DMA start failed!\r\n");
 800218e:	48ba      	ldr	r0, [pc, #744]	@ (8002478 <StartADCTask+0x33c>)
 8002190:	f7fe fcd8 	bl	8000b44 <log_message>
	    vTaskDelete(NULL);
 8002194:	2000      	movs	r0, #0
 8002196:	f00a fbb3 	bl	800c900 <vTaskDelete>
 800219a:	e003      	b.n	80021a4 <StartADCTask+0x68>
	  }
	  else
	  {
	    log_message("ADC DMA started (len=%d)\r\n", ADC_BUF_LEN);
 800219c:	21c0      	movs	r1, #192	@ 0xc0
 800219e:	48b7      	ldr	r0, [pc, #732]	@ (800247c <StartADCTask+0x340>)
 80021a0:	f7fe fcd0 	bl	8000b44 <log_message>

	  for(;;)
	  {
		  //if (osSemaphoreWait(adcSemaphoreHandle, 1000) == osOK)
		  //{
			  for (uint32_t i = 0; i < SAMPLES; i++)
 80021a4:	2300      	movs	r3, #0
 80021a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80021a8:	e025      	b.n	80021f6 <StartADCTask+0xba>
			  {
			     sumX += adc_buf[i * 3 + 0];
 80021aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021ac:	4613      	mov	r3, r2
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	4413      	add	r3, r2
 80021b2:	4aaf      	ldr	r2, [pc, #700]	@ (8002470 <StartADCTask+0x334>)
 80021b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021b8:	461a      	mov	r2, r3
 80021ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021bc:	4413      	add	r3, r2
 80021be:	63fb      	str	r3, [r7, #60]	@ 0x3c
			     sumY += adc_buf[i * 3 + 1];
 80021c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	3301      	adds	r3, #1
 80021ca:	4aa9      	ldr	r2, [pc, #676]	@ (8002470 <StartADCTask+0x334>)
 80021cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021d0:	461a      	mov	r2, r3
 80021d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021d4:	4413      	add	r3, r2
 80021d6:	63bb      	str	r3, [r7, #56]	@ 0x38
			     sumZ += adc_buf[i * 3 + 2];
 80021d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021da:	4613      	mov	r3, r2
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	4413      	add	r3, r2
 80021e0:	3302      	adds	r3, #2
 80021e2:	4aa3      	ldr	r2, [pc, #652]	@ (8002470 <StartADCTask+0x334>)
 80021e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021e8:	461a      	mov	r2, r3
 80021ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ec:	4413      	add	r3, r2
 80021ee:	637b      	str	r3, [r7, #52]	@ 0x34
			  for (uint32_t i = 0; i < SAMPLES; i++)
 80021f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f2:	3301      	adds	r3, #1
 80021f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80021f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80021fa:	d9d6      	bls.n	80021aa <StartADCTask+0x6e>
			  }
		      // 1) Moyenne des 64 Ã©chantillons DMA
		      float avgX = sumX / (float)SAMPLES;
 80021fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002206:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8002480 <StartADCTask+0x344>
 800220a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800220e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		      float avgY = sumY / (float)SAMPLES;
 8002212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002214:	ee07 3a90 	vmov	s15, r3
 8002218:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800221c:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8002480 <StartADCTask+0x344>
 8002220:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002224:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		      float avgZ = sumZ / (float)SAMPLES;
 8002228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800222a:	ee07 3a90 	vmov	s15, r3
 800222e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002232:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8002480 <StartADCTask+0x344>
 8002236:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800223a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

		      // Conversion -> tensions -> acceleration
		      float ax = (3.3f * avgX / 4095.0f) - 1.65f;  // centrage
 800223e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002242:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8002484 <StartADCTask+0x348>
 8002246:	ee27 7a87 	vmul.f32	s14, s15, s14
 800224a:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 8002488 <StartADCTask+0x34c>
 800224e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002252:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 800248c <StartADCTask+0x350>
 8002256:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800225a:	edc7 7a08 	vstr	s15, [r7, #32]
		      float ay = (3.3f * avgY / 4095.0f) - 1.65f;
 800225e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002262:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8002484 <StartADCTask+0x348>
 8002266:	ee27 7a87 	vmul.f32	s14, s15, s14
 800226a:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8002488 <StartADCTask+0x34c>
 800226e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002272:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 800248c <StartADCTask+0x350>
 8002276:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800227a:	edc7 7a07 	vstr	s15, [r7, #28]
		      float az = (3.3f * avgZ / 4095.0f) - 1.65f;
 800227e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002282:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002484 <StartADCTask+0x348>
 8002286:	ee27 7a87 	vmul.f32	s14, s15, s14
 800228a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8002488 <StartADCTask+0x34c>
 800228e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002292:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 800248c <StartADCTask+0x350>
 8002296:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800229a:	edc7 7a06 	vstr	s15, [r7, #24]

		      // --------------------------------------------------------
		      // 2) MOYENNE GLISSANTE
		      // --------------------------------------------------------
		      maX = movingAverage(maX, ax);
 800229e:	4b7c      	ldr	r3, [pc, #496]	@ (8002490 <StartADCTask+0x354>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	edd7 0a08 	vldr	s1, [r7, #32]
 80022a8:	eeb0 0a67 	vmov.f32	s0, s15
 80022ac:	f7fe fd78 	bl	8000da0 <movingAverage>
 80022b0:	eef0 7a40 	vmov.f32	s15, s0
 80022b4:	4b76      	ldr	r3, [pc, #472]	@ (8002490 <StartADCTask+0x354>)
 80022b6:	edc3 7a00 	vstr	s15, [r3]
		      maY = movingAverage(maY, ay);
 80022ba:	4b76      	ldr	r3, [pc, #472]	@ (8002494 <StartADCTask+0x358>)
 80022bc:	edd3 7a00 	vldr	s15, [r3]
 80022c0:	edd7 0a07 	vldr	s1, [r7, #28]
 80022c4:	eeb0 0a67 	vmov.f32	s0, s15
 80022c8:	f7fe fd6a 	bl	8000da0 <movingAverage>
 80022cc:	eef0 7a40 	vmov.f32	s15, s0
 80022d0:	4b70      	ldr	r3, [pc, #448]	@ (8002494 <StartADCTask+0x358>)
 80022d2:	edc3 7a00 	vstr	s15, [r3]
		      maZ = movingAverage(maZ, az);
 80022d6:	4b70      	ldr	r3, [pc, #448]	@ (8002498 <StartADCTask+0x35c>)
 80022d8:	edd3 7a00 	vldr	s15, [r3]
 80022dc:	edd7 0a06 	vldr	s1, [r7, #24]
 80022e0:	eeb0 0a67 	vmov.f32	s0, s15
 80022e4:	f7fe fd5c 	bl	8000da0 <movingAverage>
 80022e8:	eef0 7a40 	vmov.f32	s15, s0
 80022ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002498 <StartADCTask+0x35c>)
 80022ee:	edc3 7a00 	vstr	s15, [r3]

		      // --------------------------------------------------------
		      // 3) RMS SUR 1 SECONDE (100 Ã©chantillons)
		      // --------------------------------------------------------
		      rmsBufX[rmsIndex] = ax;
 80022f2:	4b6a      	ldr	r3, [pc, #424]	@ (800249c <StartADCTask+0x360>)
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	4a6a      	ldr	r2, [pc, #424]	@ (80024a0 <StartADCTask+0x364>)
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	6a3a      	ldr	r2, [r7, #32]
 80022fe:	601a      	str	r2, [r3, #0]
		      rmsBufY[rmsIndex] = ay;
 8002300:	4b66      	ldr	r3, [pc, #408]	@ (800249c <StartADCTask+0x360>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	4a67      	ldr	r2, [pc, #412]	@ (80024a4 <StartADCTask+0x368>)
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	69fa      	ldr	r2, [r7, #28]
 800230c:	601a      	str	r2, [r3, #0]
		      rmsBufZ[rmsIndex] = az;
 800230e:	4b63      	ldr	r3, [pc, #396]	@ (800249c <StartADCTask+0x360>)
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	4a65      	ldr	r2, [pc, #404]	@ (80024a8 <StartADCTask+0x36c>)
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	601a      	str	r2, [r3, #0]

		      rmsIndex++;
 800231c:	4b5f      	ldr	r3, [pc, #380]	@ (800249c <StartADCTask+0x360>)
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	3301      	adds	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	4b5d      	ldr	r3, [pc, #372]	@ (800249c <StartADCTask+0x360>)
 8002326:	801a      	strh	r2, [r3, #0]
		      if (rmsIndex >= RMS_WINDOW)
 8002328:	4b5c      	ldr	r3, [pc, #368]	@ (800249c <StartADCTask+0x360>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	2b63      	cmp	r3, #99	@ 0x63
 800232e:	d905      	bls.n	800233c <StartADCTask+0x200>
		      {
		          rmsIndex = 0;
 8002330:	4b5a      	ldr	r3, [pc, #360]	@ (800249c <StartADCTask+0x360>)
 8002332:	2200      	movs	r2, #0
 8002334:	801a      	strh	r2, [r3, #0]
		          rmsFilled = 1;  // indique que la fenÃªtre est pleine
 8002336:	4b5d      	ldr	r3, [pc, #372]	@ (80024ac <StartADCTask+0x370>)
 8002338:	2201      	movs	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]
		      }

		      if (rmsFilled)
 800233c:	4b5b      	ldr	r3, [pc, #364]	@ (80024ac <StartADCTask+0x370>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 80dd 	beq.w	8002500 <StartADCTask+0x3c4>
		      {
		          rmsX = computeRMS(rmsBufX, RMS_WINDOW);
 8002346:	2164      	movs	r1, #100	@ 0x64
 8002348:	4855      	ldr	r0, [pc, #340]	@ (80024a0 <StartADCTask+0x364>)
 800234a:	f7fe fd49 	bl	8000de0 <computeRMS>
 800234e:	eef0 7a40 	vmov.f32	s15, s0
 8002352:	4b57      	ldr	r3, [pc, #348]	@ (80024b0 <StartADCTask+0x374>)
 8002354:	edc3 7a00 	vstr	s15, [r3]
		          rmsY = computeRMS(rmsBufY, RMS_WINDOW);
 8002358:	2164      	movs	r1, #100	@ 0x64
 800235a:	4852      	ldr	r0, [pc, #328]	@ (80024a4 <StartADCTask+0x368>)
 800235c:	f7fe fd40 	bl	8000de0 <computeRMS>
 8002360:	eef0 7a40 	vmov.f32	s15, s0
 8002364:	4b53      	ldr	r3, [pc, #332]	@ (80024b4 <StartADCTask+0x378>)
 8002366:	edc3 7a00 	vstr	s15, [r3]
		          rmsZ = computeRMS(rmsBufZ, RMS_WINDOW);
 800236a:	2164      	movs	r1, #100	@ 0x64
 800236c:	484e      	ldr	r0, [pc, #312]	@ (80024a8 <StartADCTask+0x36c>)
 800236e:	f7fe fd37 	bl	8000de0 <computeRMS>
 8002372:	eef0 7a40 	vmov.f32	s15, s0
 8002376:	4b50      	ldr	r3, [pc, #320]	@ (80024b8 <StartADCTask+0x37c>)
 8002378:	edc3 7a00 	vstr	s15, [r3]

		          // --------------------------------------------------------
		          // 4) DÃTECTION DE SECOUSSE
		          // --------------------------------------------------------
		          float ampX = rmsX - baselineX;
 800237c:	4b4c      	ldr	r3, [pc, #304]	@ (80024b0 <StartADCTask+0x374>)
 800237e:	ed93 7a00 	vldr	s14, [r3]
 8002382:	4b4e      	ldr	r3, [pc, #312]	@ (80024bc <StartADCTask+0x380>)
 8002384:	edd3 7a00 	vldr	s15, [r3]
 8002388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800238c:	edc7 7a05 	vstr	s15, [r7, #20]
		          float ampY = rmsY - baselineY;
 8002390:	4b48      	ldr	r3, [pc, #288]	@ (80024b4 <StartADCTask+0x378>)
 8002392:	ed93 7a00 	vldr	s14, [r3]
 8002396:	4b4a      	ldr	r3, [pc, #296]	@ (80024c0 <StartADCTask+0x384>)
 8002398:	edd3 7a00 	vldr	s15, [r3]
 800239c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023a0:	edc7 7a04 	vstr	s15, [r7, #16]
		          float ampZ = rmsZ - baselineZ;
 80023a4:	4b44      	ldr	r3, [pc, #272]	@ (80024b8 <StartADCTask+0x37c>)
 80023a6:	ed93 7a00 	vldr	s14, [r3]
 80023aa:	4b46      	ldr	r3, [pc, #280]	@ (80024c4 <StartADCTask+0x388>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b4:	edc7 7a03 	vstr	s15, [r7, #12]

		          bool event =
		              (ampX > threshold) ||
 80023b8:	4b43      	ldr	r3, [pc, #268]	@ (80024c8 <StartADCTask+0x38c>)
 80023ba:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 80023be:	ed97 7a05 	vldr	s14, [r7, #20]
 80023c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ca:	dc13      	bgt.n	80023f4 <StartADCTask+0x2b8>
 80023cc:	4b3e      	ldr	r3, [pc, #248]	@ (80024c8 <StartADCTask+0x38c>)
 80023ce:	edd3 7a00 	vldr	s15, [r3]
		              (ampX > threshold) ||
 80023d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80023d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023de:	dc09      	bgt.n	80023f4 <StartADCTask+0x2b8>
		              (ampZ > threshold);
 80023e0:	4b39      	ldr	r3, [pc, #228]	@ (80024c8 <StartADCTask+0x38c>)
 80023e2:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 80023e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80023ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f2:	dd01      	ble.n	80023f8 <StartADCTask+0x2bc>
 80023f4:	2301      	movs	r3, #1
 80023f6:	e000      	b.n	80023fa <StartADCTask+0x2be>
 80023f8:	2300      	movs	r3, #0
		          bool event =
 80023fa:	72fb      	strb	r3, [r7, #11]
 80023fc:	7afb      	ldrb	r3, [r7, #11]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	72fb      	strb	r3, [r7, #11]

		          if (event)
 8002404:	7afb      	ldrb	r3, [r7, #11]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d062      	beq.n	80024d0 <StartADCTask+0x394>
		          {
		              log_message("SECOUSSE !  Amp: X=%.3f  Y=%.3f  Z=%.3f  (RMS X=%.3f Y=%.3f Z=%.3f)\r\n", ampX, ampY, ampZ, rmsX, rmsY, rmsZ);
 800240a:	edd7 7a05 	vldr	s15, [r7, #20]
 800240e:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8002412:	edd7 7a04 	vldr	s15, [r7, #16]
 8002416:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800241a:	edd7 6a03 	vldr	s13, [r7, #12]
 800241e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002422:	4b23      	ldr	r3, [pc, #140]	@ (80024b0 <StartADCTask+0x374>)
 8002424:	edd3 5a00 	vldr	s11, [r3]
 8002428:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800242c:	4b21      	ldr	r3, [pc, #132]	@ (80024b4 <StartADCTask+0x378>)
 800242e:	edd3 4a00 	vldr	s9, [r3]
 8002432:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002436:	4b20      	ldr	r3, [pc, #128]	@ (80024b8 <StartADCTask+0x37c>)
 8002438:	edd3 3a00 	vldr	s7, [r3]
 800243c:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8002440:	ed8d 3b08 	vstr	d3, [sp, #32]
 8002444:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002448:	ed8d 5b04 	vstr	d5, [sp, #16]
 800244c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002450:	ed8d 7b00 	vstr	d7, [sp]
 8002454:	ec53 2b12 	vmov	r2, r3, d2
 8002458:	481c      	ldr	r0, [pc, #112]	@ (80024cc <StartADCTask+0x390>)
 800245a:	f7fe fb73 	bl	8000b44 <log_message>
 800245e:	e04f      	b.n	8002500 <StartADCTask+0x3c4>
 8002460:	20001698 	.word	0x20001698
 8002464:	20001594 	.word	0x20001594
 8002468:	08022a08 	.word	0x08022a08
 800246c:	08022a24 	.word	0x08022a24
 8002470:	20001744 	.word	0x20001744
 8002474:	20001414 	.word	0x20001414
 8002478:	08022a34 	.word	0x08022a34
 800247c:	08022a4c 	.word	0x08022a4c
 8002480:	42800000 	.word	0x42800000
 8002484:	40533333 	.word	0x40533333
 8002488:	457ff000 	.word	0x457ff000
 800248c:	3fd33333 	.word	0x3fd33333
 8002490:	20001d78 	.word	0x20001d78
 8002494:	20001d7c 	.word	0x20001d7c
 8002498:	20001d80 	.word	0x20001d80
 800249c:	20001d74 	.word	0x20001d74
 80024a0:	200018c4 	.word	0x200018c4
 80024a4:	20001a54 	.word	0x20001a54
 80024a8:	20001be4 	.word	0x20001be4
 80024ac:	20001d76 	.word	0x20001d76
 80024b0:	20001d84 	.word	0x20001d84
 80024b4:	20001d88 	.word	0x20001d88
 80024b8:	20001d8c 	.word	0x20001d8c
 80024bc:	20000000 	.word	0x20000000
 80024c0:	20000004 	.word	0x20000004
 80024c4:	20000008 	.word	0x20000008
 80024c8:	2000000c 	.word	0x2000000c
 80024cc:	08022a68 	.word	0x08022a68
		          }
		          else
		          {
		              log_message("Calme : RMS X=%.3f  Y=%.3f  Z=%.3f\r\n",rmsX, rmsY, rmsZ);
 80024d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002508 <StartADCTask+0x3cc>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80024da:	4b0c      	ldr	r3, [pc, #48]	@ (800250c <StartADCTask+0x3d0>)
 80024dc:	edd3 7a00 	vldr	s15, [r3]
 80024e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <StartADCTask+0x3d4>)
 80024e6:	edd3 6a00 	vldr	s13, [r3]
 80024ea:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80024ee:	ed8d 6b02 	vstr	d6, [sp, #8]
 80024f2:	ed8d 7b00 	vstr	d7, [sp]
 80024f6:	ec53 2b15 	vmov	r2, r3, d5
 80024fa:	4806      	ldr	r0, [pc, #24]	@ (8002514 <StartADCTask+0x3d8>)
 80024fc:	f7fe fb22 	bl	8000b44 <log_message>
		          }
		      }
		  //}


	    osDelay(10); // laisse un peu de place pour scheduler
 8002500:	200a      	movs	r0, #10
 8002502:	f008 fce6 	bl	800aed2 <osDelay>
	  {
 8002506:	e64d      	b.n	80021a4 <StartADCTask+0x68>
 8002508:	20001d84 	.word	0x20001d84
 800250c:	20001d88 	.word	0x20001d88
 8002510:	20001d8c 	.word	0x20001d8c
 8002514:	08022ab0 	.word	0x08022ab0

08002518 <StartServerBroadcastTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerBroadcastTask */
void StartServerBroadcastTask(void const * argument)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b0c8      	sub	sp, #288	@ 0x120
 800251c:	af00      	add	r7, sp, #0
 800251e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002522:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002526:	6018      	str	r0, [r3, #0]
	struct netconn *udp_conn;
	struct netbuf *buf;
	err_t err;

	/* CrÃ©er une connexion UDP en mode Ã©coute */
	udp_conn = netconn_new(NETCONN_UDP);
 8002528:	2200      	movs	r2, #0
 800252a:	2100      	movs	r1, #0
 800252c:	2020      	movs	r0, #32
 800252e:	f00b fd95 	bl	800e05c <netconn_new_with_proto_and_callback>
 8002532:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
	netconn_bind(udp_conn, IP_ADDR_ANY, UDP_LISTEN_PORT);   // 1234
 8002536:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 800253a:	492b      	ldr	r1, [pc, #172]	@ (80025e8 <StartServerBroadcastTask+0xd0>)
 800253c:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8002540:	f00b fe46 	bl	800e1d0 <netconn_bind>
	netconn_set_recvtimeout(udp_conn,15000);
 8002544:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002548:	f643 2298 	movw	r2, #15000	@ 0x3a98
 800254c:	61da      	str	r2, [r3, #28]
	for(;;)
	{
	    /* Attendre un paquet UDP (bloquant jusqu'Ã  rÃ©ception) */
	    err = netconn_recv(udp_conn, &buf);
 800254e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002552:	4619      	mov	r1, r3
 8002554:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8002558:	f00c f8fa 	bl	800e750 <netconn_recv>
 800255c:	4603      	mov	r3, r0
 800255e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	    if (err == ERR_OK)
 8002562:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f1      	bne.n	800254e <StartServerBroadcastTask+0x36>
	    {
	        char data[256];
	        ip_addr_t *addr = netbuf_fromaddr(buf);  // IP source
 800256a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800256e:	3308      	adds	r3, #8
 8002570:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	        u16_t port      = netbuf_fromport(buf);  // Port source
 8002574:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002578:	899b      	ldrh	r3, [r3, #12]
 800257a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	        store_broadcast_ip(addr);
 800257e:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002582:	f7fe fc69 	bl	8000e58 <store_broadcast_ip>
	        u16_t len = buf->p->tot_len;
 8002586:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	891b      	ldrh	r3, [r3, #8]
 800258e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
	        if (len >= sizeof(data)) len = sizeof(data)-1;
 8002592:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8002596:	2bff      	cmp	r3, #255	@ 0xff
 8002598:	d902      	bls.n	80025a0 <StartServerBroadcastTask+0x88>
 800259a:	23ff      	movs	r3, #255	@ 0xff
 800259c:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

	        netbuf_copy(buf, data, len);
 80025a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80025a4:	6818      	ldr	r0, [r3, #0]
 80025a6:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 80025aa:	f107 0108 	add.w	r1, r7, #8
 80025ae:	2300      	movs	r3, #0
 80025b0:	f010 ffe6 	bl	8013580 <pbuf_copy_partial>
	        data[len] = '\0';
 80025b4:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80025b8:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80025bc:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80025c0:	2100      	movs	r1, #0
 80025c2:	54d1      	strb	r1, [r2, r3]

	        log_message("[NETCONN UDP] ReÃ§u de %s:%d : %s\r\n",ipaddr_ntoa(addr), port, data);
 80025c4:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80025c8:	f01a f83c 	bl	801c644 <ip4addr_ntoa>
 80025cc:	4601      	mov	r1, r0
 80025ce:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80025d2:	f107 0308 	add.w	r3, r7, #8
 80025d6:	4805      	ldr	r0, [pc, #20]	@ (80025ec <StartServerBroadcastTask+0xd4>)
 80025d8:	f7fe fab4 	bl	8000b44 <log_message>

	        netbuf_delete(buf);
 80025dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80025e0:	4618      	mov	r0, r3
 80025e2:	f00d ff9b 	bl	801051c <netbuf_delete>
	    err = netconn_recv(udp_conn, &buf);
 80025e6:	e7b2      	b.n	800254e <StartServerBroadcastTask+0x36>
 80025e8:	08026408 	.word	0x08026408
 80025ec:	08022ad8 	.word	0x08022ad8

080025f0 <StartRTCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRTCTask */
void StartRTCTask(void const * argument)
{
 80025f0:	b5b0      	push	{r4, r5, r7, lr}
 80025f2:	b08e      	sub	sp, #56	@ 0x38
 80025f4:	af04      	add	r7, sp, #16
 80025f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRTCTask */
  /* Infinite loop */
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    bool external_rtc_updated = false;
 80025f8:	2300      	movs	r3, #0
 80025fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    for (;;)
    {
        /* 1ï¸â£ Attendre que le NTP ait synchronisÃ© lâRTC interne */
        if (is_synced && !external_rtc_updated)
 80025fe:	4b21      	ldr	r3, [pc, #132]	@ (8002684 <StartRTCTask+0x94>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d039      	beq.n	800267a <StartRTCTask+0x8a>
 8002606:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800260a:	f083 0301 	eor.w	r3, r3, #1
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d032      	beq.n	800267a <StartRTCTask+0x8a>
        {
            /* Lire lâheure RTC STM32 */
            HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002614:	f107 0310 	add.w	r3, r7, #16
 8002618:	2200      	movs	r2, #0
 800261a:	4619      	mov	r1, r3
 800261c:	481a      	ldr	r0, [pc, #104]	@ (8002688 <StartRTCTask+0x98>)
 800261e:	f005 f92d 	bl	800787c <HAL_RTC_GetTime>
            HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatoire aprÃ¨s GetTime
 8002622:	f107 030c 	add.w	r3, r7, #12
 8002626:	2200      	movs	r2, #0
 8002628:	4619      	mov	r1, r3
 800262a:	4817      	ldr	r0, [pc, #92]	@ (8002688 <StartRTCTask+0x98>)
 800262c:	f005 fa08 	bl	8007a40 <HAL_RTC_GetDate>

            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
                        sTime.Hours,
 8002630:	7c3b      	ldrb	r3, [r7, #16]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002632:	4618      	mov	r0, r3
                        sTime.Minutes,
 8002634:	7c7b      	ldrb	r3, [r7, #17]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002636:	461c      	mov	r4, r3
                        sTime.Seconds,
 8002638:	7cbb      	ldrb	r3, [r7, #18]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 800263a:	461d      	mov	r5, r3
                        sDate.Date,
 800263c:	7bbb      	ldrb	r3, [r7, #14]
                        sDate.Month,
 800263e:	7b7a      	ldrb	r2, [r7, #13]
                        sDate.Year);
 8002640:	7bf9      	ldrb	r1, [r7, #15]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002642:	9102      	str	r1, [sp, #8]
 8002644:	9201      	str	r2, [sp, #4]
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	462b      	mov	r3, r5
 800264a:	4622      	mov	r2, r4
 800264c:	4601      	mov	r1, r0
 800264e:	480f      	ldr	r0, [pc, #60]	@ (800268c <StartRTCTask+0x9c>)
 8002650:	f7fe fa78 	bl	8000b44 <log_message>

            /* 2ï¸â£ Ãcrire dans la RTC externe (BQ32000) */
            if (RTC_SetTime(sTime.Hours, sTime.Minutes, sTime.Seconds) == HAL_OK)
 8002654:	7c3b      	ldrb	r3, [r7, #16]
 8002656:	7c79      	ldrb	r1, [r7, #17]
 8002658:	7cba      	ldrb	r2, [r7, #18]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe fd6a 	bl	8001134 <RTC_SetTime>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d106      	bne.n	8002674 <StartRTCTask+0x84>
            {
                log_message("[RTC] External RTC updated successfully\r\n");
 8002666:	480a      	ldr	r0, [pc, #40]	@ (8002690 <StartRTCTask+0xa0>)
 8002668:	f7fe fa6c 	bl	8000b44 <log_message>
                external_rtc_updated = true;
 800266c:	2301      	movs	r3, #1
 800266e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002672:	e002      	b.n	800267a <StartRTCTask+0x8a>
            }
            else
            {
                log_message("[RTC] ERROR updating external RTC\r\n");
 8002674:	4807      	ldr	r0, [pc, #28]	@ (8002694 <StartRTCTask+0xa4>)
 8002676:	f7fe fa65 	bl	8000b44 <log_message>
            }
        }

        /* 3ï¸â£ RafraÃ®chissement lent (ou pÃ©riodique si tu veux resync) */
        osDelay(1000);
 800267a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800267e:	f008 fc28 	bl	800aed2 <osDelay>
        if (is_synced && !external_rtc_updated)
 8002682:	e7bc      	b.n	80025fe <StartRTCTask+0xe>
 8002684:	20001d94 	.word	0x20001d94
 8002688:	20001510 	.word	0x20001510
 800268c:	08022afc 	.word	0x08022afc
 8002690:	08022b34 	.word	0x08022b34
 8002694:	08022b60 	.word	0x08022b60

08002698 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a04      	ldr	r2, [pc, #16]	@ (80026b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d101      	bne.n	80026ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80026aa:	f000 fce3 	bl	8003074 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000

080026bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026c0:	b672      	cpsid	i
}
 80026c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026c4:	bf00      	nop
 80026c6:	e7fd      	b.n	80026c4 <Error_Handler+0x8>

080026c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80026ce:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <HAL_MspInit+0x4c>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d2:	4a10      	ldr	r2, [pc, #64]	@ (8002714 <HAL_MspInit+0x4c>)
 80026d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026da:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <HAL_MspInit+0x4c>)
 80026dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e2:	607b      	str	r3, [r7, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_MspInit+0x4c>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002714 <HAL_MspInit+0x4c>)
 80026ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026f2:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_MspInit+0x4c>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	210f      	movs	r1, #15
 8002702:	f06f 0001 	mvn.w	r0, #1
 8002706:	f001 f9e9 	bl	8003adc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40023800 	.word	0x40023800

08002718 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08a      	sub	sp, #40	@ 0x28
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002720:	f107 0314 	add.w	r3, r7, #20
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a2c      	ldr	r2, [pc, #176]	@ (80027e8 <HAL_ADC_MspInit+0xd0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d152      	bne.n	80027e0 <HAL_ADC_MspInit+0xc8>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800273a:	4b2c      	ldr	r3, [pc, #176]	@ (80027ec <HAL_ADC_MspInit+0xd4>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273e:	4a2b      	ldr	r2, [pc, #172]	@ (80027ec <HAL_ADC_MspInit+0xd4>)
 8002740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002744:	6453      	str	r3, [r2, #68]	@ 0x44
 8002746:	4b29      	ldr	r3, [pc, #164]	@ (80027ec <HAL_ADC_MspInit+0xd4>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	4b26      	ldr	r3, [pc, #152]	@ (80027ec <HAL_ADC_MspInit+0xd4>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	4a25      	ldr	r2, [pc, #148]	@ (80027ec <HAL_ADC_MspInit+0xd4>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6313      	str	r3, [r2, #48]	@ 0x30
 800275e:	4b23      	ldr	r3, [pc, #140]	@ (80027ec <HAL_ADC_MspInit+0xd4>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 800276a:	2319      	movs	r3, #25
 800276c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800276e:	2303      	movs	r3, #3
 8002770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002776:	f107 0314 	add.w	r3, r7, #20
 800277a:	4619      	mov	r1, r3
 800277c:	481c      	ldr	r0, [pc, #112]	@ (80027f0 <HAL_ADC_MspInit+0xd8>)
 800277e:	f002 ffc5 	bl	800570c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002782:	4b1c      	ldr	r3, [pc, #112]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 8002784:	4a1c      	ldr	r2, [pc, #112]	@ (80027f8 <HAL_ADC_MspInit+0xe0>)
 8002786:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002788:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 800278a:	2200      	movs	r2, #0
 800278c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800278e:	4b19      	ldr	r3, [pc, #100]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002794:	4b17      	ldr	r3, [pc, #92]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 8002796:	2200      	movs	r2, #0
 8002798:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800279a:	4b16      	ldr	r3, [pc, #88]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 800279c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027a2:	4b14      	ldr	r3, [pc, #80]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027aa:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80027b8:	4b0e      	ldr	r3, [pc, #56]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027be:	4b0d      	ldr	r3, [pc, #52]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027c4:	480b      	ldr	r0, [pc, #44]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027c6:	f001 f9b3 	bl	8003b30 <HAL_DMA_Init>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 80027d0:	f7ff ff74 	bl	80026bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a07      	ldr	r2, [pc, #28]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80027da:	4a06      	ldr	r2, [pc, #24]	@ (80027f4 <HAL_ADC_MspInit+0xdc>)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80027e0:	bf00      	nop
 80027e2:	3728      	adds	r7, #40	@ 0x28
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40012000 	.word	0x40012000
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40020000 	.word	0x40020000
 80027f4:	2000145c 	.word	0x2000145c
 80027f8:	40026410 	.word	0x40026410

080027fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b0ae      	sub	sp, #184	@ 0xb8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002804:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	60da      	str	r2, [r3, #12]
 8002812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	2290      	movs	r2, #144	@ 0x90
 800281a:	2100      	movs	r1, #0
 800281c:	4618      	mov	r0, r3
 800281e:	f01c fa53 	bl	801ecc8 <memset>
  if(hi2c->Instance==I2C1)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a22      	ldr	r2, [pc, #136]	@ (80028b0 <HAL_I2C_MspInit+0xb4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d13c      	bne.n	80028a6 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800282c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002830:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002832:	2300      	movs	r3, #0
 8002834:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002836:	f107 0314 	add.w	r3, r7, #20
 800283a:	4618      	mov	r0, r3
 800283c:	f004 fada 	bl	8006df4 <HAL_RCCEx_PeriphCLKConfig>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002846:	f7ff ff39 	bl	80026bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284a:	4b1a      	ldr	r3, [pc, #104]	@ (80028b4 <HAL_I2C_MspInit+0xb8>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a19      	ldr	r2, [pc, #100]	@ (80028b4 <HAL_I2C_MspInit+0xb8>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <HAL_I2C_MspInit+0xb8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002862:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002866:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800286a:	2312      	movs	r3, #18
 800286c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002876:	2303      	movs	r3, #3
 8002878:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800287c:	2304      	movs	r3, #4
 800287e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002882:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002886:	4619      	mov	r1, r3
 8002888:	480b      	ldr	r0, [pc, #44]	@ (80028b8 <HAL_I2C_MspInit+0xbc>)
 800288a:	f002 ff3f 	bl	800570c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800288e:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <HAL_I2C_MspInit+0xb8>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	4a08      	ldr	r2, [pc, #32]	@ (80028b4 <HAL_I2C_MspInit+0xb8>)
 8002894:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002898:	6413      	str	r3, [r2, #64]	@ 0x40
 800289a:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <HAL_I2C_MspInit+0xb8>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80028a6:	bf00      	nop
 80028a8:	37b8      	adds	r7, #184	@ 0xb8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40005400 	.word	0x40005400
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40020400 	.word	0x40020400

080028bc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b0a6      	sub	sp, #152	@ 0x98
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028c4:	f107 0308 	add.w	r3, r7, #8
 80028c8:	2290      	movs	r2, #144	@ 0x90
 80028ca:	2100      	movs	r1, #0
 80028cc:	4618      	mov	r0, r3
 80028ce:	f01c f9fb 	bl	801ecc8 <memset>
  if(hrtc->Instance==RTC)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a0e      	ldr	r2, [pc, #56]	@ (8002910 <HAL_RTC_MspInit+0x54>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d114      	bne.n	8002906 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80028dc:	2320      	movs	r3, #32
 80028de:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80028e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028e4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028e6:	f107 0308 	add.w	r3, r7, #8
 80028ea:	4618      	mov	r0, r3
 80028ec:	f004 fa82 	bl	8006df4 <HAL_RCCEx_PeriphCLKConfig>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80028f6:	f7ff fee1 	bl	80026bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80028fa:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_RTC_MspInit+0x58>)
 80028fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <HAL_RTC_MspInit+0x58>)
 8002900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002904:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002906:	bf00      	nop
 8002908:	3798      	adds	r7, #152	@ 0x98
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40002800 	.word	0x40002800
 8002914:	40023800 	.word	0x40023800

08002918 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	@ 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	f107 0314 	add.w	r3, r7, #20
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a25      	ldr	r2, [pc, #148]	@ (80029cc <HAL_SPI_MspInit+0xb4>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d144      	bne.n	80029c4 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800293a:	4b25      	ldr	r3, [pc, #148]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	4a24      	ldr	r2, [pc, #144]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002944:	6413      	str	r3, [r2, #64]	@ 0x40
 8002946:	4b22      	ldr	r3, [pc, #136]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800294e:	613b      	str	r3, [r7, #16]
 8002950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002952:	4b1f      	ldr	r3, [pc, #124]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	4a1e      	ldr	r2, [pc, #120]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002958:	f043 0304 	orr.w	r3, r3, #4
 800295c:	6313      	str	r3, [r2, #48]	@ 0x30
 800295e:	4b1c      	ldr	r3, [pc, #112]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296a:	4b19      	ldr	r3, [pc, #100]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	4a18      	ldr	r2, [pc, #96]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002970:	f043 0302 	orr.w	r3, r3, #2
 8002974:	6313      	str	r3, [r2, #48]	@ 0x30
 8002976:	4b16      	ldr	r3, [pc, #88]	@ (80029d0 <HAL_SPI_MspInit+0xb8>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002982:	230c      	movs	r3, #12
 8002984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002992:	2305      	movs	r3, #5
 8002994:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002996:	f107 0314 	add.w	r3, r7, #20
 800299a:	4619      	mov	r1, r3
 800299c:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <HAL_SPI_MspInit+0xbc>)
 800299e:	f002 feb5 	bl	800570c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a8:	2302      	movs	r3, #2
 80029aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ac:	2300      	movs	r3, #0
 80029ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b0:	2303      	movs	r3, #3
 80029b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029b4:	2305      	movs	r3, #5
 80029b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	4619      	mov	r1, r3
 80029be:	4806      	ldr	r0, [pc, #24]	@ (80029d8 <HAL_SPI_MspInit+0xc0>)
 80029c0:	f002 fea4 	bl	800570c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80029c4:	bf00      	nop
 80029c6:	3728      	adds	r7, #40	@ 0x28
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40003800 	.word	0x40003800
 80029d0:	40023800 	.word	0x40023800
 80029d4:	40020800 	.word	0x40020800
 80029d8:	40020400 	.word	0x40020400

080029dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029ec:	d10b      	bne.n	8002a06 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ee:	4b09      	ldr	r3, [pc, #36]	@ (8002a14 <HAL_TIM_Base_MspInit+0x38>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	4a08      	ldr	r2, [pc, #32]	@ (8002a14 <HAL_TIM_Base_MspInit+0x38>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029fa:	4b06      	ldr	r3, [pc, #24]	@ (8002a14 <HAL_TIM_Base_MspInit+0x38>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002a06:	bf00      	nop
 8002a08:	3714      	adds	r7, #20
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800

08002a18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b0ae      	sub	sp, #184	@ 0xb8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a30:	f107 0314 	add.w	r3, r7, #20
 8002a34:	2290      	movs	r2, #144	@ 0x90
 8002a36:	2100      	movs	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f01c f945 	bl	801ecc8 <memset>
  if(huart->Instance==USART3)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a22      	ldr	r2, [pc, #136]	@ (8002acc <HAL_UART_MspInit+0xb4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d13c      	bne.n	8002ac2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002a48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a4c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8002a4e:	2320      	movs	r3, #32
 8002a50:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a52:	f107 0314 	add.w	r3, r7, #20
 8002a56:	4618      	mov	r0, r3
 8002a58:	f004 f9cc 	bl	8006df4 <HAL_RCCEx_PeriphCLKConfig>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002a62:	f7ff fe2b 	bl	80026bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a66:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad0 <HAL_UART_MspInit+0xb8>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	4a19      	ldr	r2, [pc, #100]	@ (8002ad0 <HAL_UART_MspInit+0xb8>)
 8002a6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a72:	4b17      	ldr	r3, [pc, #92]	@ (8002ad0 <HAL_UART_MspInit+0xb8>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <HAL_UART_MspInit+0xb8>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	4a13      	ldr	r2, [pc, #76]	@ (8002ad0 <HAL_UART_MspInit+0xb8>)
 8002a84:	f043 0308 	orr.w	r3, r3, #8
 8002a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8a:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <HAL_UART_MspInit+0xb8>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002a96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ab0:	2307      	movs	r3, #7
 8002ab2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ab6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	@ (8002ad4 <HAL_UART_MspInit+0xbc>)
 8002abe:	f002 fe25 	bl	800570c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002ac2:	bf00      	nop
 8002ac4:	37b8      	adds	r7, #184	@ 0xb8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40004800 	.word	0x40004800
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020c00 	.word	0x40020c00

08002ad8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08c      	sub	sp, #48	@ 0x30
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ae8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ba8 <HAL_InitTick+0xd0>)
 8002aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aec:	4a2e      	ldr	r2, [pc, #184]	@ (8002ba8 <HAL_InitTick+0xd0>)
 8002aee:	f043 0301 	orr.w	r3, r3, #1
 8002af2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af4:	4b2c      	ldr	r3, [pc, #176]	@ (8002ba8 <HAL_InitTick+0xd0>)
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b00:	f107 020c 	add.w	r2, r7, #12
 8002b04:	f107 0310 	add.w	r3, r7, #16
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f004 f940 	bl	8006d90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002b10:	f004 f92a 	bl	8006d68 <HAL_RCC_GetPCLK2Freq>
 8002b14:	4603      	mov	r3, r0
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b1c:	4a23      	ldr	r2, [pc, #140]	@ (8002bac <HAL_InitTick+0xd4>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	0c9b      	lsrs	r3, r3, #18
 8002b24:	3b01      	subs	r3, #1
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b28:	4b21      	ldr	r3, [pc, #132]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b2a:	4a22      	ldr	r2, [pc, #136]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b2c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b34:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b36:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b42:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b48:	4b19      	ldr	r3, [pc, #100]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002b4e:	4818      	ldr	r0, [pc, #96]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b50:	f006 f800 	bl	8008b54 <HAL_TIM_Base_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d11b      	bne.n	8002b9a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b62:	4813      	ldr	r0, [pc, #76]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b64:	f006 f8be 	bl	8008ce4 <HAL_TIM_Base_Start_IT>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002b6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d111      	bne.n	8002b9a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b76:	2019      	movs	r0, #25
 8002b78:	f000 ffcc 	bl	8003b14 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b0f      	cmp	r3, #15
 8002b80:	d808      	bhi.n	8002b94 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002b82:	2200      	movs	r2, #0
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	2019      	movs	r0, #25
 8002b88:	f000 ffa8 	bl	8003adc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb8 <HAL_InitTick+0xe0>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	e002      	b.n	8002b9a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3730      	adds	r7, #48	@ 0x30
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	431bde83 	.word	0x431bde83
 8002bb0:	20001dbc 	.word	0x20001dbc
 8002bb4:	40010000 	.word	0x40010000
 8002bb8:	20000014 	.word	0x20000014

08002bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bc0:	bf00      	nop
 8002bc2:	e7fd      	b.n	8002bc0 <NMI_Handler+0x4>

08002bc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <HardFault_Handler+0x4>

08002bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bd0:	bf00      	nop
 8002bd2:	e7fd      	b.n	8002bd0 <MemManage_Handler+0x4>

08002bd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bd8:	bf00      	nop
 8002bda:	e7fd      	b.n	8002bd8 <BusFault_Handler+0x4>

08002bdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002be0:	bf00      	nop
 8002be2:	e7fd      	b.n	8002be0 <UsageFault_Handler+0x4>

08002be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002be8:	bf00      	nop
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bf8:	4802      	ldr	r0, [pc, #8]	@ (8002c04 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002bfa:	f006 f8eb 	bl	8008dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	20001dbc 	.word	0x20001dbc

08002c08 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c0c:	4802      	ldr	r0, [pc, #8]	@ (8002c18 <DMA2_Stream0_IRQHandler+0x10>)
 8002c0e:	f001 f89d 	bl	8003d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2000145c 	.word	0x2000145c

08002c1c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002c20:	4802      	ldr	r0, [pc, #8]	@ (8002c2c <ETH_IRQHandler+0x10>)
 8002c22:	f001 fe8b 	bl	800493c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	200067f0 	.word	0x200067f0

08002c30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  return 1;
 8002c34:	2301      	movs	r3, #1
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <_kill>:

int _kill(int pid, int sig)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c4a:	4b05      	ldr	r3, [pc, #20]	@ (8002c60 <_kill+0x20>)
 8002c4c:	2216      	movs	r2, #22
 8002c4e:	601a      	str	r2, [r3, #0]
  return -1;
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	20068b20 	.word	0x20068b20

08002c64 <_exit>:

void _exit (int status)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f7ff ffe5 	bl	8002c40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c76:	bf00      	nop
 8002c78:	e7fd      	b.n	8002c76 <_exit+0x12>

08002c7a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b086      	sub	sp, #24
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	60f8      	str	r0, [r7, #12]
 8002c82:	60b9      	str	r1, [r7, #8]
 8002c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
 8002c8a:	e00a      	b.n	8002ca2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c8c:	f3af 8000 	nop.w
 8002c90:	4601      	mov	r1, r0
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	1c5a      	adds	r2, r3, #1
 8002c96:	60ba      	str	r2, [r7, #8]
 8002c98:	b2ca      	uxtb	r2, r1
 8002c9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	617b      	str	r3, [r7, #20]
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	dbf0      	blt.n	8002c8c <_read+0x12>
  }

  return len;
 8002caa:	687b      	ldr	r3, [r7, #4]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	e009      	b.n	8002cda <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	60ba      	str	r2, [r7, #8]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	617b      	str	r3, [r7, #20]
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	dbf1      	blt.n	8002cc6 <_write+0x12>
  }
  return len;
 8002ce2:	687b      	ldr	r3, [r7, #4]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <_close>:

int _close(int file)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d14:	605a      	str	r2, [r3, #4]
  return 0;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <_isatty>:

int _isatty(int file)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d2c:	2301      	movs	r3, #1
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b085      	sub	sp, #20
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	60f8      	str	r0, [r7, #12]
 8002d42:	60b9      	str	r1, [r7, #8]
 8002d44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b087      	sub	sp, #28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d5c:	4a14      	ldr	r2, [pc, #80]	@ (8002db0 <_sbrk+0x5c>)
 8002d5e:	4b15      	ldr	r3, [pc, #84]	@ (8002db4 <_sbrk+0x60>)
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d68:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <_sbrk+0x64>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d102      	bne.n	8002d76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d70:	4b11      	ldr	r3, [pc, #68]	@ (8002db8 <_sbrk+0x64>)
 8002d72:	4a12      	ldr	r2, [pc, #72]	@ (8002dbc <_sbrk+0x68>)
 8002d74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d76:	4b10      	ldr	r3, [pc, #64]	@ (8002db8 <_sbrk+0x64>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d205      	bcs.n	8002d90 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002d84:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc0 <_sbrk+0x6c>)
 8002d86:	220c      	movs	r2, #12
 8002d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8e:	e009      	b.n	8002da4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d90:	4b09      	ldr	r3, [pc, #36]	@ (8002db8 <_sbrk+0x64>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d96:	4b08      	ldr	r3, [pc, #32]	@ (8002db8 <_sbrk+0x64>)
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	4a06      	ldr	r2, [pc, #24]	@ (8002db8 <_sbrk+0x64>)
 8002da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002da2:	68fb      	ldr	r3, [r7, #12]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	371c      	adds	r7, #28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	20080000 	.word	0x20080000
 8002db4:	00000400 	.word	0x00000400
 8002db8:	20001e08 	.word	0x20001e08
 8002dbc:	20068b30 	.word	0x20068b30
 8002dc0:	20068b20 	.word	0x20068b20

08002dc4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dc8:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <SystemInit+0x20>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dce:	4a05      	ldr	r2, [pc, #20]	@ (8002de4 <SystemInit+0x20>)
 8002dd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002dd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002de8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e20 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002dec:	f7ff ffea 	bl	8002dc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002df0:	480c      	ldr	r0, [pc, #48]	@ (8002e24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002df2:	490d      	ldr	r1, [pc, #52]	@ (8002e28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002df4:	4a0d      	ldr	r2, [pc, #52]	@ (8002e2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002df8:	e002      	b.n	8002e00 <LoopCopyDataInit>

08002dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dfe:	3304      	adds	r3, #4

08002e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e04:	d3f9      	bcc.n	8002dfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e06:	4a0a      	ldr	r2, [pc, #40]	@ (8002e30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e08:	4c0a      	ldr	r4, [pc, #40]	@ (8002e34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e0c:	e001      	b.n	8002e12 <LoopFillZerobss>

08002e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e10:	3204      	adds	r2, #4

08002e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e14:	d3fb      	bcc.n	8002e0e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002e16:	f01c f90d 	bl	801f034 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e1a:	f7fe f9ed 	bl	80011f8 <main>
  bx  lr    
 8002e1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e20:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e28:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002e2c:	08026908 	.word	0x08026908
  ldr r2, =_sbss
 8002e30:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 8002e34:	20068b30 	.word	0x20068b30

08002e38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e38:	e7fe      	b.n	8002e38 <ADC_IRQHandler>

08002e3a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b083      	sub	sp, #12
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
 8002e42:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00b      	beq.n	8002e62 <LAN8742_RegisterBusIO+0x28>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d007      	beq.n	8002e62 <LAN8742_RegisterBusIO+0x28>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <LAN8742_RegisterBusIO+0x28>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d102      	bne.n	8002e68 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
 8002e66:	e014      	b.n	8002e92 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b086      	sub	sp, #24
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	2300      	movs	r3, #0
 8002eac:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d139      	bne.n	8002f2e <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]
 8002ed2:	e01c      	b.n	8002f0e <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	695b      	ldr	r3, [r3, #20]
 8002ed8:	f107 020c 	add.w	r2, r7, #12
 8002edc:	2112      	movs	r1, #18
 8002ede:	6978      	ldr	r0, [r7, #20]
 8002ee0:	4798      	blx	r3
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	da03      	bge.n	8002ef0 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002ee8:	f06f 0304 	mvn.w	r3, #4
 8002eec:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002eee:	e00b      	b.n	8002f08 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f003 031f 	and.w	r3, r3, #31
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d105      	bne.n	8002f08 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
         break;
 8002f06:	e005      	b.n	8002f14 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	2b1f      	cmp	r3, #31
 8002f12:	d9df      	bls.n	8002ed4 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2b1f      	cmp	r3, #31
 8002f1a:	d902      	bls.n	8002f22 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002f1c:	f06f 0302 	mvn.w	r3, #2
 8002f20:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d102      	bne.n	8002f2e <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002f2e:	693b      	ldr	r3, [r7, #16]
 }
 8002f30:	4618      	mov	r0, r3
 8002f32:	3718      	adds	r7, #24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	695b      	ldr	r3, [r3, #20]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6810      	ldr	r0, [r2, #0]
 8002f4c:	f107 020c 	add.w	r2, r7, #12
 8002f50:	2101      	movs	r1, #1
 8002f52:	4798      	blx	r3
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	da02      	bge.n	8002f60 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002f5a:	f06f 0304 	mvn.w	r3, #4
 8002f5e:	e06e      	b.n	800303e <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6810      	ldr	r0, [r2, #0]
 8002f68:	f107 020c 	add.w	r2, r7, #12
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	4798      	blx	r3
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	da02      	bge.n	8002f7c <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002f76:	f06f 0304 	mvn.w	r3, #4
 8002f7a:	e060      	b.n	800303e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e059      	b.n	800303e <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6810      	ldr	r0, [r2, #0]
 8002f92:	f107 020c 	add.w	r2, r7, #12
 8002f96:	2100      	movs	r1, #0
 8002f98:	4798      	blx	r3
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	da02      	bge.n	8002fa6 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002fa0:	f06f 0304 	mvn.w	r3, #4
 8002fa4:	e04b      	b.n	800303e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d11b      	bne.n	8002fe8 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d006      	beq.n	8002fc8 <LAN8742_GetLinkState+0x90>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	e03a      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e033      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	e02c      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002fe4:	2305      	movs	r3, #5
 8002fe6:	e02a      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6810      	ldr	r0, [r2, #0]
 8002ff0:	f107 020c 	add.w	r2, r7, #12
 8002ff4:	211f      	movs	r1, #31
 8002ff6:	4798      	blx	r3
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	da02      	bge.n	8003004 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002ffe:	f06f 0304 	mvn.w	r3, #4
 8003002:	e01c      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800300e:	2306      	movs	r3, #6
 8003010:	e015      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 031c 	and.w	r3, r3, #28
 8003018:	2b18      	cmp	r3, #24
 800301a:	d101      	bne.n	8003020 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800301c:	2302      	movs	r3, #2
 800301e:	e00e      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 031c 	and.w	r3, r3, #28
 8003026:	2b08      	cmp	r3, #8
 8003028:	d101      	bne.n	800302e <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800302a:	2303      	movs	r3, #3
 800302c:	e007      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f003 031c 	and.w	r3, r3, #28
 8003034:	2b14      	cmp	r3, #20
 8003036:	d101      	bne.n	800303c <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003038:	2304      	movs	r3, #4
 800303a:	e000      	b.n	800303e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800303c:	2305      	movs	r3, #5
    }
  }
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
	...

08003048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800304c:	4b08      	ldr	r3, [pc, #32]	@ (8003070 <HAL_Init+0x28>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a07      	ldr	r2, [pc, #28]	@ (8003070 <HAL_Init+0x28>)
 8003052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003058:	2003      	movs	r0, #3
 800305a:	f000 fd34 	bl	8003ac6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800305e:	200f      	movs	r0, #15
 8003060:	f7ff fd3a 	bl	8002ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003064:	f7ff fb30 	bl	80026c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40023c00 	.word	0x40023c00

08003074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003078:	4b06      	ldr	r3, [pc, #24]	@ (8003094 <HAL_IncTick+0x20>)
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	461a      	mov	r2, r3
 800307e:	4b06      	ldr	r3, [pc, #24]	@ (8003098 <HAL_IncTick+0x24>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4413      	add	r3, r2
 8003084:	4a04      	ldr	r2, [pc, #16]	@ (8003098 <HAL_IncTick+0x24>)
 8003086:	6013      	str	r3, [r2, #0]
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	20000018 	.word	0x20000018
 8003098:	20001e0c 	.word	0x20001e0c

0800309c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  return uwTick;
 80030a0:	4b03      	ldr	r3, [pc, #12]	@ (80030b0 <HAL_GetTick+0x14>)
 80030a2:	681b      	ldr	r3, [r3, #0]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	20001e0c 	.word	0x20001e0c

080030b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030bc:	f7ff ffee 	bl	800309c <HAL_GetTick>
 80030c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030cc:	d005      	beq.n	80030da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ce:	4b0a      	ldr	r3, [pc, #40]	@ (80030f8 <HAL_Delay+0x44>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	461a      	mov	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4413      	add	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030da:	bf00      	nop
 80030dc:	f7ff ffde 	bl	800309c <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d8f7      	bhi.n	80030dc <HAL_Delay+0x28>
  {
  }
}
 80030ec:	bf00      	nop
 80030ee:	bf00      	nop
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	20000018 	.word	0x20000018

080030fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8003100:	4b03      	ldr	r3, [pc, #12]	@ (8003110 <HAL_GetREVID+0x14>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	0c1b      	lsrs	r3, r3, #16
}
 8003106:	4618      	mov	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e0042000 	.word	0xe0042000

08003114 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e031      	b.n	800318e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d109      	bne.n	8003146 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff faf0 	bl	8002718 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d116      	bne.n	8003180 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003156:	4b10      	ldr	r3, [pc, #64]	@ (8003198 <HAL_ADC_Init+0x84>)
 8003158:	4013      	ands	r3, r2
 800315a:	f043 0202 	orr.w	r2, r3, #2
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 fa86 	bl	8003674 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003172:	f023 0303 	bic.w	r3, r3, #3
 8003176:	f043 0201 	orr.w	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	641a      	str	r2, [r3, #64]	@ 0x40
 800317e:	e001      	b.n	8003184 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800318c:	7bfb      	ldrb	r3, [r7, #15]
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	ffffeefd 	.word	0xffffeefd

0800319c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031a8:	2300      	movs	r3, #0
 80031aa:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 80031ac:	2300      	movs	r3, #0
 80031ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d101      	bne.n	80031be <HAL_ADC_Start_DMA+0x22>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e0d6      	b.n	800336c <HAL_ADC_Start_DMA+0x1d0>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d018      	beq.n	8003206 <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f042 0201 	orr.w	r2, r2, #1
 80031e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80031e4:	4b63      	ldr	r3, [pc, #396]	@ (8003374 <HAL_ADC_Start_DMA+0x1d8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a63      	ldr	r2, [pc, #396]	@ (8003378 <HAL_ADC_Start_DMA+0x1dc>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	0c9a      	lsrs	r2, r3, #18
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80031f8:	e002      	b.n	8003200 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f9      	bne.n	80031fa <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	f040 809e 	bne.w	8003352 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800321a:	4b58      	ldr	r3, [pc, #352]	@ (800337c <HAL_ADC_Start_DMA+0x1e0>)
 800321c:	4013      	ands	r3, r2
 800321e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003238:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800323c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003248:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800324c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003250:	d106      	bne.n	8003260 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	f023 0206 	bic.w	r2, r3, #6
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	645a      	str	r2, [r3, #68]	@ 0x44
 800325e:	e002      	b.n	8003266 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003272:	4a43      	ldr	r2, [pc, #268]	@ (8003380 <HAL_ADC_Start_DMA+0x1e4>)
 8003274:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800327a:	4a42      	ldr	r2, [pc, #264]	@ (8003384 <HAL_ADC_Start_DMA+0x1e8>)
 800327c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003282:	4a41      	ldr	r2, [pc, #260]	@ (8003388 <HAL_ADC_Start_DMA+0x1ec>)
 8003284:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800328e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800329e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	334c      	adds	r3, #76	@ 0x4c
 80032ba:	4619      	mov	r1, r3
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f000 fce4 	bl	8003c8c <HAL_DMA_Start_IT>
 80032c4:	4603      	mov	r3, r0
 80032c6:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80032c8:	4b30      	ldr	r3, [pc, #192]	@ (800338c <HAL_ADC_Start_DMA+0x1f0>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10f      	bne.n	80032f4 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d143      	bne.n	800336a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80032f0:	609a      	str	r2, [r3, #8]
 80032f2:	e03a      	b.n	800336a <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a25      	ldr	r2, [pc, #148]	@ (8003390 <HAL_ADC_Start_DMA+0x1f4>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d10e      	bne.n	800331c <HAL_ADC_Start_DMA+0x180>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d107      	bne.n	800331c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800331a:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800331c:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <HAL_ADC_Start_DMA+0x1f0>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0310 	and.w	r3, r3, #16
 8003324:	2b00      	cmp	r3, #0
 8003326:	d120      	bne.n	800336a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a19      	ldr	r2, [pc, #100]	@ (8003394 <HAL_ADC_Start_DMA+0x1f8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d11b      	bne.n	800336a <HAL_ADC_Start_DMA+0x1ce>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d114      	bne.n	800336a <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689a      	ldr	r2, [r3, #8]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800334e:	609a      	str	r2, [r3, #8]
 8003350:	e00b      	b.n	800336a <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	f043 0210 	orr.w	r2, r3, #16
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 800336a:	7dfb      	ldrb	r3, [r7, #23]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20000010 	.word	0x20000010
 8003378:	431bde83 	.word	0x431bde83
 800337c:	fffff8fe 	.word	0xfffff8fe
 8003380:	08003869 	.word	0x08003869
 8003384:	08003923 	.word	0x08003923
 8003388:	0800393f 	.word	0x0800393f
 800338c:	40012300 	.word	0x40012300
 8003390:	40012000 	.word	0x40012000
 8003394:	40012200 	.word	0x40012200

08003398 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x1c>
 80033d8:	2302      	movs	r3, #2
 80033da:	e13a      	b.n	8003652 <HAL_ADC_ConfigChannel+0x292>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2b09      	cmp	r3, #9
 80033ea:	d93a      	bls.n	8003462 <HAL_ADC_ConfigChannel+0xa2>
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033f4:	d035      	beq.n	8003462 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68d9      	ldr	r1, [r3, #12]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	b29b      	uxth	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	4613      	mov	r3, r2
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	4413      	add	r3, r2
 800340a:	3b1e      	subs	r3, #30
 800340c:	2207      	movs	r2, #7
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	43da      	mvns	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	400a      	ands	r2, r1
 800341a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a8f      	ldr	r2, [pc, #572]	@ (8003660 <HAL_ADC_ConfigChannel+0x2a0>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d10a      	bne.n	800343c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68d9      	ldr	r1, [r3, #12]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	061a      	lsls	r2, r3, #24
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800343a:	e039      	b.n	80034b0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68d9      	ldr	r1, [r3, #12]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	689a      	ldr	r2, [r3, #8]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	b29b      	uxth	r3, r3
 800344c:	4618      	mov	r0, r3
 800344e:	4603      	mov	r3, r0
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	4403      	add	r3, r0
 8003454:	3b1e      	subs	r3, #30
 8003456:	409a      	lsls	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003460:	e026      	b.n	80034b0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	6919      	ldr	r1, [r3, #16]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	b29b      	uxth	r3, r3
 800346e:	461a      	mov	r2, r3
 8003470:	4613      	mov	r3, r2
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	4413      	add	r3, r2
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	2207      	movs	r2, #7
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	43da      	mvns	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	400a      	ands	r2, r1
 8003488:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6919      	ldr	r1, [r3, #16]
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	b29b      	uxth	r3, r3
 800349a:	4618      	mov	r0, r3
 800349c:	4603      	mov	r3, r0
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	4403      	add	r3, r0
 80034a2:	f003 031f 	and.w	r3, r3, #31
 80034a6:	409a      	lsls	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	2b06      	cmp	r3, #6
 80034b6:	d824      	bhi.n	8003502 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	4413      	add	r3, r2
 80034c8:	3b05      	subs	r3, #5
 80034ca:	221f      	movs	r2, #31
 80034cc:	fa02 f303 	lsl.w	r3, r2, r3
 80034d0:	43da      	mvns	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	400a      	ands	r2, r1
 80034d8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	4618      	mov	r0, r3
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	3b05      	subs	r3, #5
 80034f4:	fa00 f203 	lsl.w	r2, r0, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8003500:	e04c      	b.n	800359c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b0c      	cmp	r3, #12
 8003508:	d824      	bhi.n	8003554 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	3b23      	subs	r3, #35	@ 0x23
 800351c:	221f      	movs	r2, #31
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	43da      	mvns	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	400a      	ands	r2, r1
 800352a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	b29b      	uxth	r3, r3
 8003538:	4618      	mov	r0, r3
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	4613      	mov	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	4413      	add	r3, r2
 8003544:	3b23      	subs	r3, #35	@ 0x23
 8003546:	fa00 f203 	lsl.w	r2, r0, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	631a      	str	r2, [r3, #48]	@ 0x30
 8003552:	e023      	b.n	800359c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	4413      	add	r3, r2
 8003564:	3b41      	subs	r3, #65	@ 0x41
 8003566:	221f      	movs	r2, #31
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43da      	mvns	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	400a      	ands	r2, r1
 8003574:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	b29b      	uxth	r3, r3
 8003582:	4618      	mov	r0, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	3b41      	subs	r3, #65	@ 0x41
 8003590:	fa00 f203 	lsl.w	r2, r0, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a30      	ldr	r2, [pc, #192]	@ (8003664 <HAL_ADC_ConfigChannel+0x2a4>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d10a      	bne.n	80035bc <HAL_ADC_ConfigChannel+0x1fc>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035ae:	d105      	bne.n	80035bc <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80035b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a2c      	ldr	r2, [pc, #176]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 80035b6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80035ba:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a28      	ldr	r2, [pc, #160]	@ (8003664 <HAL_ADC_ConfigChannel+0x2a4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d10f      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x226>
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b12      	cmp	r3, #18
 80035cc:	d10b      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80035ce:	4b26      	ldr	r3, [pc, #152]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4a25      	ldr	r2, [pc, #148]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 80035d4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80035d8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80035da:	4b23      	ldr	r3, [pc, #140]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	4a22      	ldr	r2, [pc, #136]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 80035e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80035e4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003664 <HAL_ADC_ConfigChannel+0x2a4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d12b      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x288>
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1a      	ldr	r2, [pc, #104]	@ (8003660 <HAL_ADC_ConfigChannel+0x2a0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d003      	beq.n	8003602 <HAL_ADC_ConfigChannel+0x242>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b11      	cmp	r3, #17
 8003600:	d122      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003602:	4b19      	ldr	r3, [pc, #100]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	4a18      	ldr	r2, [pc, #96]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 8003608:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800360c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800360e:	4b16      	ldr	r3, [pc, #88]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4a15      	ldr	r2, [pc, #84]	@ (8003668 <HAL_ADC_ConfigChannel+0x2a8>)
 8003614:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003618:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a10      	ldr	r2, [pc, #64]	@ (8003660 <HAL_ADC_ConfigChannel+0x2a0>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d111      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003624:	4b11      	ldr	r3, [pc, #68]	@ (800366c <HAL_ADC_ConfigChannel+0x2ac>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a11      	ldr	r2, [pc, #68]	@ (8003670 <HAL_ADC_ConfigChannel+0x2b0>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	0c9a      	lsrs	r2, r3, #18
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800363a:	e002      	b.n	8003642 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	3b01      	subs	r3, #1
 8003640:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1f9      	bne.n	800363c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	10000012 	.word	0x10000012
 8003664:	40012000 	.word	0x40012000
 8003668:	40012300 	.word	0x40012300
 800366c:	20000010 	.word	0x20000010
 8003670:	431bde83 	.word	0x431bde83

08003674 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800367c:	4b78      	ldr	r3, [pc, #480]	@ (8003860 <ADC_Init+0x1ec>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a77      	ldr	r2, [pc, #476]	@ (8003860 <ADC_Init+0x1ec>)
 8003682:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003686:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003688:	4b75      	ldr	r3, [pc, #468]	@ (8003860 <ADC_Init+0x1ec>)
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	4973      	ldr	r1, [pc, #460]	@ (8003860 <ADC_Init+0x1ec>)
 8003692:	4313      	orrs	r3, r2
 8003694:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6859      	ldr	r1, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	021a      	lsls	r2, r3, #8
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80036c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6859      	ldr	r1, [r3, #4]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689a      	ldr	r2, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6899      	ldr	r1, [r3, #8]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68da      	ldr	r2, [r3, #12]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003702:	4a58      	ldr	r2, [pc, #352]	@ (8003864 <ADC_Init+0x1f0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d022      	beq.n	800374e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003716:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6899      	ldr	r1, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003738:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6899      	ldr	r1, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	609a      	str	r2, [r3, #8]
 800374c:	e00f      	b.n	800376e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800375c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800376c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0202 	bic.w	r2, r2, #2
 800377c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6899      	ldr	r1, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	005a      	lsls	r2, r3, #1
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d01b      	beq.n	80037d4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80037ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6859      	ldr	r1, [r3, #4]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c6:	3b01      	subs	r3, #1
 80037c8:	035a      	lsls	r2, r3, #13
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	430a      	orrs	r2, r1
 80037d0:	605a      	str	r2, [r3, #4]
 80037d2:	e007      	b.n	80037e4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80037f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	3b01      	subs	r3, #1
 8003800:	051a      	lsls	r2, r3, #20
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003818:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6899      	ldr	r1, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003826:	025a      	lsls	r2, r3, #9
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800383e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6899      	ldr	r1, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	029a      	lsls	r2, r3, #10
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	609a      	str	r2, [r3, #8]
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	40012300 	.word	0x40012300
 8003864:	0f000001 	.word	0x0f000001

08003868 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003874:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800387e:	2b00      	cmp	r3, #0
 8003880:	d13c      	bne.n	80038fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d12b      	bne.n	80038f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d127      	bne.n	80038f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038aa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d006      	beq.n	80038c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d119      	bne.n	80038f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0220 	bic.w	r2, r2, #32
 80038ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d105      	bne.n	80038f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f7fe f8f5 	bl	8001ae4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80038fa:	e00e      	b.n	800391a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003900:	f003 0310 	and.w	r3, r3, #16
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f7ff fd4f 	bl	80033ac <HAL_ADC_ErrorCallback>
}
 800390e:	e004      	b.n	800391a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	4798      	blx	r3
}
 800391a:	bf00      	nop
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b084      	sub	sp, #16
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f7ff fd31 	bl	8003398 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003936:	bf00      	nop
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b084      	sub	sp, #16
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2240      	movs	r2, #64	@ 0x40
 8003950:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003956:	f043 0204 	orr.w	r2, r3, #4
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f7ff fd24 	bl	80033ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003964:	bf00      	nop
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800397c:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <__NVIC_SetPriorityGrouping+0x40>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003988:	4013      	ands	r3, r2
 800398a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003994:	4b06      	ldr	r3, [pc, #24]	@ (80039b0 <__NVIC_SetPriorityGrouping+0x44>)
 8003996:	4313      	orrs	r3, r2
 8003998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800399a:	4a04      	ldr	r2, [pc, #16]	@ (80039ac <__NVIC_SetPriorityGrouping+0x40>)
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	60d3      	str	r3, [r2, #12]
}
 80039a0:	bf00      	nop
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	e000ed00 	.word	0xe000ed00
 80039b0:	05fa0000 	.word	0x05fa0000

080039b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039b8:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <__NVIC_GetPriorityGrouping+0x18>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	0a1b      	lsrs	r3, r3, #8
 80039be:	f003 0307 	and.w	r3, r3, #7
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	db0b      	blt.n	80039fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039e2:	79fb      	ldrb	r3, [r7, #7]
 80039e4:	f003 021f 	and.w	r2, r3, #31
 80039e8:	4907      	ldr	r1, [pc, #28]	@ (8003a08 <__NVIC_EnableIRQ+0x38>)
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	2001      	movs	r0, #1
 80039f2:	fa00 f202 	lsl.w	r2, r0, r2
 80039f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	6039      	str	r1, [r7, #0]
 8003a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	db0a      	blt.n	8003a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	490c      	ldr	r1, [pc, #48]	@ (8003a58 <__NVIC_SetPriority+0x4c>)
 8003a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2a:	0112      	lsls	r2, r2, #4
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	440b      	add	r3, r1
 8003a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a34:	e00a      	b.n	8003a4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	4908      	ldr	r1, [pc, #32]	@ (8003a5c <__NVIC_SetPriority+0x50>)
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	3b04      	subs	r3, #4
 8003a44:	0112      	lsls	r2, r2, #4
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	440b      	add	r3, r1
 8003a4a:	761a      	strb	r2, [r3, #24]
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000e100 	.word	0xe000e100
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	@ 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f1c3 0307 	rsb	r3, r3, #7
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	bf28      	it	cs
 8003a7e:	2304      	movcs	r3, #4
 8003a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3304      	adds	r3, #4
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d902      	bls.n	8003a90 <NVIC_EncodePriority+0x30>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3b03      	subs	r3, #3
 8003a8e:	e000      	b.n	8003a92 <NVIC_EncodePriority+0x32>
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	f04f 32ff 	mov.w	r2, #4294967295
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab2:	43d9      	mvns	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	4313      	orrs	r3, r2
         );
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	@ 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b082      	sub	sp, #8
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f7ff ff4c 	bl	800396c <__NVIC_SetPriorityGrouping>
}
 8003ad4:	bf00      	nop
 8003ad6:	3708      	adds	r7, #8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
 8003ae8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003aea:	2300      	movs	r3, #0
 8003aec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aee:	f7ff ff61 	bl	80039b4 <__NVIC_GetPriorityGrouping>
 8003af2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	68b9      	ldr	r1, [r7, #8]
 8003af8:	6978      	ldr	r0, [r7, #20]
 8003afa:	f7ff ffb1 	bl	8003a60 <NVIC_EncodePriority>
 8003afe:	4602      	mov	r2, r0
 8003b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b04:	4611      	mov	r1, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff ff80 	bl	8003a0c <__NVIC_SetPriority>
}
 8003b0c:	bf00      	nop
 8003b0e:	3718      	adds	r7, #24
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff ff54 	bl	80039d0 <__NVIC_EnableIRQ>
}
 8003b28:	bf00      	nop
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b3c:	f7ff faae 	bl	800309c <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e099      	b.n	8003c80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0201 	bic.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6c:	e00f      	b.n	8003b8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b6e:	f7ff fa95 	bl	800309c <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d908      	bls.n	8003b8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2203      	movs	r2, #3
 8003b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e078      	b.n	8003c80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e8      	bne.n	8003b6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	4b38      	ldr	r3, [pc, #224]	@ (8003c88 <HAL_DMA_Init+0x158>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d107      	bne.n	8003bf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f023 0307 	bic.w	r3, r3, #7
 8003c0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d117      	bne.n	8003c52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00e      	beq.n	8003c52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fa77 	bl	8004128 <DMA_CheckFifoParam>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d008      	beq.n	8003c52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2240      	movs	r2, #64	@ 0x40
 8003c44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e016      	b.n	8003c80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 fa2e 	bl	80040bc <DMA_CalcBaseAndBitshift>
 8003c60:	4603      	mov	r3, r0
 8003c62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c68:	223f      	movs	r2, #63	@ 0x3f
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	e010803f 	.word	0xe010803f

08003c8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
 8003c98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_DMA_Start_IT+0x26>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e048      	b.n	8003d44 <HAL_DMA_Start_IT+0xb8>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d137      	bne.n	8003d36 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	68b9      	ldr	r1, [r7, #8]
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 f9c0 	bl	8004060 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce4:	223f      	movs	r2, #63	@ 0x3f
 8003ce6:	409a      	lsls	r2, r3
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0216 	orr.w	r2, r2, #22
 8003cfa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	695a      	ldr	r2, [r3, #20]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d0a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0208 	orr.w	r2, r2, #8
 8003d22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0201 	orr.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	e005      	b.n	8003d42 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d3e:	2302      	movs	r3, #2
 8003d40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003d54:	2300      	movs	r3, #0
 8003d56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003d58:	4b8e      	ldr	r3, [pc, #568]	@ (8003f94 <HAL_DMA_IRQHandler+0x248>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a8e      	ldr	r2, [pc, #568]	@ (8003f98 <HAL_DMA_IRQHandler+0x24c>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	0a9b      	lsrs	r3, r3, #10
 8003d64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d76:	2208      	movs	r2, #8
 8003d78:	409a      	lsls	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d01a      	beq.n	8003db8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0204 	bic.w	r2, r2, #4
 8003d9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da4:	2208      	movs	r2, #8
 8003da6:	409a      	lsls	r2, r3
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	f043 0201 	orr.w	r2, r3, #1
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	409a      	lsls	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d012      	beq.n	8003dee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00b      	beq.n	8003dee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dda:	2201      	movs	r2, #1
 8003ddc:	409a      	lsls	r2, r3
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de6:	f043 0202 	orr.w	r2, r3, #2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df2:	2204      	movs	r2, #4
 8003df4:	409a      	lsls	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d012      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00b      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e10:	2204      	movs	r2, #4
 8003e12:	409a      	lsls	r2, r3
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	f043 0204 	orr.w	r2, r3, #4
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e28:	2210      	movs	r2, #16
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d043      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d03c      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e46:	2210      	movs	r2, #16
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d018      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d108      	bne.n	8003e7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d024      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	4798      	blx	r3
 8003e7a:	e01f      	b.n	8003ebc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01b      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	4798      	blx	r3
 8003e8c:	e016      	b.n	8003ebc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d107      	bne.n	8003eac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0208 	bic.w	r2, r2, #8
 8003eaa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	409a      	lsls	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 808f 	beq.w	8003fec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0310 	and.w	r3, r3, #16
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 8087 	beq.w	8003fec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b05      	cmp	r3, #5
 8003ef4:	d136      	bne.n	8003f64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 0216 	bic.w	r2, r2, #22
 8003f04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	695a      	ldr	r2, [r3, #20]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d103      	bne.n	8003f26 <HAL_DMA_IRQHandler+0x1da>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d007      	beq.n	8003f36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0208 	bic.w	r2, r2, #8
 8003f34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3a:	223f      	movs	r2, #63	@ 0x3f
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d07e      	beq.n	8004058 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	4798      	blx	r3
        }
        return;
 8003f62:	e079      	b.n	8004058 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d01d      	beq.n	8003fae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10d      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d031      	beq.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	4798      	blx	r3
 8003f90:	e02c      	b.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
 8003f92:	bf00      	nop
 8003f94:	20000010 	.word	0x20000010
 8003f98:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d023      	beq.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
 8003fac:	e01e      	b.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10f      	bne.n	8003fdc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0210 	bic.w	r2, r2, #16
 8003fca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d032      	beq.n	800405a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d022      	beq.n	8004046 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2205      	movs	r2, #5
 8004004:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	3301      	adds	r3, #1
 800401c:	60bb      	str	r3, [r7, #8]
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	429a      	cmp	r2, r3
 8004022:	d307      	bcc.n	8004034 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f2      	bne.n	8004018 <HAL_DMA_IRQHandler+0x2cc>
 8004032:	e000      	b.n	8004036 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004034:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404a:	2b00      	cmp	r3, #0
 800404c:	d005      	beq.n	800405a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	4798      	blx	r3
 8004056:	e000      	b.n	800405a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004058:	bf00      	nop
    }
  }
}
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
 800406c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800407c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b40      	cmp	r3, #64	@ 0x40
 800408c:	d108      	bne.n	80040a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800409e:	e007      	b.n	80040b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	60da      	str	r2, [r3, #12]
}
 80040b0:	bf00      	nop
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	3b10      	subs	r3, #16
 80040cc:	4a13      	ldr	r2, [pc, #76]	@ (800411c <DMA_CalcBaseAndBitshift+0x60>)
 80040ce:	fba2 2303 	umull	r2, r3, r2, r3
 80040d2:	091b      	lsrs	r3, r3, #4
 80040d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040d6:	4a12      	ldr	r2, [pc, #72]	@ (8004120 <DMA_CalcBaseAndBitshift+0x64>)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4413      	add	r3, r2
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d908      	bls.n	80040fc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004124 <DMA_CalcBaseAndBitshift+0x68>)
 80040f2:	4013      	ands	r3, r2
 80040f4:	1d1a      	adds	r2, r3, #4
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80040fa:	e006      	b.n	800410a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	461a      	mov	r2, r3
 8004102:	4b08      	ldr	r3, [pc, #32]	@ (8004124 <DMA_CalcBaseAndBitshift+0x68>)
 8004104:	4013      	ands	r3, r2
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800410e:	4618      	mov	r0, r3
 8004110:	3714      	adds	r7, #20
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	aaaaaaab 	.word	0xaaaaaaab
 8004120:	080262c8 	.word	0x080262c8
 8004124:	fffffc00 	.word	0xfffffc00

08004128 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d11f      	bne.n	8004182 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	2b03      	cmp	r3, #3
 8004146:	d856      	bhi.n	80041f6 <DMA_CheckFifoParam+0xce>
 8004148:	a201      	add	r2, pc, #4	@ (adr r2, 8004150 <DMA_CheckFifoParam+0x28>)
 800414a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414e:	bf00      	nop
 8004150:	08004161 	.word	0x08004161
 8004154:	08004173 	.word	0x08004173
 8004158:	08004161 	.word	0x08004161
 800415c:	080041f7 	.word	0x080041f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d046      	beq.n	80041fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004170:	e043      	b.n	80041fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004176:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800417a:	d140      	bne.n	80041fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004180:	e03d      	b.n	80041fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418a:	d121      	bne.n	80041d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	2b03      	cmp	r3, #3
 8004190:	d837      	bhi.n	8004202 <DMA_CheckFifoParam+0xda>
 8004192:	a201      	add	r2, pc, #4	@ (adr r2, 8004198 <DMA_CheckFifoParam+0x70>)
 8004194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004198:	080041a9 	.word	0x080041a9
 800419c:	080041af 	.word	0x080041af
 80041a0:	080041a9 	.word	0x080041a9
 80041a4:	080041c1 	.word	0x080041c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	73fb      	strb	r3, [r7, #15]
      break;
 80041ac:	e030      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d025      	beq.n	8004206 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041be:	e022      	b.n	8004206 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041c8:	d11f      	bne.n	800420a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041ce:	e01c      	b.n	800420a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d903      	bls.n	80041de <DMA_CheckFifoParam+0xb6>
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d003      	beq.n	80041e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041dc:	e018      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
      break;
 80041e2:	e015      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00e      	beq.n	800420e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	73fb      	strb	r3, [r7, #15]
      break;
 80041f4:	e00b      	b.n	800420e <DMA_CheckFifoParam+0xe6>
      break;
 80041f6:	bf00      	nop
 80041f8:	e00a      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 80041fa:	bf00      	nop
 80041fc:	e008      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 80041fe:	bf00      	nop
 8004200:	e006      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 8004202:	bf00      	nop
 8004204:	e004      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 8004206:	bf00      	nop
 8004208:	e002      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;   
 800420a:	bf00      	nop
 800420c:	e000      	b.n	8004210 <DMA_CheckFifoParam+0xe8>
      break;
 800420e:	bf00      	nop
    }
  } 
  
  return status; 
 8004210:	7bfb      	ldrb	r3, [r7, #15]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop

08004220 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e086      	b.n	8004340 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004238:	2b00      	cmp	r3, #0
 800423a:	d106      	bne.n	800424a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f006 fb5d 	bl	800a904 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800424a:	4b3f      	ldr	r3, [pc, #252]	@ (8004348 <HAL_ETH_Init+0x128>)
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	4a3e      	ldr	r2, [pc, #248]	@ (8004348 <HAL_ETH_Init+0x128>)
 8004250:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004254:	6453      	str	r3, [r2, #68]	@ 0x44
 8004256:	4b3c      	ldr	r3, [pc, #240]	@ (8004348 <HAL_ETH_Init+0x128>)
 8004258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800425e:	60bb      	str	r3, [r7, #8]
 8004260:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004262:	4b3a      	ldr	r3, [pc, #232]	@ (800434c <HAL_ETH_Init+0x12c>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	4a39      	ldr	r2, [pc, #228]	@ (800434c <HAL_ETH_Init+0x12c>)
 8004268:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800426c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800426e:	4b37      	ldr	r3, [pc, #220]	@ (800434c <HAL_ETH_Init+0x12c>)
 8004270:	685a      	ldr	r2, [r3, #4]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	4935      	ldr	r1, [pc, #212]	@ (800434c <HAL_ETH_Init+0x12c>)
 8004278:	4313      	orrs	r3, r2
 800427a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800427c:	4b33      	ldr	r3, [pc, #204]	@ (800434c <HAL_ETH_Init+0x12c>)
 800427e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6812      	ldr	r2, [r2, #0]
 800428e:	f043 0301 	orr.w	r3, r3, #1
 8004292:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004296:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004298:	f7fe ff00 	bl	800309c <HAL_GetTick>
 800429c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800429e:	e011      	b.n	80042c4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80042a0:	f7fe fefc 	bl	800309c <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80042ae:	d909      	bls.n	80042c4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2204      	movs	r2, #4
 80042b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	22e0      	movs	r2, #224	@ 0xe0
 80042bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e03d      	b.n	8004340 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1e4      	bne.n	80042a0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 ff5c 	bl	8005194 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f001 f807 	bl	80052f0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f001 f85d 	bl	80053a2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	461a      	mov	r2, r3
 80042ee:	2100      	movs	r1, #0
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 ffc5 	bl	8005280 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004304:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	4b0f      	ldr	r3, [pc, #60]	@ (8004350 <HAL_ETH_Init+0x130>)
 8004314:	430b      	orrs	r3, r1
 8004316:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800432a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2210      	movs	r2, #16
 800433a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40023800 	.word	0x40023800
 800434c:	40013800 	.word	0x40013800
 8004350:	00020060 	.word	0x00020060

08004354 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004362:	2b10      	cmp	r3, #16
 8004364:	d15f      	bne.n	8004426 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2220      	movs	r2, #32
 800436a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2204      	movs	r2, #4
 8004378:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f9f6 	bl	800476c <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004388:	2001      	movs	r0, #1
 800438a:	f7fe fe93 	bl	80030b4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6812      	ldr	r2, [r2, #0]
 80043a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80043a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80043ac:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	f043 0302 	orr.w	r3, r3, #2
 80043c0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80043c4:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 fd80 	bl	8004ecc <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0208 	orr.w	r2, r2, #8
 80043da:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80043e4:	2001      	movs	r0, #1
 80043e6:	f7fe fe65 	bl	80030b4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f042 0204 	orr.w	r2, r2, #4
 8004400:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800440a:	69d9      	ldr	r1, [r3, #28]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	4b07      	ldr	r3, [pc, #28]	@ (8004430 <HAL_ETH_Start_IT+0xdc>)
 8004412:	430b      	orrs	r3, r1
 8004414:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004418:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2240      	movs	r2, #64	@ 0x40
 800441e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	e000      	b.n	8004428 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
  }
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	0001a0c1 	.word	0x0001a0c1

08004434 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004442:	2b40      	cmp	r3, #64	@ 0x40
 8004444:	d16e      	bne.n	8004524 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2220      	movs	r2, #32
 800444a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004456:	69d9      	ldr	r1, [r3, #28]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	4b34      	ldr	r3, [pc, #208]	@ (8004530 <HAL_ETH_Stop_IT+0xfc>)
 800445e:	400b      	ands	r3, r1
 8004460:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004464:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004478:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800447c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6812      	ldr	r2, [r2, #0]
 800448c:	f023 0302 	bic.w	r3, r3, #2
 8004490:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004494:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0204 	bic.w	r2, r2, #4
 80044a4:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80044ae:	2001      	movs	r0, #1
 80044b0:	f7fe fe00 	bl	80030b4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 fd05 	bl	8004ecc <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 0208 	bic.w	r2, r2, #8
 80044d0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80044da:	2001      	movs	r0, #1
 80044dc:	f7fe fdea 	bl	80030b4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
 80044ec:	e00e      	b.n	800450c <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	697a      	ldr	r2, [r7, #20]
 80044f2:	3212      	adds	r2, #18
 80044f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044f8:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	3301      	adds	r3, #1
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2b03      	cmp	r3, #3
 8004510:	d9ed      	bls.n	80044ee <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2210      	movs	r2, #16
 800451c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	e000      	b.n	8004526 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
  }
}
 8004526:	4618      	mov	r0, r3
 8004528:	3718      	adds	r7, #24
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	fffe5f3e 	.word	0xfffe5f3e

08004534 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d109      	bne.n	8004558 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454a:	f043 0201 	orr.w	r2, r3, #1
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e045      	b.n	80045e4 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800455e:	2b40      	cmp	r3, #64	@ 0x40
 8004560:	d13f      	bne.n	80045e2 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800456a:	2201      	movs	r2, #1
 800456c:	6839      	ldr	r1, [r7, #0]
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 ff86 	bl	8005480 <ETH_Prepare_Tx_Descriptors>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d009      	beq.n	800458e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004580:	f043 0202 	orr.w	r2, r3, #2
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e02a      	b.n	80045e4 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800458e:	f3bf 8f4f 	dsb	sy
}
 8004592:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	629a      	str	r2, [r3, #40]	@ 0x28
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d904      	bls.n	80045b0 <HAL_ETH_Transmit_IT+0x7c>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045aa:	1f1a      	subs	r2, r3, #4
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00d      	beq.n	80045de <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045ca:	461a      	mov	r2, r3
 80045cc:	2304      	movs	r3, #4
 80045ce:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045d8:	461a      	mov	r2, r3
 80045da:	2300      	movs	r3, #0
 80045dc:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80045de:	2300      	movs	r3, #0
 80045e0:	e000      	b.n	80045e4 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
  }
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b088      	sub	sp, #32
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d109      	bne.n	8004618 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460a:	f043 0201 	orr.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e0a4      	b.n	8004762 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800461e:	2b40      	cmp	r3, #64	@ 0x40
 8004620:	d001      	beq.n	8004626 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e09d      	b.n	8004762 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800462a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	69fa      	ldr	r2, [r7, #28]
 8004630:	3212      	adds	r2, #18
 8004632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004636:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800463c:	f1c3 0304 	rsb	r3, r3, #4
 8004640:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004642:	e066      	b.n	8004712 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800464c:	2b00      	cmp	r3, #0
 800464e:	d007      	beq.n	8004660 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	69da      	ldr	r2, [r3, #28]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	699a      	ldr	r2, [r3, #24]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004668:	2b00      	cmp	r3, #0
 800466a:	d103      	bne.n	8004674 <HAL_ETH_ReadData+0x88>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004670:	2b00      	cmp	r3, #0
 8004672:	d03c      	beq.n	80046ee <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800467c:	2b00      	cmp	r3, #0
 800467e:	d005      	beq.n	800468c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	0c1b      	lsrs	r3, r3, #16
 8004692:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004696:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d005      	beq.n	80046b0 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80046ac:	2301      	movs	r3, #1
 80046ae:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80046c8:	461a      	mov	r2, r3
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	f006 fae5 	bl	800ac9c <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	441a      	add	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	2200      	movs	r2, #0
 80046ec:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	3301      	adds	r3, #1
 80046f2:	61fb      	str	r3, [r7, #28]
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d902      	bls.n	8004700 <HAL_ETH_ReadData+0x114>
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	3b04      	subs	r3, #4
 80046fe:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	69fa      	ldr	r2, [r7, #28]
 8004704:	3212      	adds	r2, #18
 8004706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800470a:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	3301      	adds	r3, #1
 8004710:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004716:	2b00      	cmp	r3, #0
 8004718:	db06      	blt.n	8004728 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	429a      	cmp	r2, r3
 8004720:	d202      	bcs.n	8004728 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004722:	7cfb      	ldrb	r3, [r7, #19]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d08d      	beq.n	8004644 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	441a      	add	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004738:	2b00      	cmp	r3, #0
 800473a:	d002      	beq.n	8004742 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f815 	bl	800476c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69fa      	ldr	r2, [r7, #28]
 8004746:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004748:	7cfb      	ldrb	r3, [r7, #19]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d108      	bne.n	8004760 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800475c:	2300      	movs	r3, #0
 800475e:	e000      	b.n	8004762 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
}
 8004762:	4618      	mov	r0, r3
 8004764:	3720      	adds	r7, #32
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b088      	sub	sp, #32
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004774:	2300      	movs	r3, #0
 8004776:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004778:	2301      	movs	r3, #1
 800477a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004780:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69fa      	ldr	r2, [r7, #28]
 8004786:	3212      	adds	r2, #18
 8004788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800478c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004792:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004794:	e042      	b.n	800481c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d112      	bne.n	80047c4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800479e:	f107 0308 	add.w	r3, r7, #8
 80047a2:	4618      	mov	r0, r3
 80047a4:	f006 fa4a 	bl	800ac3c <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d102      	bne.n	80047b4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	74fb      	strb	r3, [r7, #19]
 80047b2:	e007      	b.n	80047c4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	461a      	mov	r2, r3
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	461a      	mov	r2, r3
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80047c4:	7cfb      	ldrb	r3, [r7, #19]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d028      	beq.n	800481c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	695a      	ldr	r2, [r3, #20]
 80047d6:	4b26      	ldr	r3, [pc, #152]	@ (8004870 <ETH_UpdateDescriptor+0x104>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	6053      	str	r3, [r2, #4]
 80047de:	e005      	b.n	80047ec <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	3301      	adds	r3, #1
 80047fc:	61fb      	str	r3, [r7, #28]
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	2b03      	cmp	r3, #3
 8004802:	d902      	bls.n	800480a <ETH_UpdateDescriptor+0x9e>
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	3b04      	subs	r3, #4
 8004808:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69fa      	ldr	r2, [r7, #28]
 800480e:	3212      	adds	r2, #18
 8004810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004814:	617b      	str	r3, [r7, #20]
      desccount--;
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	3b01      	subs	r3, #1
 800481a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d002      	beq.n	8004828 <ETH_UpdateDescriptor+0xbc>
 8004822:	7cfb      	ldrb	r3, [r7, #19]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1b6      	bne.n	8004796 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800482c:	69ba      	ldr	r2, [r7, #24]
 800482e:	429a      	cmp	r2, r3
 8004830:	d01a      	beq.n	8004868 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	3303      	adds	r3, #3
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800483c:	f3bf 8f5f 	dmb	sy
}
 8004840:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6919      	ldr	r1, [r3, #16]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4613      	mov	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	00db      	lsls	r3, r3, #3
 8004850:	18ca      	adds	r2, r1, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800485a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004868:	bf00      	nop
 800486a:	3720      	adds	r7, #32
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	80004000 	.word	0x80004000

08004874 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	3318      	adds	r3, #24
 8004880:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004886:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 800488e:	2301      	movs	r3, #1
 8004890:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004892:	e047      	b.n	8004924 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004894:	2301      	movs	r3, #1
 8004896:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	3b01      	subs	r3, #1
 800489c:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	3304      	adds	r3, #4
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	4413      	add	r3, r2
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d10a      	bne.n	80048c4 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	3301      	adds	r3, #1
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d902      	bls.n	80048c0 <HAL_ETH_ReleaseTxPacket+0x4c>
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	3b04      	subs	r3, #4
 80048be:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 80048c4:	7bbb      	ldrb	r3, [r7, #14]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d02c      	beq.n	8004924 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68d9      	ldr	r1, [r3, #12]
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	440b      	add	r3, r1
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	db1f      	blt.n	8004920 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	3304      	adds	r3, #4
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	4413      	add	r3, r2
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f006 fa17 	bl	800ad20 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	3304      	adds	r3, #4
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4413      	add	r3, r2
 80048fc:	2200      	movs	r2, #0
 80048fe:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	3301      	adds	r3, #1
 8004904:	613b      	str	r3, [r7, #16]
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	2b03      	cmp	r3, #3
 800490a:	d902      	bls.n	8004912 <HAL_ETH_ReleaseTxPacket+0x9e>
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	3b04      	subs	r3, #4
 8004910:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800491e:	e001      	b.n	8004924 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004920:	2300      	movs	r3, #0
 8004922:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d002      	beq.n	8004930 <HAL_ETH_ReleaseTxPacket+0xbc>
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1b1      	bne.n	8004894 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004964:	4b4b      	ldr	r3, [pc, #300]	@ (8004a94 <HAL_ETH_IRQHandler+0x158>)
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00e      	beq.n	8004992 <HAL_ETH_IRQHandler+0x56>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497a:	2b00      	cmp	r3, #0
 800497c:	d009      	beq.n	8004992 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004986:	461a      	mov	r2, r3
 8004988:	4b43      	ldr	r3, [pc, #268]	@ (8004a98 <HAL_ETH_IRQHandler+0x15c>)
 800498a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f005 fccd 	bl	800a32c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00f      	beq.n	80049bc <HAL_ETH_IRQHandler+0x80>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00a      	beq.n	80049bc <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049ae:	461a      	mov	r2, r3
 80049b0:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80049b4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f005 fcc8 	bl	800a34c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d042      	beq.n	8004a4c <HAL_ETH_IRQHandler+0x110>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d03d      	beq.n	8004a4c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d6:	f043 0208 	orr.w	r2, r3, #8
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d01a      	beq.n	8004a20 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049f2:	695a      	ldr	r2, [r3, #20]
 80049f4:	4b29      	ldr	r3, [pc, #164]	@ (8004a9c <HAL_ETH_IRQHandler+0x160>)
 80049f6:	4013      	ands	r3, r2
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004a10:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a14:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	22e0      	movs	r2, #224	@ 0xe0
 8004a1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004a1e:	e012      	b.n	8004a46 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a28:	695a      	ldr	r2, [r3, #20]
 8004a2a:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004a2e:	4013      	ands	r3, r2
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004a44:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f005 fc90 	bl	800a36c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f003 0308 	and.w	r3, r3, #8
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00e      	beq.n	8004a74 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f81a 	bl	8004aa0 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d006      	beq.n	8004a8c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004a7e:	4b05      	ldr	r3, [pc, #20]	@ (8004a94 <HAL_ETH_IRQHandler+0x158>)
 8004a80:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004a84:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f814 	bl	8004ab4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40013c00 	.word	0x40013c00
 8004a98:	00010040 	.word	0x00010040
 8004a9c:	007e2000 	.word	0x007e2000

08004aa0 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f003 031c 	and.w	r3, r3, #28
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	02db      	lsls	r3, r3, #11
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	019b      	lsls	r3, r3, #6
 8004af6:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 0302 	bic.w	r3, r3, #2
 8004b06:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f043 0301 	orr.w	r3, r3, #1
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004b18:	f7fe fac0 	bl	800309c <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004b1e:	e00d      	b.n	8004b3c <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004b20:	f7fe fabc 	bl	800309c <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b2e:	d301      	bcc.n	8004b34 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e010      	b.n	8004b56 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1ec      	bne.n	8004b20 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	461a      	mov	r2, r3
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3718      	adds	r7, #24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b086      	sub	sp, #24
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	60f8      	str	r0, [r7, #12]
 8004b66:	60b9      	str	r1, [r7, #8]
 8004b68:	607a      	str	r2, [r7, #4]
 8004b6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f003 031c 	and.w	r3, r3, #28
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	02db      	lsls	r3, r3, #11
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	019b      	lsls	r3, r3, #6
 8004b8c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f043 0302 	orr.w	r3, r3, #2
 8004b9c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f043 0301 	orr.w	r3, r3, #1
 8004ba4:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bb8:	f7fe fa70 	bl	800309c <HAL_GetTick>
 8004bbc:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004bbe:	e00d      	b.n	8004bdc <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004bc0:	f7fe fa6c 	bl	800309c <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bce:	d301      	bcc.n	8004bd4 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e009      	b.n	8004be8 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1ec      	bne.n	8004bc0 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3718      	adds	r7, #24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e0e6      	b.n	8004dd2 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0310 	and.w	r3, r3, #16
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf14      	ite	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	2300      	moveq	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	461a      	mov	r2, r3
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	bf0c      	ite	eq
 8004c3c:	2301      	moveq	r3, #1
 8004c3e:	2300      	movne	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	461a      	mov	r2, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bf14      	ite	ne
 8004c58:	2301      	movne	r3, #1
 8004c5a:	2300      	moveq	r3, #0
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	bf0c      	ite	eq
 8004c72:	2301      	moveq	r3, #1
 8004c74:	2300      	movne	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	461a      	mov	r2, r3
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf14      	ite	ne
 8004c8c:	2301      	movne	r3, #1
 8004c8e:	2300      	moveq	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	461a      	mov	r2, r3
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	bf0c      	ite	eq
 8004cc2:	2301      	moveq	r3, #1
 8004cc4:	2300      	movne	r3, #0
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	461a      	mov	r2, r3
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	bf0c      	ite	eq
 8004cdc:	2301      	moveq	r3, #1
 8004cde:	2300      	movne	r3, #0
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	bf14      	ite	ne
 8004cf6:	2301      	movne	r3, #1
 8004cf8:	2300      	moveq	r3, #0
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	bf14      	ite	ne
 8004d1e:	2301      	movne	r3, #1
 8004d20:	2300      	moveq	r3, #0
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	461a      	mov	r2, r3
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	bf14      	ite	ne
 8004d38:	2301      	movne	r3, #1
 8004d3a:	2300      	moveq	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	461a      	mov	r2, r3
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	bf14      	ite	ne
 8004d52:	2301      	movne	r3, #1
 8004d54:	2300      	moveq	r3, #0
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	461a      	mov	r2, r3
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	bf0c      	ite	eq
 8004d6e:	2301      	moveq	r3, #1
 8004d70:	2300      	movne	r3, #0
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	0c1b      	lsrs	r3, r3, #16
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	f003 0304 	and.w	r3, r3, #4
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	bf14      	ite	ne
 8004da6:	2301      	movne	r3, #1
 8004da8:	2300      	moveq	r3, #0
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	461a      	mov	r2, r3
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bf14      	ite	ne
 8004dc2:	2301      	movne	r3, #1
 8004dc4:	2300      	moveq	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b082      	sub	sp, #8
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e00b      	b.n	8004e0a <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004df8:	2b10      	cmp	r3, #16
 8004dfa:	d105      	bne.n	8004e08 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004dfc:	6839      	ldr	r1, [r7, #0]
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 f88a 	bl	8004f18 <ETH_SetMACConfig>

    return HAL_OK;
 8004e04:	2300      	movs	r3, #0
 8004e06:	e000      	b.n	8004e0a <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
  }
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3708      	adds	r7, #8
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
	...

08004e14 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 031c 	bic.w	r3, r3, #28
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004e2c:	f001 ff7c 	bl	8006d28 <HAL_RCC_GetHCLKFreq>
 8004e30:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	4a14      	ldr	r2, [pc, #80]	@ (8004e88 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d804      	bhi.n	8004e44 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f043 0308 	orr.w	r3, r3, #8
 8004e40:	60fb      	str	r3, [r7, #12]
 8004e42:	e019      	b.n	8004e78 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4a11      	ldr	r2, [pc, #68]	@ (8004e8c <HAL_ETH_SetMDIOClockRange+0x78>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d204      	bcs.n	8004e56 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f043 030c 	orr.w	r3, r3, #12
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	e010      	b.n	8004e78 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	4a0d      	ldr	r2, [pc, #52]	@ (8004e90 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d90c      	bls.n	8004e78 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	4a0c      	ldr	r2, [pc, #48]	@ (8004e94 <HAL_ETH_SetMDIOClockRange+0x80>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d804      	bhi.n	8004e70 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f043 0304 	orr.w	r3, r3, #4
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	e003      	b.n	8004e78 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f043 0310 	orr.w	r3, r3, #16
 8004e76:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	611a      	str	r2, [r3, #16]
}
 8004e80:	bf00      	nop
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	02160ebf 	.word	0x02160ebf
 8004e8c:	03938700 	.word	0x03938700
 8004e90:	05f5e0ff 	.word	0x05f5e0ff
 8004e94:	08f0d17f 	.word	0x08f0d17f

08004e98 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6812      	ldr	r2, [r2, #0]
 8004ee6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004eee:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004efc:	2001      	movs	r0, #1
 8004efe:	f7fe f8d9 	bl	80030b4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f0c:	6193      	str	r3, [r2, #24]
}
 8004f0e:	bf00      	nop
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
	...

08004f18 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	4b53      	ldr	r3, [pc, #332]	@ (800507c <ETH_SetMACConfig+0x164>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	7b9b      	ldrb	r3, [r3, #14]
 8004f36:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	7c12      	ldrb	r2, [r2, #16]
 8004f3c:	2a00      	cmp	r2, #0
 8004f3e:	d102      	bne.n	8004f46 <ETH_SetMACConfig+0x2e>
 8004f40:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004f44:	e000      	b.n	8004f48 <ETH_SetMACConfig+0x30>
 8004f46:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004f48:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	7c52      	ldrb	r2, [r2, #17]
 8004f4e:	2a00      	cmp	r2, #0
 8004f50:	d102      	bne.n	8004f58 <ETH_SetMACConfig+0x40>
 8004f52:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004f56:	e000      	b.n	8004f5a <ETH_SetMACConfig+0x42>
 8004f58:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004f5a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004f60:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	7fdb      	ldrb	r3, [r3, #31]
 8004f66:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004f68:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004f6e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	7f92      	ldrb	r2, [r2, #30]
 8004f74:	2a00      	cmp	r2, #0
 8004f76:	d102      	bne.n	8004f7e <ETH_SetMACConfig+0x66>
 8004f78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f7c:	e000      	b.n	8004f80 <ETH_SetMACConfig+0x68>
 8004f7e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004f80:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	7f1b      	ldrb	r3, [r3, #28]
 8004f86:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004f88:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004f8e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	791b      	ldrb	r3, [r3, #4]
 8004f94:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004f96:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004f98:	683a      	ldr	r2, [r7, #0]
 8004f9a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004f9e:	2a00      	cmp	r2, #0
 8004fa0:	d102      	bne.n	8004fa8 <ETH_SetMACConfig+0x90>
 8004fa2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fa6:	e000      	b.n	8004faa <ETH_SetMACConfig+0x92>
 8004fa8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004faa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	7bdb      	ldrb	r3, [r3, #15]
 8004fb0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004fb2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004fb8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004fc0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004fda:	2001      	movs	r0, #1
 8004fdc:	f7fe f86a 	bl	80030b4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ffe:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8005006:	2a00      	cmp	r2, #0
 8005008:	d101      	bne.n	800500e <ETH_SetMACConfig+0xf6>
 800500a:	2280      	movs	r2, #128	@ 0x80
 800500c:	e000      	b.n	8005010 <ETH_SetMACConfig+0xf8>
 800500e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005010:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005016:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800501e:	2a01      	cmp	r2, #1
 8005020:	d101      	bne.n	8005026 <ETH_SetMACConfig+0x10e>
 8005022:	2208      	movs	r2, #8
 8005024:	e000      	b.n	8005028 <ETH_SetMACConfig+0x110>
 8005026:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005028:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8005030:	2a01      	cmp	r2, #1
 8005032:	d101      	bne.n	8005038 <ETH_SetMACConfig+0x120>
 8005034:	2204      	movs	r2, #4
 8005036:	e000      	b.n	800503a <ETH_SetMACConfig+0x122>
 8005038:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800503a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8005042:	2a01      	cmp	r2, #1
 8005044:	d101      	bne.n	800504a <ETH_SetMACConfig+0x132>
 8005046:	2202      	movs	r2, #2
 8005048:	e000      	b.n	800504c <ETH_SetMACConfig+0x134>
 800504a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800504c:	4313      	orrs	r3, r2
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	4313      	orrs	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005064:	2001      	movs	r0, #1
 8005066:	f7fe f825 	bl	80030b4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	619a      	str	r2, [r3, #24]
}
 8005072:	bf00      	nop
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	fd20810f 	.word	0xfd20810f

08005080 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4b3d      	ldr	r3, [pc, #244]	@ (8005190 <ETH_SetDMAConfig+0x110>)
 800509a:	4013      	ands	r3, r2
 800509c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	7b1b      	ldrb	r3, [r3, #12]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d102      	bne.n	80050ac <ETH_SetDMAConfig+0x2c>
 80050a6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80050aa:	e000      	b.n	80050ae <ETH_SetDMAConfig+0x2e>
 80050ac:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	7b5b      	ldrb	r3, [r3, #13]
 80050b2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80050b4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	7f52      	ldrb	r2, [r2, #29]
 80050ba:	2a00      	cmp	r2, #0
 80050bc:	d102      	bne.n	80050c4 <ETH_SetDMAConfig+0x44>
 80050be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80050c2:	e000      	b.n	80050c6 <ETH_SetDMAConfig+0x46>
 80050c4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80050c6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	7b9b      	ldrb	r3, [r3, #14]
 80050cc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80050ce:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80050d4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	7f1b      	ldrb	r3, [r3, #28]
 80050da:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80050dc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	7f9b      	ldrb	r3, [r3, #30]
 80050e2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80050e4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80050ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050f2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80050f4:	4313      	orrs	r3, r2
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005104:	461a      	mov	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005116:	2001      	movs	r0, #1
 8005118:	f7fd ffcc 	bl	80030b4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005124:	461a      	mov	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	791b      	ldrb	r3, [r3, #4]
 800512e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005134:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800513a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005140:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005148:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800514a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005150:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005152:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005158:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6812      	ldr	r2, [r2, #0]
 800515e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005162:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005166:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005174:	2001      	movs	r0, #1
 8005176:	f7fd ff9d 	bl	80030b4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005182:	461a      	mov	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6013      	str	r3, [r2, #0]
}
 8005188:	bf00      	nop
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	f8de3f23 	.word	0xf8de3f23

08005194 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b0a6      	sub	sp, #152	@ 0x98
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800519c:	2301      	movs	r3, #1
 800519e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80051a8:	2300      	movs	r3, #0
 80051aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80051ac:	2300      	movs	r3, #0
 80051ae:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80051b2:	2301      	movs	r3, #1
 80051b4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80051b8:	2300      	movs	r3, #0
 80051ba:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80051be:	2301      	movs	r3, #1
 80051c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80051c4:	2301      	movs	r3, #1
 80051c6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80051ca:	2300      	movs	r3, #0
 80051cc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80051d0:	2300      	movs	r3, #0
 80051d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80051d6:	2300      	movs	r3, #0
 80051d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80051da:	2300      	movs	r3, #0
 80051dc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80051e0:	2300      	movs	r3, #0
 80051e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80051e4:	2300      	movs	r3, #0
 80051e6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80051ea:	2300      	movs	r3, #0
 80051ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80051f0:	2300      	movs	r3, #0
 80051f2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80051f6:	2300      	movs	r3, #0
 80051f8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80051fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005200:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005202:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005206:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005208:	2300      	movs	r3, #0
 800520a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800520e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005212:	4619      	mov	r1, r3
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7ff fe7f 	bl	8004f18 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800521a:	2301      	movs	r3, #1
 800521c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800521e:	2301      	movs	r3, #1
 8005220:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8005222:	2301      	movs	r3, #1
 8005224:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8005228:	2301      	movs	r3, #1
 800522a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800522c:	2300      	movs	r3, #0
 800522e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005230:	2300      	movs	r3, #0
 8005232:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8005236:	2300      	movs	r3, #0
 8005238:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800523c:	2300      	movs	r3, #0
 800523e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005240:	2301      	movs	r3, #1
 8005242:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005246:	2301      	movs	r3, #1
 8005248:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800524a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800524e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005250:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005254:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005256:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800525a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800525c:	2301      	movs	r3, #1
 800525e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8005262:	2300      	movs	r3, #0
 8005264:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005266:	2300      	movs	r3, #0
 8005268:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800526a:	f107 0308 	add.w	r3, r7, #8
 800526e:	4619      	mov	r1, r3
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f7ff ff05 	bl	8005080 <ETH_SetDMAConfig>
}
 8005276:	bf00      	nop
 8005278:	3798      	adds	r7, #152	@ 0x98
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3305      	adds	r3, #5
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	021b      	lsls	r3, r3, #8
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	3204      	adds	r2, #4
 8005298:	7812      	ldrb	r2, [r2, #0]
 800529a:	4313      	orrs	r3, r2
 800529c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4b11      	ldr	r3, [pc, #68]	@ (80052e8 <ETH_MACAddressConfig+0x68>)
 80052a2:	4413      	add	r3, r2
 80052a4:	461a      	mov	r2, r3
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3303      	adds	r3, #3
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	061a      	lsls	r2, r3, #24
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	3302      	adds	r3, #2
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	041b      	lsls	r3, r3, #16
 80052ba:	431a      	orrs	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3301      	adds	r3, #1
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	021b      	lsls	r3, r3, #8
 80052c4:	4313      	orrs	r3, r2
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	7812      	ldrb	r2, [r2, #0]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	4b06      	ldr	r3, [pc, #24]	@ (80052ec <ETH_MACAddressConfig+0x6c>)
 80052d2:	4413      	add	r3, r2
 80052d4:	461a      	mov	r2, r3
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	6013      	str	r3, [r2, #0]
}
 80052da:	bf00      	nop
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	40028040 	.word	0x40028040
 80052ec:	40028044 	.word	0x40028044

080052f0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80052f8:	2300      	movs	r3, #0
 80052fa:	60fb      	str	r3, [r7, #12]
 80052fc:	e03e      	b.n	800537c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68d9      	ldr	r1, [r3, #12]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	4613      	mov	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	440b      	add	r3, r1
 800530e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	2200      	movs	r2, #0
 800531a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	2200      	movs	r2, #0
 8005320:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	2200      	movs	r2, #0
 8005326:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	3206      	adds	r2, #6
 8005330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2b02      	cmp	r3, #2
 8005344:	d80c      	bhi.n	8005360 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68d9      	ldr	r1, [r3, #12]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	1c5a      	adds	r2, r3, #1
 800534e:	4613      	mov	r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	4413      	add	r3, r2
 8005354:	00db      	lsls	r3, r3, #3
 8005356:	440b      	add	r3, r1
 8005358:	461a      	mov	r2, r3
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	60da      	str	r2, [r3, #12]
 800535e:	e004      	b.n	800536a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	461a      	mov	r2, r3
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	3301      	adds	r3, #1
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2b03      	cmp	r3, #3
 8005380:	d9bd      	bls.n	80052fe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68da      	ldr	r2, [r3, #12]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005394:	611a      	str	r2, [r3, #16]
}
 8005396:	bf00      	nop
 8005398:	3714      	adds	r7, #20
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b085      	sub	sp, #20
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80053aa:	2300      	movs	r3, #0
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	e048      	b.n	8005442 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6919      	ldr	r1, [r3, #16]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	440b      	add	r3, r1
 80053c0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2200      	movs	r2, #0
 80053cc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	2200      	movs	r2, #0
 80053d2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2200      	movs	r2, #0
 80053d8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	2200      	movs	r2, #0
 80053de:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	2200      	movs	r2, #0
 80053e4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80053ec:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005406:	68b9      	ldr	r1, [r7, #8]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	3212      	adds	r2, #18
 800540e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b02      	cmp	r3, #2
 8005416:	d80c      	bhi.n	8005432 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6919      	ldr	r1, [r3, #16]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	1c5a      	adds	r2, r3, #1
 8005420:	4613      	mov	r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	440b      	add	r3, r1
 800542a:	461a      	mov	r2, r3
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	60da      	str	r2, [r3, #12]
 8005430:	e004      	b.n	800543c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	461a      	mov	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	3301      	adds	r3, #1
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d9b3      	bls.n	80053b0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	691a      	ldr	r2, [r3, #16]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005472:	60da      	str	r2, [r3, #12]
}
 8005474:	bf00      	nop
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005480:	b480      	push	{r7}
 8005482:	b091      	sub	sp, #68	@ 0x44
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3318      	adds	r3, #24
 8005490:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8005492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800549e:	2300      	movs	r3, #0
 80054a0:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054aa:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80054b2:	2300      	movs	r3, #0
 80054b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054c2:	d007      	beq.n	80054d4 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80054c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054c8:	3304      	adds	r3, #4
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d001      	beq.n	80054d8 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80054d4:	2302      	movs	r3, #2
 80054d6:	e111      	b.n	80056fc <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80054d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054da:	3301      	adds	r3, #1
 80054dc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80054de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	461a      	mov	r2, r3
 80054e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e6:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80054e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	4b86      	ldr	r3, [pc, #536]	@ (8005708 <ETH_Prepare_Tx_Descriptors+0x288>)
 80054ee:	4013      	ands	r3, r2
 80054f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054f2:	6852      	ldr	r2, [r2, #4]
 80054f4:	431a      	orrs	r2, r3
 80054f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f8:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d008      	beq.n	8005518 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	431a      	orrs	r2, r3
 8005514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005516:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d008      	beq.n	8005536 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8005524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	431a      	orrs	r2, r3
 8005532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005534:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	d005      	beq.n	800554e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800554a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005558:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800555a:	e082      	b.n	8005662 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800555c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005566:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d006      	beq.n	800557c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005578:	601a      	str	r2, [r3, #0]
 800557a:	e005      	b.n	8005588 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800557c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005586:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800558a:	3301      	adds	r3, #1
 800558c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800558e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005590:	2b03      	cmp	r3, #3
 8005592:	d902      	bls.n	800559a <ETH_Prepare_Tx_Descriptors+0x11a>
 8005594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005596:	3b04      	subs	r3, #4
 8005598:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800559e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055a2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80055a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055b0:	d007      	beq.n	80055c2 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80055b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b6:	3304      	adds	r3, #4
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4413      	add	r3, r2
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d029      	beq.n	8005616 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ce:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80055d0:	2300      	movs	r3, #0
 80055d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055d4:	e019      	b.n	800560a <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80055d6:	f3bf 8f5f 	dmb	sy
}
 80055da:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80055dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80055e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e6:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80055e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ea:	3301      	adds	r3, #1
 80055ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f0:	2b03      	cmp	r3, #3
 80055f2:	d902      	bls.n	80055fa <ETH_Prepare_Tx_Descriptors+0x17a>
 80055f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f6:	3b04      	subs	r3, #4
 80055f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80055fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005602:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005606:	3301      	adds	r3, #1
 8005608:	63bb      	str	r3, [r7, #56]	@ 0x38
 800560a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800560c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800560e:	429a      	cmp	r2, r3
 8005610:	d3e1      	bcc.n	80055d6 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8005612:	2302      	movs	r3, #2
 8005614:	e072      	b.n	80056fc <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8005622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005624:	3301      	adds	r3, #1
 8005626:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800562e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	461a      	mov	r2, r3
 8005634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005636:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	4b32      	ldr	r3, [pc, #200]	@ (8005708 <ETH_Prepare_Tx_Descriptors+0x288>)
 800563e:	4013      	ands	r3, r2
 8005640:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005642:	6852      	ldr	r2, [r2, #4]
 8005644:	431a      	orrs	r2, r3
 8005646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005648:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	3301      	adds	r3, #1
 800564e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005650:	f3bf 8f5f 	dmb	sy
}
 8005654:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800565e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005660:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	f47f af78 	bne.w	800555c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d006      	beq.n	8005680 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800567a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	e005      	b.n	800568c <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800568c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005696:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	6a3a      	ldr	r2, [r7, #32]
 800569c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056a0:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80056a2:	f3bf 8f5f 	dmb	sy
}
 80056a6:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80056a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b2:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80056b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80056ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056bc:	3304      	adds	r3, #4
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	440b      	add	r3, r1
 80056c2:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80056c8:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ca:	f3ef 8310 	mrs	r3, PRIMASK
 80056ce:	613b      	str	r3, [r7, #16]
  return(result);
 80056d0:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80056d2:	61fb      	str	r3, [r7, #28]
 80056d4:	2301      	movs	r3, #1
 80056d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f383 8810 	msr	PRIMASK, r3
}
 80056de:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80056e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e6:	4413      	add	r3, r2
 80056e8:	1c5a      	adds	r2, r3, #1
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	f383 8810 	msr	PRIMASK, r3
}
 80056f8:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3744      	adds	r7, #68	@ 0x44
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	ffffe000 	.word	0xffffe000

0800570c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800570c:	b480      	push	{r7}
 800570e:	b089      	sub	sp, #36	@ 0x24
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005716:	2300      	movs	r3, #0
 8005718:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800571a:	2300      	movs	r3, #0
 800571c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800571e:	2300      	movs	r3, #0
 8005720:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005722:	2300      	movs	r3, #0
 8005724:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
 800572a:	e175      	b.n	8005a18 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800572c:	2201      	movs	r2, #1
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	fa02 f303 	lsl.w	r3, r2, r3
 8005734:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4013      	ands	r3, r2
 800573e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005740:	693a      	ldr	r2, [r7, #16]
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	429a      	cmp	r2, r3
 8005746:	f040 8164 	bne.w	8005a12 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f003 0303 	and.w	r3, r3, #3
 8005752:	2b01      	cmp	r3, #1
 8005754:	d005      	beq.n	8005762 <HAL_GPIO_Init+0x56>
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	2b02      	cmp	r3, #2
 8005760:	d130      	bne.n	80057c4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	2203      	movs	r2, #3
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	43db      	mvns	r3, r3
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	4013      	ands	r3, r2
 8005778:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	fa02 f303 	lsl.w	r3, r2, r3
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	4313      	orrs	r3, r2
 800578a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005798:	2201      	movs	r2, #1
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	43db      	mvns	r3, r3
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	4013      	ands	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	091b      	lsrs	r3, r3, #4
 80057ae:	f003 0201 	and.w	r2, r3, #1
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f003 0303 	and.w	r3, r3, #3
 80057cc:	2b03      	cmp	r3, #3
 80057ce:	d017      	beq.n	8005800 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	2203      	movs	r2, #3
 80057dc:	fa02 f303 	lsl.w	r3, r2, r3
 80057e0:	43db      	mvns	r3, r3
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	4013      	ands	r3, r2
 80057e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	689a      	ldr	r2, [r3, #8]
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	fa02 f303 	lsl.w	r3, r2, r3
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f003 0303 	and.w	r3, r3, #3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d123      	bne.n	8005854 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	08da      	lsrs	r2, r3, #3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3208      	adds	r2, #8
 8005814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005818:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	f003 0307 	and.w	r3, r3, #7
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	220f      	movs	r2, #15
 8005824:	fa02 f303 	lsl.w	r3, r2, r3
 8005828:	43db      	mvns	r3, r3
 800582a:	69ba      	ldr	r2, [r7, #24]
 800582c:	4013      	ands	r3, r2
 800582e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	691a      	ldr	r2, [r3, #16]
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	4313      	orrs	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	08da      	lsrs	r2, r3, #3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	3208      	adds	r2, #8
 800584e:	69b9      	ldr	r1, [r7, #24]
 8005850:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	2203      	movs	r2, #3
 8005860:	fa02 f303 	lsl.w	r3, r2, r3
 8005864:	43db      	mvns	r3, r3
 8005866:	69ba      	ldr	r2, [r7, #24]
 8005868:	4013      	ands	r3, r2
 800586a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f003 0203 	and.w	r2, r3, #3
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	fa02 f303 	lsl.w	r3, r2, r3
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	4313      	orrs	r3, r2
 8005880:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 80be 	beq.w	8005a12 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005896:	4b66      	ldr	r3, [pc, #408]	@ (8005a30 <HAL_GPIO_Init+0x324>)
 8005898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800589a:	4a65      	ldr	r2, [pc, #404]	@ (8005a30 <HAL_GPIO_Init+0x324>)
 800589c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80058a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80058a2:	4b63      	ldr	r3, [pc, #396]	@ (8005a30 <HAL_GPIO_Init+0x324>)
 80058a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80058ae:	4a61      	ldr	r2, [pc, #388]	@ (8005a34 <HAL_GPIO_Init+0x328>)
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	089b      	lsrs	r3, r3, #2
 80058b4:	3302      	adds	r3, #2
 80058b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	220f      	movs	r2, #15
 80058c6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ca:	43db      	mvns	r3, r3
 80058cc:	69ba      	ldr	r2, [r7, #24]
 80058ce:	4013      	ands	r3, r2
 80058d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a58      	ldr	r2, [pc, #352]	@ (8005a38 <HAL_GPIO_Init+0x32c>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d037      	beq.n	800594a <HAL_GPIO_Init+0x23e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a57      	ldr	r2, [pc, #348]	@ (8005a3c <HAL_GPIO_Init+0x330>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d031      	beq.n	8005946 <HAL_GPIO_Init+0x23a>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a56      	ldr	r2, [pc, #344]	@ (8005a40 <HAL_GPIO_Init+0x334>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d02b      	beq.n	8005942 <HAL_GPIO_Init+0x236>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a55      	ldr	r2, [pc, #340]	@ (8005a44 <HAL_GPIO_Init+0x338>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d025      	beq.n	800593e <HAL_GPIO_Init+0x232>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a54      	ldr	r2, [pc, #336]	@ (8005a48 <HAL_GPIO_Init+0x33c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d01f      	beq.n	800593a <HAL_GPIO_Init+0x22e>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a53      	ldr	r2, [pc, #332]	@ (8005a4c <HAL_GPIO_Init+0x340>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d019      	beq.n	8005936 <HAL_GPIO_Init+0x22a>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a52      	ldr	r2, [pc, #328]	@ (8005a50 <HAL_GPIO_Init+0x344>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d013      	beq.n	8005932 <HAL_GPIO_Init+0x226>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a51      	ldr	r2, [pc, #324]	@ (8005a54 <HAL_GPIO_Init+0x348>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00d      	beq.n	800592e <HAL_GPIO_Init+0x222>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a50      	ldr	r2, [pc, #320]	@ (8005a58 <HAL_GPIO_Init+0x34c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d007      	beq.n	800592a <HAL_GPIO_Init+0x21e>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a4f      	ldr	r2, [pc, #316]	@ (8005a5c <HAL_GPIO_Init+0x350>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d101      	bne.n	8005926 <HAL_GPIO_Init+0x21a>
 8005922:	2309      	movs	r3, #9
 8005924:	e012      	b.n	800594c <HAL_GPIO_Init+0x240>
 8005926:	230a      	movs	r3, #10
 8005928:	e010      	b.n	800594c <HAL_GPIO_Init+0x240>
 800592a:	2308      	movs	r3, #8
 800592c:	e00e      	b.n	800594c <HAL_GPIO_Init+0x240>
 800592e:	2307      	movs	r3, #7
 8005930:	e00c      	b.n	800594c <HAL_GPIO_Init+0x240>
 8005932:	2306      	movs	r3, #6
 8005934:	e00a      	b.n	800594c <HAL_GPIO_Init+0x240>
 8005936:	2305      	movs	r3, #5
 8005938:	e008      	b.n	800594c <HAL_GPIO_Init+0x240>
 800593a:	2304      	movs	r3, #4
 800593c:	e006      	b.n	800594c <HAL_GPIO_Init+0x240>
 800593e:	2303      	movs	r3, #3
 8005940:	e004      	b.n	800594c <HAL_GPIO_Init+0x240>
 8005942:	2302      	movs	r3, #2
 8005944:	e002      	b.n	800594c <HAL_GPIO_Init+0x240>
 8005946:	2301      	movs	r3, #1
 8005948:	e000      	b.n	800594c <HAL_GPIO_Init+0x240>
 800594a:	2300      	movs	r3, #0
 800594c:	69fa      	ldr	r2, [r7, #28]
 800594e:	f002 0203 	and.w	r2, r2, #3
 8005952:	0092      	lsls	r2, r2, #2
 8005954:	4093      	lsls	r3, r2
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	4313      	orrs	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800595c:	4935      	ldr	r1, [pc, #212]	@ (8005a34 <HAL_GPIO_Init+0x328>)
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	089b      	lsrs	r3, r3, #2
 8005962:	3302      	adds	r3, #2
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800596a:	4b3d      	ldr	r3, [pc, #244]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	43db      	mvns	r3, r3
 8005974:	69ba      	ldr	r2, [r7, #24]
 8005976:	4013      	ands	r3, r2
 8005978:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	4313      	orrs	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800598e:	4a34      	ldr	r2, [pc, #208]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005994:	4b32      	ldr	r3, [pc, #200]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	43db      	mvns	r3, r3
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	4013      	ands	r3, r2
 80059a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80059b8:	4a29      	ldr	r2, [pc, #164]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80059be:	4b28      	ldr	r3, [pc, #160]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	43db      	mvns	r3, r3
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	4013      	ands	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80059e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80059e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	43db      	mvns	r3, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4013      	ands	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a0c:	4a14      	ldr	r2, [pc, #80]	@ (8005a60 <HAL_GPIO_Init+0x354>)
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	3301      	adds	r3, #1
 8005a16:	61fb      	str	r3, [r7, #28]
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	2b0f      	cmp	r3, #15
 8005a1c:	f67f ae86 	bls.w	800572c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005a20:	bf00      	nop
 8005a22:	bf00      	nop
 8005a24:	3724      	adds	r7, #36	@ 0x24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40023800 	.word	0x40023800
 8005a34:	40013800 	.word	0x40013800
 8005a38:	40020000 	.word	0x40020000
 8005a3c:	40020400 	.word	0x40020400
 8005a40:	40020800 	.word	0x40020800
 8005a44:	40020c00 	.word	0x40020c00
 8005a48:	40021000 	.word	0x40021000
 8005a4c:	40021400 	.word	0x40021400
 8005a50:	40021800 	.word	0x40021800
 8005a54:	40021c00 	.word	0x40021c00
 8005a58:	40022000 	.word	0x40022000
 8005a5c:	40022400 	.word	0x40022400
 8005a60:	40013c00 	.word	0x40013c00

08005a64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691a      	ldr	r2, [r3, #16]
 8005a74:	887b      	ldrh	r3, [r7, #2]
 8005a76:	4013      	ands	r3, r2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	73fb      	strb	r3, [r7, #15]
 8005a80:	e001      	b.n	8005a86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a82:	2300      	movs	r3, #0
 8005a84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	807b      	strh	r3, [r7, #2]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005aa4:	787b      	ldrb	r3, [r7, #1]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005aaa:	887a      	ldrh	r2, [r7, #2]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005ab0:	e003      	b.n	8005aba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005ab2:	887b      	ldrh	r3, [r7, #2]
 8005ab4:	041a      	lsls	r2, r3, #16
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	619a      	str	r2, [r3, #24]
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b085      	sub	sp, #20
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
 8005ace:	460b      	mov	r3, r1
 8005ad0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ad8:	887a      	ldrh	r2, [r7, #2]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	4013      	ands	r3, r2
 8005ade:	041a      	lsls	r2, r3, #16
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	43d9      	mvns	r1, r3
 8005ae4:	887b      	ldrh	r3, [r7, #2]
 8005ae6:	400b      	ands	r3, r1
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	619a      	str	r2, [r3, #24]
}
 8005aee:	bf00      	nop
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
	...

08005afc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e08b      	b.n	8005c26 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d106      	bne.n	8005b28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7fc fe6a 	bl	80027fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2224      	movs	r2, #36	@ 0x24
 8005b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0201 	bic.w	r2, r2, #1
 8005b3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d107      	bne.n	8005b76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	689a      	ldr	r2, [r3, #8]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b72:	609a      	str	r2, [r3, #8]
 8005b74:	e006      	b.n	8005b84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d108      	bne.n	8005b9e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b9a:	605a      	str	r2, [r3, #4]
 8005b9c:	e007      	b.n	8005bae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6859      	ldr	r1, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c30 <HAL_I2C_Init+0x134>)
 8005bba:	430b      	orrs	r3, r1
 8005bbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bcc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	691a      	ldr	r2, [r3, #16]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	69d9      	ldr	r1, [r3, #28]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a1a      	ldr	r2, [r3, #32]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f042 0201 	orr.w	r2, r2, #1
 8005c06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	02008000 	.word	0x02008000

08005c34 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b088      	sub	sp, #32
 8005c38:	af02      	add	r7, sp, #8
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	607a      	str	r2, [r7, #4]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	460b      	mov	r3, r1
 8005c42:	817b      	strh	r3, [r7, #10]
 8005c44:	4613      	mov	r3, r2
 8005c46:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	f040 80fd 	bne.w	8005e50 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d101      	bne.n	8005c64 <HAL_I2C_Master_Transmit+0x30>
 8005c60:	2302      	movs	r3, #2
 8005c62:	e0f6      	b.n	8005e52 <HAL_I2C_Master_Transmit+0x21e>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c6c:	f7fd fa16 	bl	800309c <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	2319      	movs	r3, #25
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 f914 	bl	8005eac <I2C_WaitOnFlagUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e0e1      	b.n	8005e52 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2221      	movs	r2, #33	@ 0x21
 8005c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2210      	movs	r2, #16
 8005c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	893a      	ldrh	r2, [r7, #8]
 8005cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	2bff      	cmp	r3, #255	@ 0xff
 8005cbe:	d906      	bls.n	8005cce <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	22ff      	movs	r2, #255	@ 0xff
 8005cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005cc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cca:	617b      	str	r3, [r7, #20]
 8005ccc:	e007      	b.n	8005cde <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005cd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cdc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d024      	beq.n	8005d30 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	781a      	ldrb	r2, [r3, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf6:	1c5a      	adds	r2, r3, #1
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	3b01      	subs	r3, #1
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	b2da      	uxtb	r2, r3
 8005d20:	8979      	ldrh	r1, [r7, #10]
 8005d22:	4b4e      	ldr	r3, [pc, #312]	@ (8005e5c <HAL_I2C_Master_Transmit+0x228>)
 8005d24:	9300      	str	r3, [sp, #0]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 fa83 	bl	8006234 <I2C_TransferConfig>
 8005d2e:	e066      	b.n	8005dfe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	8979      	ldrh	r1, [r7, #10]
 8005d38:	4b48      	ldr	r3, [pc, #288]	@ (8005e5c <HAL_I2C_Master_Transmit+0x228>)
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 fa78 	bl	8006234 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005d44:	e05b      	b.n	8005dfe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	6a39      	ldr	r1, [r7, #32]
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	f000 f907 	bl	8005f5e <I2C_WaitOnTXISFlagUntilTimeout>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d001      	beq.n	8005d5a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e07b      	b.n	8005e52 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5e:	781a      	ldrb	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6a:	1c5a      	adds	r2, r3, #1
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	3b01      	subs	r3, #1
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d034      	beq.n	8005dfe <HAL_I2C_Master_Transmit+0x1ca>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d130      	bne.n	8005dfe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	9300      	str	r3, [sp, #0]
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	2200      	movs	r2, #0
 8005da4:	2180      	movs	r1, #128	@ 0x80
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f880 	bl	8005eac <I2C_WaitOnFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e04d      	b.n	8005e52 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	2bff      	cmp	r3, #255	@ 0xff
 8005dbe:	d90e      	bls.n	8005dde <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	22ff      	movs	r2, #255	@ 0xff
 8005dc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	8979      	ldrh	r1, [r7, #10]
 8005dce:	2300      	movs	r3, #0
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f000 fa2c 	bl	8006234 <I2C_TransferConfig>
 8005ddc:	e00f      	b.n	8005dfe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	8979      	ldrh	r1, [r7, #10]
 8005df0:	2300      	movs	r3, #0
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 fa1b 	bl	8006234 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d19e      	bne.n	8005d46 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	6a39      	ldr	r1, [r7, #32]
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 f8ed 	bl	8005fec <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e01a      	b.n	8005e52 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2220      	movs	r2, #32
 8005e22:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6859      	ldr	r1, [r3, #4]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e60 <HAL_I2C_Master_Transmit+0x22c>)
 8005e30:	400b      	ands	r3, r1
 8005e32:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2220      	movs	r2, #32
 8005e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e000      	b.n	8005e52 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005e50:	2302      	movs	r3, #2
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3718      	adds	r7, #24
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	80002000 	.word	0x80002000
 8005e60:	fe00e800 	.word	0xfe00e800

08005e64 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d103      	bne.n	8005e82 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d007      	beq.n	8005ea0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	699a      	ldr	r2, [r3, #24]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0201 	orr.w	r2, r2, #1
 8005e9e:	619a      	str	r2, [r3, #24]
  }
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	603b      	str	r3, [r7, #0]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ebc:	e03b      	b.n	8005f36 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	6839      	ldr	r1, [r7, #0]
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 f8d6 	bl	8006074 <I2C_IsErrorOccurred>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e041      	b.n	8005f56 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed8:	d02d      	beq.n	8005f36 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eda:	f7fd f8df 	bl	800309c <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d302      	bcc.n	8005ef0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d122      	bne.n	8005f36 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	4013      	ands	r3, r2
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	bf0c      	ite	eq
 8005f00:	2301      	moveq	r3, #1
 8005f02:	2300      	movne	r3, #0
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	461a      	mov	r2, r3
 8005f08:	79fb      	ldrb	r3, [r7, #7]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d113      	bne.n	8005f36 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f12:	f043 0220 	orr.w	r2, r3, #32
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e00f      	b.n	8005f56 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	699a      	ldr	r2, [r3, #24]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	4013      	ands	r3, r2
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	bf0c      	ite	eq
 8005f46:	2301      	moveq	r3, #1
 8005f48:	2300      	movne	r3, #0
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	79fb      	ldrb	r3, [r7, #7]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d0b4      	beq.n	8005ebe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	60f8      	str	r0, [r7, #12]
 8005f66:	60b9      	str	r1, [r7, #8]
 8005f68:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f6a:	e033      	b.n	8005fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	68b9      	ldr	r1, [r7, #8]
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f000 f87f 	bl	8006074 <I2C_IsErrorOccurred>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e031      	b.n	8005fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f86:	d025      	beq.n	8005fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f88:	f7fd f888 	bl	800309c <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d302      	bcc.n	8005f9e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d11a      	bne.n	8005fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	f003 0302 	and.w	r3, r3, #2
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d013      	beq.n	8005fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fb0:	f043 0220 	orr.w	r2, r3, #32
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2220      	movs	r2, #32
 8005fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e007      	b.n	8005fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	f003 0302 	and.w	r3, r3, #2
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d1c4      	bne.n	8005f6c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ff8:	e02f      	b.n	800605a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	68b9      	ldr	r1, [r7, #8]
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f000 f838 	bl	8006074 <I2C_IsErrorOccurred>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e02d      	b.n	800606a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800600e:	f7fd f845 	bl	800309c <HAL_GetTick>
 8006012:	4602      	mov	r2, r0
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	429a      	cmp	r2, r3
 800601c:	d302      	bcc.n	8006024 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d11a      	bne.n	800605a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b20      	cmp	r3, #32
 8006030:	d013      	beq.n	800605a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006036:	f043 0220 	orr.w	r2, r3, #32
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2220      	movs	r2, #32
 8006042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e007      	b.n	800606a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	f003 0320 	and.w	r3, r3, #32
 8006064:	2b20      	cmp	r3, #32
 8006066:	d1c8      	bne.n	8005ffa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
	...

08006074 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b08a      	sub	sp, #40	@ 0x28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006080:	2300      	movs	r3, #0
 8006082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800608e:	2300      	movs	r3, #0
 8006090:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	f003 0310 	and.w	r3, r3, #16
 800609c:	2b00      	cmp	r3, #0
 800609e:	d068      	beq.n	8006172 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2210      	movs	r2, #16
 80060a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80060a8:	e049      	b.n	800613e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b0:	d045      	beq.n	800613e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80060b2:	f7fc fff3 	bl	800309c <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d302      	bcc.n	80060c8 <I2C_IsErrorOccurred+0x54>
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d13a      	bne.n	800613e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060ea:	d121      	bne.n	8006130 <I2C_IsErrorOccurred+0xbc>
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060f2:	d01d      	beq.n	8006130 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80060f4:	7cfb      	ldrb	r3, [r7, #19]
 80060f6:	2b20      	cmp	r3, #32
 80060f8:	d01a      	beq.n	8006130 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006108:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800610a:	f7fc ffc7 	bl	800309c <HAL_GetTick>
 800610e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006110:	e00e      	b.n	8006130 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006112:	f7fc ffc3 	bl	800309c <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	2b19      	cmp	r3, #25
 800611e:	d907      	bls.n	8006130 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006120:	6a3b      	ldr	r3, [r7, #32]
 8006122:	f043 0320 	orr.w	r3, r3, #32
 8006126:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800612e:	e006      	b.n	800613e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	2b20      	cmp	r3, #32
 800613c:	d1e9      	bne.n	8006112 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b20      	cmp	r3, #32
 800614a:	d003      	beq.n	8006154 <I2C_IsErrorOccurred+0xe0>
 800614c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006150:	2b00      	cmp	r3, #0
 8006152:	d0aa      	beq.n	80060aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006154:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006158:	2b00      	cmp	r3, #0
 800615a:	d103      	bne.n	8006164 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2220      	movs	r2, #32
 8006162:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006164:	6a3b      	ldr	r3, [r7, #32]
 8006166:	f043 0304 	orr.w	r3, r3, #4
 800616a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00b      	beq.n	800619c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	f043 0301 	orr.w	r3, r3, #1
 800618a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006194:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00b      	beq.n	80061be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	f043 0308 	orr.w	r3, r3, #8
 80061ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80061b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00b      	beq.n	80061e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	f043 0302 	orr.w	r3, r3, #2
 80061ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80061e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d01c      	beq.n	8006222 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f7ff fe3b 	bl	8005e64 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	6859      	ldr	r1, [r3, #4]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006230 <I2C_IsErrorOccurred+0x1bc>)
 80061fa:	400b      	ands	r3, r1
 80061fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006202:	6a3b      	ldr	r3, [r7, #32]
 8006204:	431a      	orrs	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2220      	movs	r2, #32
 800620e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006222:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006226:	4618      	mov	r0, r3
 8006228:	3728      	adds	r7, #40	@ 0x28
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	fe00e800 	.word	0xfe00e800

08006234 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	607b      	str	r3, [r7, #4]
 800623e:	460b      	mov	r3, r1
 8006240:	817b      	strh	r3, [r7, #10]
 8006242:	4613      	mov	r3, r2
 8006244:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006246:	897b      	ldrh	r3, [r7, #10]
 8006248:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800624c:	7a7b      	ldrb	r3, [r7, #9]
 800624e:	041b      	lsls	r3, r3, #16
 8006250:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006254:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	4313      	orrs	r3, r2
 800625e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006262:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	685a      	ldr	r2, [r3, #4]
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	0d5b      	lsrs	r3, r3, #21
 800626e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006272:	4b08      	ldr	r3, [pc, #32]	@ (8006294 <I2C_TransferConfig+0x60>)
 8006274:	430b      	orrs	r3, r1
 8006276:	43db      	mvns	r3, r3
 8006278:	ea02 0103 	and.w	r1, r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	430a      	orrs	r2, r1
 8006284:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	03ff63ff 	.word	0x03ff63ff

08006298 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b20      	cmp	r3, #32
 80062ac:	d138      	bne.n	8006320 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d101      	bne.n	80062bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062b8:	2302      	movs	r3, #2
 80062ba:	e032      	b.n	8006322 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2224      	movs	r2, #36	@ 0x24
 80062c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0201 	bic.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80062ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6819      	ldr	r1, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f042 0201 	orr.w	r2, r2, #1
 800630a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2220      	movs	r2, #32
 8006310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	e000      	b.n	8006322 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006320:	2302      	movs	r3, #2
  }
}
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800632e:	b480      	push	{r7}
 8006330:	b085      	sub	sp, #20
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
 8006336:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b20      	cmp	r3, #32
 8006342:	d139      	bne.n	80063b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800634a:	2b01      	cmp	r3, #1
 800634c:	d101      	bne.n	8006352 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800634e:	2302      	movs	r3, #2
 8006350:	e033      	b.n	80063ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2224      	movs	r2, #36	@ 0x24
 800635e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0201 	bic.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006380:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	021b      	lsls	r3, r3, #8
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2220      	movs	r2, #32
 80063a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2200      	movs	r2, #0
 80063b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063b4:	2300      	movs	r3, #0
 80063b6:	e000      	b.n	80063ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063b8:	2302      	movs	r3, #2
  }
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
	...

080063c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80063ce:	2300      	movs	r3, #0
 80063d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80063d2:	4b23      	ldr	r3, [pc, #140]	@ (8006460 <HAL_PWREx_EnableOverDrive+0x98>)
 80063d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d6:	4a22      	ldr	r2, [pc, #136]	@ (8006460 <HAL_PWREx_EnableOverDrive+0x98>)
 80063d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80063de:	4b20      	ldr	r3, [pc, #128]	@ (8006460 <HAL_PWREx_EnableOverDrive+0x98>)
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063e6:	603b      	str	r3, [r7, #0]
 80063e8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80063ea:	4b1e      	ldr	r3, [pc, #120]	@ (8006464 <HAL_PWREx_EnableOverDrive+0x9c>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006464 <HAL_PWREx_EnableOverDrive+0x9c>)
 80063f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063f4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063f6:	f7fc fe51 	bl	800309c <HAL_GetTick>
 80063fa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80063fc:	e009      	b.n	8006412 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80063fe:	f7fc fe4d 	bl	800309c <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800640c:	d901      	bls.n	8006412 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e022      	b.n	8006458 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006412:	4b14      	ldr	r3, [pc, #80]	@ (8006464 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800641a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800641e:	d1ee      	bne.n	80063fe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006420:	4b10      	ldr	r3, [pc, #64]	@ (8006464 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a0f      	ldr	r2, [pc, #60]	@ (8006464 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800642a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800642c:	f7fc fe36 	bl	800309c <HAL_GetTick>
 8006430:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006432:	e009      	b.n	8006448 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006434:	f7fc fe32 	bl	800309c <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006442:	d901      	bls.n	8006448 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e007      	b.n	8006458 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006448:	4b06      	ldr	r3, [pc, #24]	@ (8006464 <HAL_PWREx_EnableOverDrive+0x9c>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006450:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006454:	d1ee      	bne.n	8006434 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3708      	adds	r7, #8
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	40023800 	.word	0x40023800
 8006464:	40007000 	.word	0x40007000

08006468 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006470:	2300      	movs	r3, #0
 8006472:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e29b      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 8087 	beq.w	800659a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800648c:	4b96      	ldr	r3, [pc, #600]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 030c 	and.w	r3, r3, #12
 8006494:	2b04      	cmp	r3, #4
 8006496:	d00c      	beq.n	80064b2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006498:	4b93      	ldr	r3, [pc, #588]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 030c 	and.w	r3, r3, #12
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d112      	bne.n	80064ca <HAL_RCC_OscConfig+0x62>
 80064a4:	4b90      	ldr	r3, [pc, #576]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064b0:	d10b      	bne.n	80064ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064b2:	4b8d      	ldr	r3, [pc, #564]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d06c      	beq.n	8006598 <HAL_RCC_OscConfig+0x130>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d168      	bne.n	8006598 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e275      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064d2:	d106      	bne.n	80064e2 <HAL_RCC_OscConfig+0x7a>
 80064d4:	4b84      	ldr	r3, [pc, #528]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a83      	ldr	r2, [pc, #524]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064de:	6013      	str	r3, [r2, #0]
 80064e0:	e02e      	b.n	8006540 <HAL_RCC_OscConfig+0xd8>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d10c      	bne.n	8006504 <HAL_RCC_OscConfig+0x9c>
 80064ea:	4b7f      	ldr	r3, [pc, #508]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a7e      	ldr	r2, [pc, #504]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064f4:	6013      	str	r3, [r2, #0]
 80064f6:	4b7c      	ldr	r3, [pc, #496]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a7b      	ldr	r2, [pc, #492]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80064fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006500:	6013      	str	r3, [r2, #0]
 8006502:	e01d      	b.n	8006540 <HAL_RCC_OscConfig+0xd8>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800650c:	d10c      	bne.n	8006528 <HAL_RCC_OscConfig+0xc0>
 800650e:	4b76      	ldr	r3, [pc, #472]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a75      	ldr	r2, [pc, #468]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	4b73      	ldr	r3, [pc, #460]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a72      	ldr	r2, [pc, #456]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006524:	6013      	str	r3, [r2, #0]
 8006526:	e00b      	b.n	8006540 <HAL_RCC_OscConfig+0xd8>
 8006528:	4b6f      	ldr	r3, [pc, #444]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a6e      	ldr	r2, [pc, #440]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800652e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	4b6c      	ldr	r3, [pc, #432]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a6b      	ldr	r2, [pc, #428]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800653a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800653e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d013      	beq.n	8006570 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006548:	f7fc fda8 	bl	800309c <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006550:	f7fc fda4 	bl	800309c <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b64      	cmp	r3, #100	@ 0x64
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e229      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006562:	4b61      	ldr	r3, [pc, #388]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d0f0      	beq.n	8006550 <HAL_RCC_OscConfig+0xe8>
 800656e:	e014      	b.n	800659a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006570:	f7fc fd94 	bl	800309c <HAL_GetTick>
 8006574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006576:	e008      	b.n	800658a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006578:	f7fc fd90 	bl	800309c <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	2b64      	cmp	r3, #100	@ 0x64
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e215      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800658a:	4b57      	ldr	r3, [pc, #348]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1f0      	bne.n	8006578 <HAL_RCC_OscConfig+0x110>
 8006596:	e000      	b.n	800659a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d069      	beq.n	800667a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80065a6:	4b50      	ldr	r3, [pc, #320]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f003 030c 	and.w	r3, r3, #12
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00b      	beq.n	80065ca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065b2:	4b4d      	ldr	r3, [pc, #308]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f003 030c 	and.w	r3, r3, #12
 80065ba:	2b08      	cmp	r3, #8
 80065bc:	d11c      	bne.n	80065f8 <HAL_RCC_OscConfig+0x190>
 80065be:	4b4a      	ldr	r3, [pc, #296]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d116      	bne.n	80065f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ca:	4b47      	ldr	r3, [pc, #284]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d005      	beq.n	80065e2 <HAL_RCC_OscConfig+0x17a>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d001      	beq.n	80065e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e1e9      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065e2:	4b41      	ldr	r3, [pc, #260]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	00db      	lsls	r3, r3, #3
 80065f0:	493d      	ldr	r1, [pc, #244]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065f6:	e040      	b.n	800667a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d023      	beq.n	8006648 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006600:	4b39      	ldr	r3, [pc, #228]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a38      	ldr	r2, [pc, #224]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006606:	f043 0301 	orr.w	r3, r3, #1
 800660a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800660c:	f7fc fd46 	bl	800309c <HAL_GetTick>
 8006610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006612:	e008      	b.n	8006626 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006614:	f7fc fd42 	bl	800309c <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	2b02      	cmp	r3, #2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e1c7      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006626:	4b30      	ldr	r3, [pc, #192]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d0f0      	beq.n	8006614 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006632:	4b2d      	ldr	r3, [pc, #180]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	00db      	lsls	r3, r3, #3
 8006640:	4929      	ldr	r1, [pc, #164]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006642:	4313      	orrs	r3, r2
 8006644:	600b      	str	r3, [r1, #0]
 8006646:	e018      	b.n	800667a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006648:	4b27      	ldr	r3, [pc, #156]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a26      	ldr	r2, [pc, #152]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 800664e:	f023 0301 	bic.w	r3, r3, #1
 8006652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006654:	f7fc fd22 	bl	800309c <HAL_GetTick>
 8006658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800665a:	e008      	b.n	800666e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800665c:	f7fc fd1e 	bl	800309c <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b02      	cmp	r3, #2
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e1a3      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800666e:	4b1e      	ldr	r3, [pc, #120]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1f0      	bne.n	800665c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0308 	and.w	r3, r3, #8
 8006682:	2b00      	cmp	r3, #0
 8006684:	d038      	beq.n	80066f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d019      	beq.n	80066c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800668e:	4b16      	ldr	r3, [pc, #88]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006692:	4a15      	ldr	r2, [pc, #84]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 8006694:	f043 0301 	orr.w	r3, r3, #1
 8006698:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800669a:	f7fc fcff 	bl	800309c <HAL_GetTick>
 800669e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066a2:	f7fc fcfb 	bl	800309c <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e180      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066b4:	4b0c      	ldr	r3, [pc, #48]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80066b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d0f0      	beq.n	80066a2 <HAL_RCC_OscConfig+0x23a>
 80066c0:	e01a      	b.n	80066f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066c2:	4b09      	ldr	r3, [pc, #36]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80066c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066c6:	4a08      	ldr	r2, [pc, #32]	@ (80066e8 <HAL_RCC_OscConfig+0x280>)
 80066c8:	f023 0301 	bic.w	r3, r3, #1
 80066cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ce:	f7fc fce5 	bl	800309c <HAL_GetTick>
 80066d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066d4:	e00a      	b.n	80066ec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066d6:	f7fc fce1 	bl	800309c <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d903      	bls.n	80066ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e166      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
 80066e8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066ec:	4b92      	ldr	r3, [pc, #584]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80066ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1ee      	bne.n	80066d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 80a4 	beq.w	800684e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006706:	4b8c      	ldr	r3, [pc, #560]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10d      	bne.n	800672e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006712:	4b89      	ldr	r3, [pc, #548]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006716:	4a88      	ldr	r2, [pc, #544]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800671c:	6413      	str	r3, [r2, #64]	@ 0x40
 800671e:	4b86      	ldr	r3, [pc, #536]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006722:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006726:	60bb      	str	r3, [r7, #8]
 8006728:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800672a:	2301      	movs	r3, #1
 800672c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800672e:	4b83      	ldr	r3, [pc, #524]	@ (800693c <HAL_RCC_OscConfig+0x4d4>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006736:	2b00      	cmp	r3, #0
 8006738:	d118      	bne.n	800676c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800673a:	4b80      	ldr	r3, [pc, #512]	@ (800693c <HAL_RCC_OscConfig+0x4d4>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a7f      	ldr	r2, [pc, #508]	@ (800693c <HAL_RCC_OscConfig+0x4d4>)
 8006740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006746:	f7fc fca9 	bl	800309c <HAL_GetTick>
 800674a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800674c:	e008      	b.n	8006760 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800674e:	f7fc fca5 	bl	800309c <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	2b64      	cmp	r3, #100	@ 0x64
 800675a:	d901      	bls.n	8006760 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e12a      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006760:	4b76      	ldr	r3, [pc, #472]	@ (800693c <HAL_RCC_OscConfig+0x4d4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006768:	2b00      	cmp	r3, #0
 800676a:	d0f0      	beq.n	800674e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d106      	bne.n	8006782 <HAL_RCC_OscConfig+0x31a>
 8006774:	4b70      	ldr	r3, [pc, #448]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006778:	4a6f      	ldr	r2, [pc, #444]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800677a:	f043 0301 	orr.w	r3, r3, #1
 800677e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006780:	e02d      	b.n	80067de <HAL_RCC_OscConfig+0x376>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10c      	bne.n	80067a4 <HAL_RCC_OscConfig+0x33c>
 800678a:	4b6b      	ldr	r3, [pc, #428]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800678c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800678e:	4a6a      	ldr	r2, [pc, #424]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006790:	f023 0301 	bic.w	r3, r3, #1
 8006794:	6713      	str	r3, [r2, #112]	@ 0x70
 8006796:	4b68      	ldr	r3, [pc, #416]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800679a:	4a67      	ldr	r2, [pc, #412]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800679c:	f023 0304 	bic.w	r3, r3, #4
 80067a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80067a2:	e01c      	b.n	80067de <HAL_RCC_OscConfig+0x376>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	2b05      	cmp	r3, #5
 80067aa:	d10c      	bne.n	80067c6 <HAL_RCC_OscConfig+0x35e>
 80067ac:	4b62      	ldr	r3, [pc, #392]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b0:	4a61      	ldr	r2, [pc, #388]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067b2:	f043 0304 	orr.w	r3, r3, #4
 80067b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80067b8:	4b5f      	ldr	r3, [pc, #380]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067bc:	4a5e      	ldr	r2, [pc, #376]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067be:	f043 0301 	orr.w	r3, r3, #1
 80067c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80067c4:	e00b      	b.n	80067de <HAL_RCC_OscConfig+0x376>
 80067c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067cc:	f023 0301 	bic.w	r3, r3, #1
 80067d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80067d2:	4b59      	ldr	r3, [pc, #356]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d6:	4a58      	ldr	r2, [pc, #352]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80067d8:	f023 0304 	bic.w	r3, r3, #4
 80067dc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d015      	beq.n	8006812 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067e6:	f7fc fc59 	bl	800309c <HAL_GetTick>
 80067ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ec:	e00a      	b.n	8006804 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ee:	f7fc fc55 	bl	800309c <HAL_GetTick>
 80067f2:	4602      	mov	r2, r0
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d901      	bls.n	8006804 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e0d8      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006804:	4b4c      	ldr	r3, [pc, #304]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d0ee      	beq.n	80067ee <HAL_RCC_OscConfig+0x386>
 8006810:	e014      	b.n	800683c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006812:	f7fc fc43 	bl	800309c <HAL_GetTick>
 8006816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006818:	e00a      	b.n	8006830 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800681a:	f7fc fc3f 	bl	800309c <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006828:	4293      	cmp	r3, r2
 800682a:	d901      	bls.n	8006830 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e0c2      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006830:	4b41      	ldr	r3, [pc, #260]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006834:	f003 0302 	and.w	r3, r3, #2
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1ee      	bne.n	800681a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800683c:	7dfb      	ldrb	r3, [r7, #23]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d105      	bne.n	800684e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006842:	4b3d      	ldr	r3, [pc, #244]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006846:	4a3c      	ldr	r2, [pc, #240]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006848:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800684c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	2b00      	cmp	r3, #0
 8006854:	f000 80ae 	beq.w	80069b4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006858:	4b37      	ldr	r3, [pc, #220]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f003 030c 	and.w	r3, r3, #12
 8006860:	2b08      	cmp	r3, #8
 8006862:	d06d      	beq.n	8006940 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	2b02      	cmp	r3, #2
 800686a:	d14b      	bne.n	8006904 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800686c:	4b32      	ldr	r3, [pc, #200]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a31      	ldr	r2, [pc, #196]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006872:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006878:	f7fc fc10 	bl	800309c <HAL_GetTick>
 800687c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800687e:	e008      	b.n	8006892 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006880:	f7fc fc0c 	bl	800309c <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	2b02      	cmp	r3, #2
 800688c:	d901      	bls.n	8006892 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e091      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006892:	4b29      	ldr	r3, [pc, #164]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1f0      	bne.n	8006880 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	69da      	ldr	r2, [r3, #28]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	431a      	orrs	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ac:	019b      	lsls	r3, r3, #6
 80068ae:	431a      	orrs	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	085b      	lsrs	r3, r3, #1
 80068b6:	3b01      	subs	r3, #1
 80068b8:	041b      	lsls	r3, r3, #16
 80068ba:	431a      	orrs	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c0:	061b      	lsls	r3, r3, #24
 80068c2:	431a      	orrs	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c8:	071b      	lsls	r3, r3, #28
 80068ca:	491b      	ldr	r1, [pc, #108]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068d0:	4b19      	ldr	r3, [pc, #100]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a18      	ldr	r2, [pc, #96]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80068d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068dc:	f7fc fbde 	bl	800309c <HAL_GetTick>
 80068e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068e2:	e008      	b.n	80068f6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068e4:	f7fc fbda 	bl	800309c <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d901      	bls.n	80068f6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e05f      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068f6:	4b10      	ldr	r3, [pc, #64]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0f0      	beq.n	80068e4 <HAL_RCC_OscConfig+0x47c>
 8006902:	e057      	b.n	80069b4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006904:	4b0c      	ldr	r3, [pc, #48]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a0b      	ldr	r2, [pc, #44]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800690a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800690e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006910:	f7fc fbc4 	bl	800309c <HAL_GetTick>
 8006914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006916:	e008      	b.n	800692a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006918:	f7fc fbc0 	bl	800309c <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	2b02      	cmp	r3, #2
 8006924:	d901      	bls.n	800692a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8006926:	2303      	movs	r3, #3
 8006928:	e045      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800692a:	4b03      	ldr	r3, [pc, #12]	@ (8006938 <HAL_RCC_OscConfig+0x4d0>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1f0      	bne.n	8006918 <HAL_RCC_OscConfig+0x4b0>
 8006936:	e03d      	b.n	80069b4 <HAL_RCC_OscConfig+0x54c>
 8006938:	40023800 	.word	0x40023800
 800693c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006940:	4b1f      	ldr	r3, [pc, #124]	@ (80069c0 <HAL_RCC_OscConfig+0x558>)
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d030      	beq.n	80069b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006958:	429a      	cmp	r2, r3
 800695a:	d129      	bne.n	80069b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006966:	429a      	cmp	r2, r3
 8006968:	d122      	bne.n	80069b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006970:	4013      	ands	r3, r2
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006976:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006978:	4293      	cmp	r3, r2
 800697a:	d119      	bne.n	80069b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006986:	085b      	lsrs	r3, r3, #1
 8006988:	3b01      	subs	r3, #1
 800698a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800698c:	429a      	cmp	r2, r3
 800698e:	d10f      	bne.n	80069b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800699c:	429a      	cmp	r2, r3
 800699e:	d107      	bne.n	80069b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069aa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d001      	beq.n	80069b4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e000      	b.n	80069b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40023800 	.word	0x40023800

080069c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d101      	bne.n	80069dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e0d0      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069dc:	4b6a      	ldr	r3, [pc, #424]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 030f 	and.w	r3, r3, #15
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d910      	bls.n	8006a0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ea:	4b67      	ldr	r3, [pc, #412]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f023 020f 	bic.w	r2, r3, #15
 80069f2:	4965      	ldr	r1, [pc, #404]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069fa:	4b63      	ldr	r3, [pc, #396]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 030f 	and.w	r3, r3, #15
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d001      	beq.n	8006a0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e0b8      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0302 	and.w	r3, r3, #2
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d020      	beq.n	8006a5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0304 	and.w	r3, r3, #4
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d005      	beq.n	8006a30 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a24:	4b59      	ldr	r3, [pc, #356]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	4a58      	ldr	r2, [pc, #352]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0308 	and.w	r3, r3, #8
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d005      	beq.n	8006a48 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a3c:	4b53      	ldr	r3, [pc, #332]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	4a52      	ldr	r2, [pc, #328]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a48:	4b50      	ldr	r3, [pc, #320]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	494d      	ldr	r1, [pc, #308]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d040      	beq.n	8006ae8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d107      	bne.n	8006a7e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a6e:	4b47      	ldr	r3, [pc, #284]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d115      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e07f      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d107      	bne.n	8006a96 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a86:	4b41      	ldr	r3, [pc, #260]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d109      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e073      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a96:	4b3d      	ldr	r3, [pc, #244]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0302 	and.w	r3, r3, #2
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e06b      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006aa6:	4b39      	ldr	r3, [pc, #228]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f023 0203 	bic.w	r2, r3, #3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	4936      	ldr	r1, [pc, #216]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ab8:	f7fc faf0 	bl	800309c <HAL_GetTick>
 8006abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006abe:	e00a      	b.n	8006ad6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ac0:	f7fc faec 	bl	800309c <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e053      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 020c 	and.w	r2, r3, #12
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d1eb      	bne.n	8006ac0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ae8:	4b27      	ldr	r3, [pc, #156]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 030f 	and.w	r3, r3, #15
 8006af0:	683a      	ldr	r2, [r7, #0]
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d210      	bcs.n	8006b18 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006af6:	4b24      	ldr	r3, [pc, #144]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f023 020f 	bic.w	r2, r3, #15
 8006afe:	4922      	ldr	r1, [pc, #136]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b06:	4b20      	ldr	r3, [pc, #128]	@ (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 030f 	and.w	r3, r3, #15
 8006b0e:	683a      	ldr	r2, [r7, #0]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d001      	beq.n	8006b18 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e032      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0304 	and.w	r3, r3, #4
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d008      	beq.n	8006b36 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b24:	4b19      	ldr	r3, [pc, #100]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	4916      	ldr	r1, [pc, #88]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0308 	and.w	r3, r3, #8
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d009      	beq.n	8006b56 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b42:	4b12      	ldr	r3, [pc, #72]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	00db      	lsls	r3, r3, #3
 8006b50:	490e      	ldr	r1, [pc, #56]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b56:	f000 f821 	bl	8006b9c <HAL_RCC_GetSysClockFreq>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	091b      	lsrs	r3, r3, #4
 8006b62:	f003 030f 	and.w	r3, r3, #15
 8006b66:	490a      	ldr	r1, [pc, #40]	@ (8006b90 <HAL_RCC_ClockConfig+0x1cc>)
 8006b68:	5ccb      	ldrb	r3, [r1, r3]
 8006b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b6e:	4a09      	ldr	r2, [pc, #36]	@ (8006b94 <HAL_RCC_ClockConfig+0x1d0>)
 8006b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006b72:	4b09      	ldr	r3, [pc, #36]	@ (8006b98 <HAL_RCC_ClockConfig+0x1d4>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7fb ffae 	bl	8002ad8 <HAL_InitTick>

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3710      	adds	r7, #16
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	40023c00 	.word	0x40023c00
 8006b8c:	40023800 	.word	0x40023800
 8006b90:	080262b0 	.word	0x080262b0
 8006b94:	20000010 	.word	0x20000010
 8006b98:	20000014 	.word	0x20000014

08006b9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ba0:	b090      	sub	sp, #64	@ 0x40
 8006ba2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ba8:	2300      	movs	r3, #0
 8006baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bac:	2300      	movs	r3, #0
 8006bae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bb4:	4b59      	ldr	r3, [pc, #356]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f003 030c 	and.w	r3, r3, #12
 8006bbc:	2b08      	cmp	r3, #8
 8006bbe:	d00d      	beq.n	8006bdc <HAL_RCC_GetSysClockFreq+0x40>
 8006bc0:	2b08      	cmp	r3, #8
 8006bc2:	f200 80a1 	bhi.w	8006d08 <HAL_RCC_GetSysClockFreq+0x16c>
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d002      	beq.n	8006bd0 <HAL_RCC_GetSysClockFreq+0x34>
 8006bca:	2b04      	cmp	r3, #4
 8006bcc:	d003      	beq.n	8006bd6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006bce:	e09b      	b.n	8006d08 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bd0:	4b53      	ldr	r3, [pc, #332]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bd4:	e09b      	b.n	8006d0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bd6:	4b53      	ldr	r3, [pc, #332]	@ (8006d24 <HAL_RCC_GetSysClockFreq+0x188>)
 8006bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bda:	e098      	b.n	8006d0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bdc:	4b4f      	ldr	r3, [pc, #316]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006be6:	4b4d      	ldr	r3, [pc, #308]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d028      	beq.n	8006c44 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	099b      	lsrs	r3, r3, #6
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	623b      	str	r3, [r7, #32]
 8006bfc:	627a      	str	r2, [r7, #36]	@ 0x24
 8006bfe:	6a3b      	ldr	r3, [r7, #32]
 8006c00:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006c04:	2100      	movs	r1, #0
 8006c06:	4b47      	ldr	r3, [pc, #284]	@ (8006d24 <HAL_RCC_GetSysClockFreq+0x188>)
 8006c08:	fb03 f201 	mul.w	r2, r3, r1
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	fb00 f303 	mul.w	r3, r0, r3
 8006c12:	4413      	add	r3, r2
 8006c14:	4a43      	ldr	r2, [pc, #268]	@ (8006d24 <HAL_RCC_GetSysClockFreq+0x188>)
 8006c16:	fba0 1202 	umull	r1, r2, r0, r2
 8006c1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c1c:	460a      	mov	r2, r1
 8006c1e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c22:	4413      	add	r3, r2
 8006c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c28:	2200      	movs	r2, #0
 8006c2a:	61bb      	str	r3, [r7, #24]
 8006c2c:	61fa      	str	r2, [r7, #28]
 8006c2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c32:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006c36:	f7f9 fd77 	bl	8000728 <__aeabi_uldivmod>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	4613      	mov	r3, r2
 8006c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c42:	e053      	b.n	8006cec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c44:	4b35      	ldr	r3, [pc, #212]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	099b      	lsrs	r3, r3, #6
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	613b      	str	r3, [r7, #16]
 8006c4e:	617a      	str	r2, [r7, #20]
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006c56:	f04f 0b00 	mov.w	fp, #0
 8006c5a:	4652      	mov	r2, sl
 8006c5c:	465b      	mov	r3, fp
 8006c5e:	f04f 0000 	mov.w	r0, #0
 8006c62:	f04f 0100 	mov.w	r1, #0
 8006c66:	0159      	lsls	r1, r3, #5
 8006c68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c6c:	0150      	lsls	r0, r2, #5
 8006c6e:	4602      	mov	r2, r0
 8006c70:	460b      	mov	r3, r1
 8006c72:	ebb2 080a 	subs.w	r8, r2, sl
 8006c76:	eb63 090b 	sbc.w	r9, r3, fp
 8006c7a:	f04f 0200 	mov.w	r2, #0
 8006c7e:	f04f 0300 	mov.w	r3, #0
 8006c82:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006c86:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006c8a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006c8e:	ebb2 0408 	subs.w	r4, r2, r8
 8006c92:	eb63 0509 	sbc.w	r5, r3, r9
 8006c96:	f04f 0200 	mov.w	r2, #0
 8006c9a:	f04f 0300 	mov.w	r3, #0
 8006c9e:	00eb      	lsls	r3, r5, #3
 8006ca0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ca4:	00e2      	lsls	r2, r4, #3
 8006ca6:	4614      	mov	r4, r2
 8006ca8:	461d      	mov	r5, r3
 8006caa:	eb14 030a 	adds.w	r3, r4, sl
 8006cae:	603b      	str	r3, [r7, #0]
 8006cb0:	eb45 030b 	adc.w	r3, r5, fp
 8006cb4:	607b      	str	r3, [r7, #4]
 8006cb6:	f04f 0200 	mov.w	r2, #0
 8006cba:	f04f 0300 	mov.w	r3, #0
 8006cbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	028b      	lsls	r3, r1, #10
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ccc:	4621      	mov	r1, r4
 8006cce:	028a      	lsls	r2, r1, #10
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	60bb      	str	r3, [r7, #8]
 8006cda:	60fa      	str	r2, [r7, #12]
 8006cdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ce0:	f7f9 fd22 	bl	8000728 <__aeabi_uldivmod>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	4613      	mov	r3, r2
 8006cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006cec:	4b0b      	ldr	r3, [pc, #44]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	0c1b      	lsrs	r3, r3, #16
 8006cf2:	f003 0303 	and.w	r3, r3, #3
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	005b      	lsls	r3, r3, #1
 8006cfa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006cfc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006d06:	e002      	b.n	8006d0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d08:	4b05      	ldr	r3, [pc, #20]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x184>)
 8006d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006d0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3740      	adds	r7, #64	@ 0x40
 8006d14:	46bd      	mov	sp, r7
 8006d16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d1a:	bf00      	nop
 8006d1c:	40023800 	.word	0x40023800
 8006d20:	00f42400 	.word	0x00f42400
 8006d24:	017d7840 	.word	0x017d7840

08006d28 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d2c:	4b03      	ldr	r3, [pc, #12]	@ (8006d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	20000010 	.word	0x20000010

08006d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d44:	f7ff fff0 	bl	8006d28 <HAL_RCC_GetHCLKFreq>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4b05      	ldr	r3, [pc, #20]	@ (8006d60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	0a9b      	lsrs	r3, r3, #10
 8006d50:	f003 0307 	and.w	r3, r3, #7
 8006d54:	4903      	ldr	r1, [pc, #12]	@ (8006d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d56:	5ccb      	ldrb	r3, [r1, r3]
 8006d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	40023800 	.word	0x40023800
 8006d64:	080262c0 	.word	0x080262c0

08006d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006d6c:	f7ff ffdc 	bl	8006d28 <HAL_RCC_GetHCLKFreq>
 8006d70:	4602      	mov	r2, r0
 8006d72:	4b05      	ldr	r3, [pc, #20]	@ (8006d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	0b5b      	lsrs	r3, r3, #13
 8006d78:	f003 0307 	and.w	r3, r3, #7
 8006d7c:	4903      	ldr	r1, [pc, #12]	@ (8006d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d7e:	5ccb      	ldrb	r3, [r1, r3]
 8006d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	40023800 	.word	0x40023800
 8006d8c:	080262c0 	.word	0x080262c0

08006d90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	220f      	movs	r2, #15
 8006d9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006da0:	4b12      	ldr	r3, [pc, #72]	@ (8006dec <HAL_RCC_GetClockConfig+0x5c>)
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f003 0203 	and.w	r2, r3, #3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006dac:	4b0f      	ldr	r3, [pc, #60]	@ (8006dec <HAL_RCC_GetClockConfig+0x5c>)
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006db8:	4b0c      	ldr	r3, [pc, #48]	@ (8006dec <HAL_RCC_GetClockConfig+0x5c>)
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006dc4:	4b09      	ldr	r3, [pc, #36]	@ (8006dec <HAL_RCC_GetClockConfig+0x5c>)
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	08db      	lsrs	r3, r3, #3
 8006dca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006dd2:	4b07      	ldr	r3, [pc, #28]	@ (8006df0 <HAL_RCC_GetClockConfig+0x60>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 020f 	and.w	r2, r3, #15
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	601a      	str	r2, [r3, #0]
}
 8006dde:	bf00      	nop
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	40023800 	.word	0x40023800
 8006df0:	40023c00 	.word	0x40023c00

08006df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b088      	sub	sp, #32
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006e00:	2300      	movs	r3, #0
 8006e02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006e04:	2300      	movs	r3, #0
 8006e06:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0301 	and.w	r3, r3, #1
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d012      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e1c:	4b69      	ldr	r3, [pc, #420]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	4a68      	ldr	r2, [pc, #416]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e22:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006e26:	6093      	str	r3, [r2, #8]
 8006e28:	4b66      	ldr	r3, [pc, #408]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e30:	4964      	ldr	r1, [pc, #400]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d017      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e4e:	4b5d      	ldr	r3, [pc, #372]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e54:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5c:	4959      	ldr	r1, [pc, #356]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e6c:	d101      	bne.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d017      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e90:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e98:	494a      	ldr	r1, [pc, #296]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ea8:	d101      	bne.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d101      	bne.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0320 	and.w	r3, r3, #32
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 808b 	beq.w	8006fee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ed8:	4b3a      	ldr	r3, [pc, #232]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006edc:	4a39      	ldr	r2, [pc, #228]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ede:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ee2:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ee4:	4b37      	ldr	r3, [pc, #220]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eec:	60bb      	str	r3, [r7, #8]
 8006eee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006ef0:	4b35      	ldr	r3, [pc, #212]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a34      	ldr	r2, [pc, #208]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006efa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006efc:	f7fc f8ce 	bl	800309c <HAL_GetTick>
 8006f00:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f02:	e008      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f04:	f7fc f8ca 	bl	800309c <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	2b64      	cmp	r3, #100	@ 0x64
 8006f10:	d901      	bls.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e38f      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f16:	4b2c      	ldr	r3, [pc, #176]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d0f0      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f22:	4b28      	ldr	r3, [pc, #160]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f2a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d035      	beq.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d02e      	beq.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f40:	4b20      	ldr	r3, [pc, #128]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f48:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f54:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f56:	4b1b      	ldr	r3, [pc, #108]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f60:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006f62:	4a18      	ldr	r2, [pc, #96]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f68:	4b16      	ldr	r3, [pc, #88]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f6c:	f003 0301 	and.w	r3, r3, #1
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d114      	bne.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f74:	f7fc f892 	bl	800309c <HAL_GetTick>
 8006f78:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f7a:	e00a      	b.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f7c:	f7fc f88e 	bl	800309c <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e351      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f92:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0ee      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006faa:	d111      	bne.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006fac:	4b05      	ldr	r3, [pc, #20]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006fb8:	4b04      	ldr	r3, [pc, #16]	@ (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006fba:	400b      	ands	r3, r1
 8006fbc:	4901      	ldr	r1, [pc, #4]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	608b      	str	r3, [r1, #8]
 8006fc2:	e00b      	b.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006fc4:	40023800 	.word	0x40023800
 8006fc8:	40007000 	.word	0x40007000
 8006fcc:	0ffffcff 	.word	0x0ffffcff
 8006fd0:	4bac      	ldr	r3, [pc, #688]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	4aab      	ldr	r2, [pc, #684]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fd6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006fda:	6093      	str	r3, [r2, #8]
 8006fdc:	4ba9      	ldr	r3, [pc, #676]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fde:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fe8:	49a6      	ldr	r1, [pc, #664]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fea:	4313      	orrs	r3, r2
 8006fec:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0310 	and.w	r3, r3, #16
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d010      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ffa:	4ba2      	ldr	r3, [pc, #648]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007000:	4aa0      	ldr	r2, [pc, #640]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007006:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800700a:	4b9e      	ldr	r3, [pc, #632]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800700c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007014:	499b      	ldr	r1, [pc, #620]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007016:	4313      	orrs	r3, r2
 8007018:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007024:	2b00      	cmp	r3, #0
 8007026:	d00a      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007028:	4b96      	ldr	r3, [pc, #600]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800702a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800702e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007036:	4993      	ldr	r1, [pc, #588]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007038:	4313      	orrs	r3, r2
 800703a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00a      	beq.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800704a:	4b8e      	ldr	r3, [pc, #568]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800704c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007050:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007058:	498a      	ldr	r1, [pc, #552]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800705a:	4313      	orrs	r3, r2
 800705c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00a      	beq.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800706c:	4b85      	ldr	r3, [pc, #532]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800706e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007072:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800707a:	4982      	ldr	r1, [pc, #520]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800707c:	4313      	orrs	r3, r2
 800707e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00a      	beq.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800708e:	4b7d      	ldr	r3, [pc, #500]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007094:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800709c:	4979      	ldr	r1, [pc, #484]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00a      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070b0:	4b74      	ldr	r3, [pc, #464]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b6:	f023 0203 	bic.w	r2, r3, #3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070be:	4971      	ldr	r1, [pc, #452]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d00a      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80070d2:	4b6c      	ldr	r3, [pc, #432]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d8:	f023 020c 	bic.w	r2, r3, #12
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070e0:	4968      	ldr	r1, [pc, #416]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00a      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070f4:	4b63      	ldr	r3, [pc, #396]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007102:	4960      	ldr	r1, [pc, #384]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007104:	4313      	orrs	r3, r2
 8007106:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00a      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007116:	4b5b      	ldr	r3, [pc, #364]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800711c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007124:	4957      	ldr	r1, [pc, #348]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007126:	4313      	orrs	r3, r2
 8007128:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00a      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007138:	4b52      	ldr	r3, [pc, #328]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800713a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800713e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007146:	494f      	ldr	r1, [pc, #316]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007148:	4313      	orrs	r3, r2
 800714a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800715a:	4b4a      	ldr	r3, [pc, #296]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800715c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007160:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007168:	4946      	ldr	r1, [pc, #280]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800716a:	4313      	orrs	r3, r2
 800716c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00a      	beq.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800717c:	4b41      	ldr	r3, [pc, #260]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800717e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007182:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800718a:	493e      	ldr	r1, [pc, #248]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800718c:	4313      	orrs	r3, r2
 800718e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00a      	beq.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800719e:	4b39      	ldr	r3, [pc, #228]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ac:	4935      	ldr	r1, [pc, #212]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071ae:	4313      	orrs	r3, r2
 80071b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00a      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80071c0:	4b30      	ldr	r3, [pc, #192]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071ce:	492d      	ldr	r1, [pc, #180]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071d0:	4313      	orrs	r3, r2
 80071d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d011      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80071e2:	4b28      	ldr	r3, [pc, #160]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071e8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071f0:	4924      	ldr	r1, [pc, #144]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007200:	d101      	bne.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007202:	2301      	movs	r3, #1
 8007204:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0308 	and.w	r3, r3, #8
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007212:	2301      	movs	r3, #1
 8007214:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00a      	beq.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007222:	4b18      	ldr	r3, [pc, #96]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007228:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007230:	4914      	ldr	r1, [pc, #80]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007232:	4313      	orrs	r3, r2
 8007234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00b      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007244:	4b0f      	ldr	r3, [pc, #60]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800724a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007254:	490b      	ldr	r1, [pc, #44]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007256:	4313      	orrs	r3, r2
 8007258:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00f      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007268:	4b06      	ldr	r3, [pc, #24]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800726a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800726e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007278:	4902      	ldr	r1, [pc, #8]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800727a:	4313      	orrs	r3, r2
 800727c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007280:	e002      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007282:	bf00      	nop
 8007284:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d00b      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007294:	4b8a      	ldr	r3, [pc, #552]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007296:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800729a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a4:	4986      	ldr	r1, [pc, #536]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00b      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80072b8:	4b81      	ldr	r3, [pc, #516]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072be:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072c8:	497d      	ldr	r1, [pc, #500]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072ca:	4313      	orrs	r3, r2
 80072cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d006      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 80d6 	beq.w	8007490 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80072e4:	4b76      	ldr	r3, [pc, #472]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a75      	ldr	r2, [pc, #468]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072f0:	f7fb fed4 	bl	800309c <HAL_GetTick>
 80072f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072f6:	e008      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80072f8:	f7fb fed0 	bl	800309c <HAL_GetTick>
 80072fc:	4602      	mov	r2, r0
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	1ad3      	subs	r3, r2, r3
 8007302:	2b64      	cmp	r3, #100	@ 0x64
 8007304:	d901      	bls.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e195      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800730a:	4b6d      	ldr	r3, [pc, #436]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1f0      	bne.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	d021      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007326:	2b00      	cmp	r3, #0
 8007328:	d11d      	bne.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800732a:	4b65      	ldr	r3, [pc, #404]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800732c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007330:	0c1b      	lsrs	r3, r3, #16
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007338:	4b61      	ldr	r3, [pc, #388]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800733a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800733e:	0e1b      	lsrs	r3, r3, #24
 8007340:	f003 030f 	and.w	r3, r3, #15
 8007344:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	019a      	lsls	r2, r3, #6
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	041b      	lsls	r3, r3, #16
 8007350:	431a      	orrs	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	061b      	lsls	r3, r3, #24
 8007356:	431a      	orrs	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	071b      	lsls	r3, r3, #28
 800735e:	4958      	ldr	r1, [pc, #352]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007360:	4313      	orrs	r3, r2
 8007362:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800736e:	2b00      	cmp	r3, #0
 8007370:	d004      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800737a:	d00a      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007384:	2b00      	cmp	r3, #0
 8007386:	d02e      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007390:	d129      	bne.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007392:	4b4b      	ldr	r3, [pc, #300]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007394:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007398:	0c1b      	lsrs	r3, r3, #16
 800739a:	f003 0303 	and.w	r3, r3, #3
 800739e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80073a0:	4b47      	ldr	r3, [pc, #284]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073a6:	0f1b      	lsrs	r3, r3, #28
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	019a      	lsls	r2, r3, #6
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	041b      	lsls	r3, r3, #16
 80073b8:	431a      	orrs	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	061b      	lsls	r3, r3, #24
 80073c0:	431a      	orrs	r2, r3
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	071b      	lsls	r3, r3, #28
 80073c6:	493e      	ldr	r1, [pc, #248]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80073ce:	4b3c      	ldr	r3, [pc, #240]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073d4:	f023 021f 	bic.w	r2, r3, #31
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073dc:	3b01      	subs	r3, #1
 80073de:	4938      	ldr	r1, [pc, #224]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d01d      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80073f2:	4b33      	ldr	r3, [pc, #204]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073f8:	0e1b      	lsrs	r3, r3, #24
 80073fa:	f003 030f 	and.w	r3, r3, #15
 80073fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007400:	4b2f      	ldr	r3, [pc, #188]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007406:	0f1b      	lsrs	r3, r3, #28
 8007408:	f003 0307 	and.w	r3, r3, #7
 800740c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	019a      	lsls	r2, r3, #6
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	041b      	lsls	r3, r3, #16
 800741a:	431a      	orrs	r2, r3
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	061b      	lsls	r3, r3, #24
 8007420:	431a      	orrs	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	071b      	lsls	r3, r3, #28
 8007426:	4926      	ldr	r1, [pc, #152]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007428:	4313      	orrs	r3, r2
 800742a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d011      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	019a      	lsls	r2, r3, #6
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	041b      	lsls	r3, r3, #16
 8007446:	431a      	orrs	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	061b      	lsls	r3, r3, #24
 800744e:	431a      	orrs	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	071b      	lsls	r3, r3, #28
 8007456:	491a      	ldr	r1, [pc, #104]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007458:	4313      	orrs	r3, r2
 800745a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800745e:	4b18      	ldr	r3, [pc, #96]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a17      	ldr	r2, [pc, #92]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007464:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007468:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800746a:	f7fb fe17 	bl	800309c <HAL_GetTick>
 800746e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007470:	e008      	b.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007472:	f7fb fe13 	bl	800309c <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	2b64      	cmp	r3, #100	@ 0x64
 800747e:	d901      	bls.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	e0d8      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007484:	4b0e      	ldr	r3, [pc, #56]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0f0      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	2b01      	cmp	r3, #1
 8007494:	f040 80ce 	bne.w	8007634 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007498:	4b09      	ldr	r3, [pc, #36]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a08      	ldr	r2, [pc, #32]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800749e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074a4:	f7fb fdfa 	bl	800309c <HAL_GetTick>
 80074a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074aa:	e00b      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80074ac:	f7fb fdf6 	bl	800309c <HAL_GetTick>
 80074b0:	4602      	mov	r2, r0
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	2b64      	cmp	r3, #100	@ 0x64
 80074b8:	d904      	bls.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e0bb      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80074be:	bf00      	nop
 80074c0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074c4:	4b5e      	ldr	r3, [pc, #376]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074d0:	d0ec      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d009      	beq.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d02e      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d12a      	bne.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80074fa:	4b51      	ldr	r3, [pc, #324]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007500:	0c1b      	lsrs	r3, r3, #16
 8007502:	f003 0303 	and.w	r3, r3, #3
 8007506:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007508:	4b4d      	ldr	r3, [pc, #308]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800750a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800750e:	0f1b      	lsrs	r3, r3, #28
 8007510:	f003 0307 	and.w	r3, r3, #7
 8007514:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	019a      	lsls	r2, r3, #6
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	041b      	lsls	r3, r3, #16
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	061b      	lsls	r3, r3, #24
 8007528:	431a      	orrs	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	071b      	lsls	r3, r3, #28
 800752e:	4944      	ldr	r1, [pc, #272]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007530:	4313      	orrs	r3, r2
 8007532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007536:	4b42      	ldr	r3, [pc, #264]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800753c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007544:	3b01      	subs	r3, #1
 8007546:	021b      	lsls	r3, r3, #8
 8007548:	493d      	ldr	r1, [pc, #244]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800754a:	4313      	orrs	r3, r2
 800754c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d022      	beq.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007560:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007564:	d11d      	bne.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007566:	4b36      	ldr	r3, [pc, #216]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800756c:	0e1b      	lsrs	r3, r3, #24
 800756e:	f003 030f 	and.w	r3, r3, #15
 8007572:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007574:	4b32      	ldr	r3, [pc, #200]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800757a:	0f1b      	lsrs	r3, r3, #28
 800757c:	f003 0307 	and.w	r3, r3, #7
 8007580:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	019a      	lsls	r2, r3, #6
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	041b      	lsls	r3, r3, #16
 800758e:	431a      	orrs	r2, r3
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	061b      	lsls	r3, r3, #24
 8007594:	431a      	orrs	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	071b      	lsls	r3, r3, #28
 800759a:	4929      	ldr	r1, [pc, #164]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800759c:	4313      	orrs	r3, r2
 800759e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 0308 	and.w	r3, r3, #8
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d028      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075ae:	4b24      	ldr	r3, [pc, #144]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b4:	0e1b      	lsrs	r3, r3, #24
 80075b6:	f003 030f 	and.w	r3, r3, #15
 80075ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80075bc:	4b20      	ldr	r3, [pc, #128]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c2:	0c1b      	lsrs	r3, r3, #16
 80075c4:	f003 0303 	and.w	r3, r3, #3
 80075c8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	019a      	lsls	r2, r3, #6
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	041b      	lsls	r3, r3, #16
 80075d4:	431a      	orrs	r2, r3
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	061b      	lsls	r3, r3, #24
 80075da:	431a      	orrs	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	69db      	ldr	r3, [r3, #28]
 80075e0:	071b      	lsls	r3, r3, #28
 80075e2:	4917      	ldr	r1, [pc, #92]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075e4:	4313      	orrs	r3, r2
 80075e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80075ea:	4b15      	ldr	r3, [pc, #84]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f8:	4911      	ldr	r1, [pc, #68]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075fa:	4313      	orrs	r3, r2
 80075fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007600:	4b0f      	ldr	r3, [pc, #60]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a0e      	ldr	r2, [pc, #56]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800760a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800760c:	f7fb fd46 	bl	800309c <HAL_GetTick>
 8007610:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007612:	e008      	b.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007614:	f7fb fd42 	bl	800309c <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b64      	cmp	r3, #100	@ 0x64
 8007620:	d901      	bls.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e007      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007626:	4b06      	ldr	r3, [pc, #24]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800762e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007632:	d1ef      	bne.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3720      	adds	r7, #32
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	40023800 	.word	0x40023800

08007644 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d101      	bne.n	8007656 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e071      	b.n	800773a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	7f5b      	ldrb	r3, [r3, #29]
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b00      	cmp	r3, #0
 800765e:	d105      	bne.n	800766c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f7fb f928 	bl	80028bc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	f003 0310 	and.w	r3, r3, #16
 800767c:	2b10      	cmp	r3, #16
 800767e:	d053      	beq.n	8007728 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	22ca      	movs	r2, #202	@ 0xca
 8007686:	625a      	str	r2, [r3, #36]	@ 0x24
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2253      	movs	r2, #83	@ 0x53
 800768e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 fa4b 	bl	8007b2c <RTC_EnterInitMode>
 8007696:	4603      	mov	r3, r0
 8007698:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800769a:	7bfb      	ldrb	r3, [r7, #15]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d12a      	bne.n	80076f6 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	6899      	ldr	r1, [r3, #8]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	4b26      	ldr	r3, [pc, #152]	@ (8007744 <HAL_RTC_Init+0x100>)
 80076ac:	400b      	ands	r3, r1
 80076ae:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6899      	ldr	r1, [r3, #8]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	685a      	ldr	r2, [r3, #4]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	431a      	orrs	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	695b      	ldr	r3, [r3, #20]
 80076c4:	431a      	orrs	r2, r3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	68d2      	ldr	r2, [r2, #12]
 80076d6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6919      	ldr	r1, [r3, #16]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	041a      	lsls	r2, r3, #16
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	430a      	orrs	r2, r1
 80076ea:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 fa54 	bl	8007b9a <RTC_ExitInitMode>
 80076f2:	4603      	mov	r3, r0
 80076f4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80076f6:	7bfb      	ldrb	r3, [r7, #15]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d110      	bne.n	800771e <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f022 0208 	bic.w	r2, r2, #8
 800770a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	699a      	ldr	r2, [r3, #24]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	22ff      	movs	r2, #255	@ 0xff
 8007724:	625a      	str	r2, [r3, #36]	@ 0x24
 8007726:	e001      	b.n	800772c <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d102      	bne.n	8007738 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007738:	7bfb      	ldrb	r3, [r7, #15]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	ff8fffbf 	.word	0xff8fffbf

08007748 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007748:	b590      	push	{r4, r7, lr}
 800774a:	b087      	sub	sp, #28
 800774c:	af00      	add	r7, sp, #0
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	60b9      	str	r1, [r7, #8]
 8007752:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007754:	2300      	movs	r3, #0
 8007756:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	7f1b      	ldrb	r3, [r3, #28]
 800775c:	2b01      	cmp	r3, #1
 800775e:	d101      	bne.n	8007764 <HAL_RTC_SetTime+0x1c>
 8007760:	2302      	movs	r3, #2
 8007762:	e085      	b.n	8007870 <HAL_RTC_SetTime+0x128>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2201      	movs	r2, #1
 8007768:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2202      	movs	r2, #2
 800776e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d126      	bne.n	80077c4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007780:	2b00      	cmp	r3, #0
 8007782:	d102      	bne.n	800778a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2200      	movs	r2, #0
 8007788:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	4618      	mov	r0, r3
 8007790:	f000 fa28 	bl	8007be4 <RTC_ByteToBcd2>
 8007794:	4603      	mov	r3, r0
 8007796:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	785b      	ldrb	r3, [r3, #1]
 800779c:	4618      	mov	r0, r3
 800779e:	f000 fa21 	bl	8007be4 <RTC_ByteToBcd2>
 80077a2:	4603      	mov	r3, r0
 80077a4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80077a6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	789b      	ldrb	r3, [r3, #2]
 80077ac:	4618      	mov	r0, r3
 80077ae:	f000 fa19 	bl	8007be4 <RTC_ByteToBcd2>
 80077b2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80077b4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	78db      	ldrb	r3, [r3, #3]
 80077bc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80077be:	4313      	orrs	r3, r2
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e018      	b.n	80077f6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d102      	bne.n	80077d8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	2200      	movs	r2, #0
 80077d6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	785b      	ldrb	r3, [r3, #1]
 80077e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80077e4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80077e6:	68ba      	ldr	r2, [r7, #8]
 80077e8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80077ea:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	78db      	ldrb	r3, [r3, #3]
 80077f0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	22ca      	movs	r2, #202	@ 0xca
 80077fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2253      	movs	r2, #83	@ 0x53
 8007804:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 f990 	bl	8007b2c <RTC_EnterInitMode>
 800780c:	4603      	mov	r3, r0
 800780e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007810:	7cfb      	ldrb	r3, [r7, #19]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d11e      	bne.n	8007854 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	6979      	ldr	r1, [r7, #20]
 800781c:	4b16      	ldr	r3, [pc, #88]	@ (8007878 <HAL_RTC_SetTime+0x130>)
 800781e:	400b      	ands	r3, r1
 8007820:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007830:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	6899      	ldr	r1, [r3, #8]
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	68da      	ldr	r2, [r3, #12]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	431a      	orrs	r2, r3
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	430a      	orrs	r2, r1
 8007848:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 f9a5 	bl	8007b9a <RTC_ExitInitMode>
 8007850:	4603      	mov	r3, r0
 8007852:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007854:	7cfb      	ldrb	r3, [r7, #19]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d102      	bne.n	8007860 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	22ff      	movs	r2, #255	@ 0xff
 8007866:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	771a      	strb	r2, [r3, #28]

  return status;
 800786e:	7cfb      	ldrb	r3, [r7, #19]
}
 8007870:	4618      	mov	r0, r3
 8007872:	371c      	adds	r7, #28
 8007874:	46bd      	mov	sp, r7
 8007876:	bd90      	pop	{r4, r7, pc}
 8007878:	007f7f7f 	.word	0x007f7f7f

0800787c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007888:	2300      	movs	r3, #0
 800788a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	4b22      	ldr	r3, [pc, #136]	@ (8007934 <HAL_RTC_GetTime+0xb8>)
 80078ac:	4013      	ands	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	0c1b      	lsrs	r3, r3, #16
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	0a1b      	lsrs	r3, r3, #8
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	b2db      	uxtb	r3, r3
 80078d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078d8:	b2da      	uxtb	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	0d9b      	lsrs	r3, r3, #22
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	f003 0301 	and.w	r3, r3, #1
 80078e8:	b2da      	uxtb	r2, r3
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d11a      	bne.n	800792a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 f991 	bl	8007c20 <RTC_Bcd2ToByte>
 80078fe:	4603      	mov	r3, r0
 8007900:	461a      	mov	r2, r3
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	785b      	ldrb	r3, [r3, #1]
 800790a:	4618      	mov	r0, r3
 800790c:	f000 f988 	bl	8007c20 <RTC_Bcd2ToByte>
 8007910:	4603      	mov	r3, r0
 8007912:	461a      	mov	r2, r3
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	789b      	ldrb	r3, [r3, #2]
 800791c:	4618      	mov	r0, r3
 800791e:	f000 f97f 	bl	8007c20 <RTC_Bcd2ToByte>
 8007922:	4603      	mov	r3, r0
 8007924:	461a      	mov	r2, r3
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3718      	adds	r7, #24
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	007f7f7f 	.word	0x007f7f7f

08007938 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007938:	b590      	push	{r4, r7, lr}
 800793a:	b087      	sub	sp, #28
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007944:	2300      	movs	r3, #0
 8007946:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	7f1b      	ldrb	r3, [r3, #28]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d101      	bne.n	8007954 <HAL_RTC_SetDate+0x1c>
 8007950:	2302      	movs	r3, #2
 8007952:	e06f      	b.n	8007a34 <HAL_RTC_SetDate+0xfc>
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2201      	movs	r2, #1
 8007958:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2202      	movs	r2, #2
 800795e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10e      	bne.n	8007984 <HAL_RTC_SetDate+0x4c>
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	f003 0310 	and.w	r3, r3, #16
 800796e:	2b00      	cmp	r3, #0
 8007970:	d008      	beq.n	8007984 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	785b      	ldrb	r3, [r3, #1]
 8007976:	f023 0310 	bic.w	r3, r3, #16
 800797a:	b2db      	uxtb	r3, r3
 800797c:	330a      	adds	r3, #10
 800797e:	b2da      	uxtb	r2, r3
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d11c      	bne.n	80079c4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	78db      	ldrb	r3, [r3, #3]
 800798e:	4618      	mov	r0, r3
 8007990:	f000 f928 	bl	8007be4 <RTC_ByteToBcd2>
 8007994:	4603      	mov	r3, r0
 8007996:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	785b      	ldrb	r3, [r3, #1]
 800799c:	4618      	mov	r0, r3
 800799e:	f000 f921 	bl	8007be4 <RTC_ByteToBcd2>
 80079a2:	4603      	mov	r3, r0
 80079a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80079a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	789b      	ldrb	r3, [r3, #2]
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 f919 	bl	8007be4 <RTC_ByteToBcd2>
 80079b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80079b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80079be:	4313      	orrs	r3, r2
 80079c0:	617b      	str	r3, [r7, #20]
 80079c2:	e00e      	b.n	80079e2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	78db      	ldrb	r3, [r3, #3]
 80079c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	785b      	ldrb	r3, [r3, #1]
 80079ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80079d0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80079d2:	68ba      	ldr	r2, [r7, #8]
 80079d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80079d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80079de:	4313      	orrs	r3, r2
 80079e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	22ca      	movs	r2, #202	@ 0xca
 80079e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2253      	movs	r2, #83	@ 0x53
 80079f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f000 f89a 	bl	8007b2c <RTC_EnterInitMode>
 80079f8:	4603      	mov	r3, r0
 80079fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80079fc:	7cfb      	ldrb	r3, [r7, #19]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10a      	bne.n	8007a18 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	6979      	ldr	r1, [r7, #20]
 8007a08:	4b0c      	ldr	r3, [pc, #48]	@ (8007a3c <HAL_RTC_SetDate+0x104>)
 8007a0a:	400b      	ands	r3, r1
 8007a0c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f000 f8c3 	bl	8007b9a <RTC_ExitInitMode>
 8007a14:	4603      	mov	r3, r0
 8007a16:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007a18:	7cfb      	ldrb	r3, [r7, #19]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d102      	bne.n	8007a24 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2201      	movs	r2, #1
 8007a22:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	22ff      	movs	r2, #255	@ 0xff
 8007a2a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	771a      	strb	r2, [r3, #28]

  return status;
 8007a32:	7cfb      	ldrb	r3, [r7, #19]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	371c      	adds	r7, #28
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd90      	pop	{r4, r7, pc}
 8007a3c:	00ffff3f 	.word	0x00ffff3f

08007a40 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	4b21      	ldr	r3, [pc, #132]	@ (8007adc <HAL_RTC_GetDate+0x9c>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	0c1b      	lsrs	r3, r3, #16
 8007a60:	b2da      	uxtb	r2, r3
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	0a1b      	lsrs	r3, r3, #8
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	f003 031f 	and.w	r3, r3, #31
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	0b5b      	lsrs	r3, r3, #13
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	f003 0307 	and.w	r3, r3, #7
 8007a8e:	b2da      	uxtb	r2, r3
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d11a      	bne.n	8007ad0 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	78db      	ldrb	r3, [r3, #3]
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f000 f8be 	bl	8007c20 <RTC_Bcd2ToByte>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	785b      	ldrb	r3, [r3, #1]
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f000 f8b5 	bl	8007c20 <RTC_Bcd2ToByte>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	461a      	mov	r2, r3
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	789b      	ldrb	r3, [r3, #2]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f000 f8ac 	bl	8007c20 <RTC_Bcd2ToByte>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	461a      	mov	r2, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3718      	adds	r7, #24
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	00ffff3f 	.word	0x00ffff3f

08007ae0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a0d      	ldr	r2, [pc, #52]	@ (8007b28 <HAL_RTC_WaitForSynchro+0x48>)
 8007af2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007af4:	f7fb fad2 	bl	800309c <HAL_GetTick>
 8007af8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007afa:	e009      	b.n	8007b10 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007afc:	f7fb face 	bl	800309c <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b0a:	d901      	bls.n	8007b10 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e007      	b.n	8007b20 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	f003 0320 	and.w	r3, r3, #32
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d0ee      	beq.n	8007afc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	0001ff5f 	.word	0x0001ff5f

08007b2c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b34:	2300      	movs	r3, #0
 8007b36:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d122      	bne.n	8007b90 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68da      	ldr	r2, [r3, #12]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007b58:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b5a:	f7fb fa9f 	bl	800309c <HAL_GetTick>
 8007b5e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007b60:	e00c      	b.n	8007b7c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b62:	f7fb fa9b 	bl	800309c <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b70:	d904      	bls.n	8007b7c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2204      	movs	r2, #4
 8007b76:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d102      	bne.n	8007b90 <RTC_EnterInitMode+0x64>
 8007b8a:	7bfb      	ldrb	r3, [r7, #15]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d1e8      	bne.n	8007b62 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b084      	sub	sp, #16
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68da      	ldr	r2, [r3, #12]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007bb4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f003 0320 	and.w	r3, r3, #32
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10a      	bne.n	8007bda <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f7ff ff8b 	bl	8007ae0 <HAL_RTC_WaitForSynchro>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d004      	beq.n	8007bda <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2204      	movs	r2, #4
 8007bd4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	4603      	mov	r3, r0
 8007bec:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007bf2:	e005      	b.n	8007c00 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007bfa:	79fb      	ldrb	r3, [r7, #7]
 8007bfc:	3b0a      	subs	r3, #10
 8007bfe:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	2b09      	cmp	r3, #9
 8007c04:	d8f6      	bhi.n	8007bf4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	011b      	lsls	r3, r3, #4
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	79fb      	ldrb	r3, [r7, #7]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	b2db      	uxtb	r3, r3
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	4603      	mov	r3, r0
 8007c28:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007c2e:	79fb      	ldrb	r3, [r7, #7]
 8007c30:	091b      	lsrs	r3, r3, #4
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	461a      	mov	r2, r3
 8007c36:	4613      	mov	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4413      	add	r3, r2
 8007c3c:	005b      	lsls	r3, r3, #1
 8007c3e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	b2da      	uxtb	r2, r3
 8007c44:	79fb      	ldrb	r3, [r7, #7]
 8007c46:	f003 030f 	and.w	r3, r3, #15
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	4413      	add	r3, r2
 8007c4e:	b2db      	uxtb	r3, r3
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3714      	adds	r7, #20
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e09d      	b.n	8007daa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d108      	bne.n	8007c88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c7e:	d009      	beq.n	8007c94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	61da      	str	r2, [r3, #28]
 8007c86:	e005      	b.n	8007c94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d106      	bne.n	8007cb4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7fa fe32 	bl	8002918 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cd4:	d902      	bls.n	8007cdc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	60fb      	str	r3, [r7, #12]
 8007cda:	e002      	b.n	8007ce2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007cdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007ce0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007cea:	d007      	beq.n	8007cfc <HAL_SPI_Init+0xa0>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cf4:	d002      	beq.n	8007cfc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007d0c:	431a      	orrs	r2, r3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	691b      	ldr	r3, [r3, #16]
 8007d12:	f003 0302 	and.w	r3, r3, #2
 8007d16:	431a      	orrs	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	695b      	ldr	r3, [r3, #20]
 8007d1c:	f003 0301 	and.w	r3, r3, #1
 8007d20:	431a      	orrs	r2, r3
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	699b      	ldr	r3, [r3, #24]
 8007d26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d34:	431a      	orrs	r2, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a1b      	ldr	r3, [r3, #32]
 8007d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d3e:	ea42 0103 	orr.w	r1, r2, r3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	430a      	orrs	r2, r1
 8007d50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	0c1b      	lsrs	r3, r3, #16
 8007d58:	f003 0204 	and.w	r2, r3, #4
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d60:	f003 0310 	and.w	r3, r3, #16
 8007d64:	431a      	orrs	r2, r3
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d6a:	f003 0308 	and.w	r3, r3, #8
 8007d6e:	431a      	orrs	r2, r3
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007d78:	ea42 0103 	orr.w	r1, r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	69da      	ldr	r2, [r3, #28]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b088      	sub	sp, #32
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	603b      	str	r3, [r7, #0]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007dc2:	f7fb f96b 	bl	800309c <HAL_GetTick>
 8007dc6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007dc8:	88fb      	ldrh	r3, [r7, #6]
 8007dca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d001      	beq.n	8007ddc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007dd8:	2302      	movs	r3, #2
 8007dda:	e15c      	b.n	8008096 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d002      	beq.n	8007de8 <HAL_SPI_Transmit+0x36>
 8007de2:	88fb      	ldrh	r3, [r7, #6]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d101      	bne.n	8007dec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e154      	b.n	8008096 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d101      	bne.n	8007dfa <HAL_SPI_Transmit+0x48>
 8007df6:	2302      	movs	r3, #2
 8007df8:	e14d      	b.n	8008096 <HAL_SPI_Transmit+0x2e4>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2203      	movs	r2, #3
 8007e06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	88fa      	ldrh	r2, [r7, #6]
 8007e1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	88fa      	ldrh	r2, [r7, #6]
 8007e20:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2200      	movs	r2, #0
 8007e26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e4c:	d10f      	bne.n	8007e6e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e78:	2b40      	cmp	r3, #64	@ 0x40
 8007e7a:	d007      	beq.n	8007e8c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e94:	d952      	bls.n	8007f3c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <HAL_SPI_Transmit+0xf2>
 8007e9e:	8b7b      	ldrh	r3, [r7, #26]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d145      	bne.n	8007f30 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea8:	881a      	ldrh	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb4:	1c9a      	adds	r2, r3, #2
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007ec8:	e032      	b.n	8007f30 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	d112      	bne.n	8007efe <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007edc:	881a      	ldrh	r2, [r3, #0]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	1c9a      	adds	r2, r3, #2
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007efc:	e018      	b.n	8007f30 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007efe:	f7fb f8cd 	bl	800309c <HAL_GetTick>
 8007f02:	4602      	mov	r2, r0
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	1ad3      	subs	r3, r2, r3
 8007f08:	683a      	ldr	r2, [r7, #0]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d803      	bhi.n	8007f16 <HAL_SPI_Transmit+0x164>
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f14:	d102      	bne.n	8007f1c <HAL_SPI_Transmit+0x16a>
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d109      	bne.n	8007f30 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e0b2      	b.n	8008096 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1c7      	bne.n	8007eca <HAL_SPI_Transmit+0x118>
 8007f3a:	e083      	b.n	8008044 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d002      	beq.n	8007f4a <HAL_SPI_Transmit+0x198>
 8007f44:	8b7b      	ldrh	r3, [r7, #26]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d177      	bne.n	800803a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d912      	bls.n	8007f7a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f58:	881a      	ldrh	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f64:	1c9a      	adds	r2, r3, #2
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	3b02      	subs	r3, #2
 8007f72:	b29a      	uxth	r2, r3
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f78:	e05f      	b.n	800803a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	330c      	adds	r3, #12
 8007f84:	7812      	ldrb	r2, [r2, #0]
 8007f86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8c:	1c5a      	adds	r2, r3, #1
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	3b01      	subs	r3, #1
 8007f9a:	b29a      	uxth	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007fa0:	e04b      	b.n	800803a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f003 0302 	and.w	r3, r3, #2
 8007fac:	2b02      	cmp	r3, #2
 8007fae:	d12b      	bne.n	8008008 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d912      	bls.n	8007fe0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fbe:	881a      	ldrh	r2, [r3, #0]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fca:	1c9a      	adds	r2, r3, #2
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	3b02      	subs	r3, #2
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007fde:	e02c      	b.n	800803a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	330c      	adds	r3, #12
 8007fea:	7812      	ldrb	r2, [r2, #0]
 8007fec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff2:	1c5a      	adds	r2, r3, #1
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	3b01      	subs	r3, #1
 8008000:	b29a      	uxth	r2, r3
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008006:	e018      	b.n	800803a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008008:	f7fb f848 	bl	800309c <HAL_GetTick>
 800800c:	4602      	mov	r2, r0
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	683a      	ldr	r2, [r7, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d803      	bhi.n	8008020 <HAL_SPI_Transmit+0x26e>
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800801e:	d102      	bne.n	8008026 <HAL_SPI_Transmit+0x274>
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d109      	bne.n	800803a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e02d      	b.n	8008096 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800803e:	b29b      	uxth	r3, r3
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1ae      	bne.n	8007fa2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008044:	69fa      	ldr	r2, [r7, #28]
 8008046:	6839      	ldr	r1, [r7, #0]
 8008048:	68f8      	ldr	r0, [r7, #12]
 800804a:	f000 fd19 	bl	8008a80 <SPI_EndRxTxTransaction>
 800804e:	4603      	mov	r3, r0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d002      	beq.n	800805a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2220      	movs	r2, #32
 8008058:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d10a      	bne.n	8008078 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008062:	2300      	movs	r3, #0
 8008064:	617b      	str	r3, [r7, #20]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	617b      	str	r3, [r7, #20]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	617b      	str	r3, [r7, #20]
 8008076:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800808c:	2b00      	cmp	r3, #0
 800808e:	d001      	beq.n	8008094 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008094:	2300      	movs	r3, #0
  }
}
 8008096:	4618      	mov	r0, r3
 8008098:	3720      	adds	r7, #32
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b088      	sub	sp, #32
 80080a2:	af02      	add	r7, sp, #8
 80080a4:	60f8      	str	r0, [r7, #12]
 80080a6:	60b9      	str	r1, [r7, #8]
 80080a8:	603b      	str	r3, [r7, #0]
 80080aa:	4613      	mov	r3, r2
 80080ac:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d001      	beq.n	80080be <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80080ba:	2302      	movs	r3, #2
 80080bc:	e123      	b.n	8008306 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d002      	beq.n	80080ca <HAL_SPI_Receive+0x2c>
 80080c4:	88fb      	ldrh	r3, [r7, #6]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e11b      	b.n	8008306 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080d6:	d112      	bne.n	80080fe <HAL_SPI_Receive+0x60>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d10e      	bne.n	80080fe <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2204      	movs	r2, #4
 80080e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80080e8:	88fa      	ldrh	r2, [r7, #6]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	9300      	str	r3, [sp, #0]
 80080ee:	4613      	mov	r3, r2
 80080f0:	68ba      	ldr	r2, [r7, #8]
 80080f2:	68b9      	ldr	r1, [r7, #8]
 80080f4:	68f8      	ldr	r0, [r7, #12]
 80080f6:	f000 f90a 	bl	800830e <HAL_SPI_TransmitReceive>
 80080fa:	4603      	mov	r3, r0
 80080fc:	e103      	b.n	8008306 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080fe:	f7fa ffcd 	bl	800309c <HAL_GetTick>
 8008102:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_SPI_Receive+0x74>
 800810e:	2302      	movs	r3, #2
 8008110:	e0f9      	b.n	8008306 <HAL_SPI_Receive+0x268>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2204      	movs	r2, #4
 800811e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	88fa      	ldrh	r2, [r7, #6]
 8008132:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	88fa      	ldrh	r2, [r7, #6]
 800813a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2200      	movs	r2, #0
 800815a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008164:	d908      	bls.n	8008178 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008174:	605a      	str	r2, [r3, #4]
 8008176:	e007      	b.n	8008188 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685a      	ldr	r2, [r3, #4]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008186:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008190:	d10f      	bne.n	80081b2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80081b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081bc:	2b40      	cmp	r3, #64	@ 0x40
 80081be:	d007      	beq.n	80081d0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081d8:	d875      	bhi.n	80082c6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80081da:	e037      	b.n	800824c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d117      	bne.n	800821a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f103 020c 	add.w	r2, r3, #12
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f6:	7812      	ldrb	r2, [r2, #0]
 80081f8:	b2d2      	uxtb	r2, r2
 80081fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008200:	1c5a      	adds	r2, r3, #1
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800820c:	b29b      	uxth	r3, r3
 800820e:	3b01      	subs	r3, #1
 8008210:	b29a      	uxth	r2, r3
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008218:	e018      	b.n	800824c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800821a:	f7fa ff3f 	bl	800309c <HAL_GetTick>
 800821e:	4602      	mov	r2, r0
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	1ad3      	subs	r3, r2, r3
 8008224:	683a      	ldr	r2, [r7, #0]
 8008226:	429a      	cmp	r2, r3
 8008228:	d803      	bhi.n	8008232 <HAL_SPI_Receive+0x194>
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008230:	d102      	bne.n	8008238 <HAL_SPI_Receive+0x19a>
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d109      	bne.n	800824c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008248:	2303      	movs	r3, #3
 800824a:	e05c      	b.n	8008306 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008252:	b29b      	uxth	r3, r3
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1c1      	bne.n	80081dc <HAL_SPI_Receive+0x13e>
 8008258:	e03b      	b.n	80082d2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f003 0301 	and.w	r3, r3, #1
 8008264:	2b01      	cmp	r3, #1
 8008266:	d115      	bne.n	8008294 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68da      	ldr	r2, [r3, #12]
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008272:	b292      	uxth	r2, r2
 8008274:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800827a:	1c9a      	adds	r2, r3, #2
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008286:	b29b      	uxth	r3, r3
 8008288:	3b01      	subs	r3, #1
 800828a:	b29a      	uxth	r2, r3
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008292:	e018      	b.n	80082c6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008294:	f7fa ff02 	bl	800309c <HAL_GetTick>
 8008298:	4602      	mov	r2, r0
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	1ad3      	subs	r3, r2, r3
 800829e:	683a      	ldr	r2, [r7, #0]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d803      	bhi.n	80082ac <HAL_SPI_Receive+0x20e>
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082aa:	d102      	bne.n	80082b2 <HAL_SPI_Receive+0x214>
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d109      	bne.n	80082c6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2201      	movs	r2, #1
 80082b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80082c2:	2303      	movs	r3, #3
 80082c4:	e01f      	b.n	8008306 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1c3      	bne.n	800825a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	6839      	ldr	r1, [r7, #0]
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 fb56 	bl	8008988 <SPI_EndRxTransaction>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d002      	beq.n	80082e8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2220      	movs	r2, #32
 80082e6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d001      	beq.n	8008304 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e000      	b.n	8008306 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008304:	2300      	movs	r3, #0
  }
}
 8008306:	4618      	mov	r0, r3
 8008308:	3718      	adds	r7, #24
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800830e:	b580      	push	{r7, lr}
 8008310:	b08a      	sub	sp, #40	@ 0x28
 8008312:	af00      	add	r7, sp, #0
 8008314:	60f8      	str	r0, [r7, #12]
 8008316:	60b9      	str	r1, [r7, #8]
 8008318:	607a      	str	r2, [r7, #4]
 800831a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800831c:	2301      	movs	r3, #1
 800831e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008320:	f7fa febc 	bl	800309c <HAL_GetTick>
 8008324:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800832c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008334:	887b      	ldrh	r3, [r7, #2]
 8008336:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008338:	887b      	ldrh	r3, [r7, #2]
 800833a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800833c:	7ffb      	ldrb	r3, [r7, #31]
 800833e:	2b01      	cmp	r3, #1
 8008340:	d00c      	beq.n	800835c <HAL_SPI_TransmitReceive+0x4e>
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008348:	d106      	bne.n	8008358 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d102      	bne.n	8008358 <HAL_SPI_TransmitReceive+0x4a>
 8008352:	7ffb      	ldrb	r3, [r7, #31]
 8008354:	2b04      	cmp	r3, #4
 8008356:	d001      	beq.n	800835c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008358:	2302      	movs	r3, #2
 800835a:	e1f3      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d005      	beq.n	800836e <HAL_SPI_TransmitReceive+0x60>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d002      	beq.n	800836e <HAL_SPI_TransmitReceive+0x60>
 8008368:	887b      	ldrh	r3, [r7, #2]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e1e8      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008378:	2b01      	cmp	r3, #1
 800837a:	d101      	bne.n	8008380 <HAL_SPI_TransmitReceive+0x72>
 800837c:	2302      	movs	r3, #2
 800837e:	e1e1      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800838e:	b2db      	uxtb	r3, r3
 8008390:	2b04      	cmp	r3, #4
 8008392:	d003      	beq.n	800839c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2205      	movs	r2, #5
 8008398:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2200      	movs	r2, #0
 80083a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	887a      	ldrh	r2, [r7, #2]
 80083ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	887a      	ldrh	r2, [r7, #2]
 80083b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	887a      	ldrh	r2, [r7, #2]
 80083c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	887a      	ldrh	r2, [r7, #2]
 80083c8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80083de:	d802      	bhi.n	80083e6 <HAL_SPI_TransmitReceive+0xd8>
 80083e0:	8abb      	ldrh	r3, [r7, #20]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d908      	bls.n	80083f8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	685a      	ldr	r2, [r3, #4]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80083f4:	605a      	str	r2, [r3, #4]
 80083f6:	e007      	b.n	8008408 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	685a      	ldr	r2, [r3, #4]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008406:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008412:	2b40      	cmp	r3, #64	@ 0x40
 8008414:	d007      	beq.n	8008426 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008424:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	68db      	ldr	r3, [r3, #12]
 800842a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800842e:	f240 8083 	bls.w	8008538 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <HAL_SPI_TransmitReceive+0x132>
 800843a:	8afb      	ldrh	r3, [r7, #22]
 800843c:	2b01      	cmp	r3, #1
 800843e:	d16f      	bne.n	8008520 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008444:	881a      	ldrh	r2, [r3, #0]
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008450:	1c9a      	adds	r2, r3, #2
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800845a:	b29b      	uxth	r3, r3
 800845c:	3b01      	subs	r3, #1
 800845e:	b29a      	uxth	r2, r3
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008464:	e05c      	b.n	8008520 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	f003 0302 	and.w	r3, r3, #2
 8008470:	2b02      	cmp	r3, #2
 8008472:	d11b      	bne.n	80084ac <HAL_SPI_TransmitReceive+0x19e>
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008478:	b29b      	uxth	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	d016      	beq.n	80084ac <HAL_SPI_TransmitReceive+0x19e>
 800847e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008480:	2b01      	cmp	r3, #1
 8008482:	d113      	bne.n	80084ac <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008488:	881a      	ldrh	r2, [r3, #0]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008494:	1c9a      	adds	r2, r3, #2
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800849e:	b29b      	uxth	r3, r3
 80084a0:	3b01      	subs	r3, #1
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084a8:	2300      	movs	r3, #0
 80084aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f003 0301 	and.w	r3, r3, #1
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d11c      	bne.n	80084f4 <HAL_SPI_TransmitReceive+0x1e6>
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d016      	beq.n	80084f4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	68da      	ldr	r2, [r3, #12]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084d0:	b292      	uxth	r2, r2
 80084d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084d8:	1c9a      	adds	r2, r3, #2
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80084f0:	2301      	movs	r3, #1
 80084f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80084f4:	f7fa fdd2 	bl	800309c <HAL_GetTick>
 80084f8:	4602      	mov	r2, r0
 80084fa:	6a3b      	ldr	r3, [r7, #32]
 80084fc:	1ad3      	subs	r3, r2, r3
 80084fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008500:	429a      	cmp	r2, r3
 8008502:	d80d      	bhi.n	8008520 <HAL_SPI_TransmitReceive+0x212>
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800850a:	d009      	beq.n	8008520 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e111      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008524:	b29b      	uxth	r3, r3
 8008526:	2b00      	cmp	r3, #0
 8008528:	d19d      	bne.n	8008466 <HAL_SPI_TransmitReceive+0x158>
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008530:	b29b      	uxth	r3, r3
 8008532:	2b00      	cmp	r3, #0
 8008534:	d197      	bne.n	8008466 <HAL_SPI_TransmitReceive+0x158>
 8008536:	e0e5      	b.n	8008704 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d003      	beq.n	8008548 <HAL_SPI_TransmitReceive+0x23a>
 8008540:	8afb      	ldrh	r3, [r7, #22]
 8008542:	2b01      	cmp	r3, #1
 8008544:	f040 80d1 	bne.w	80086ea <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b01      	cmp	r3, #1
 8008550:	d912      	bls.n	8008578 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008556:	881a      	ldrh	r2, [r3, #0]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008562:	1c9a      	adds	r2, r3, #2
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800856c:	b29b      	uxth	r3, r3
 800856e:	3b02      	subs	r3, #2
 8008570:	b29a      	uxth	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008576:	e0b8      	b.n	80086ea <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	330c      	adds	r3, #12
 8008582:	7812      	ldrb	r2, [r2, #0]
 8008584:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858a:	1c5a      	adds	r2, r3, #1
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008594:	b29b      	uxth	r3, r3
 8008596:	3b01      	subs	r3, #1
 8008598:	b29a      	uxth	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800859e:	e0a4      	b.n	80086ea <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	f003 0302 	and.w	r3, r3, #2
 80085aa:	2b02      	cmp	r3, #2
 80085ac:	d134      	bne.n	8008618 <HAL_SPI_TransmitReceive+0x30a>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d02f      	beq.n	8008618 <HAL_SPI_TransmitReceive+0x30a>
 80085b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d12c      	bne.n	8008618 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d912      	bls.n	80085ee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085cc:	881a      	ldrh	r2, [r3, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d8:	1c9a      	adds	r2, r3, #2
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	3b02      	subs	r3, #2
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80085ec:	e012      	b.n	8008614 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	330c      	adds	r3, #12
 80085f8:	7812      	ldrb	r2, [r2, #0]
 80085fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008600:	1c5a      	adds	r2, r3, #1
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800860a:	b29b      	uxth	r3, r3
 800860c:	3b01      	subs	r3, #1
 800860e:	b29a      	uxth	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008614:	2300      	movs	r3, #0
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	2b01      	cmp	r3, #1
 8008624:	d148      	bne.n	80086b8 <HAL_SPI_TransmitReceive+0x3aa>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800862c:	b29b      	uxth	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d042      	beq.n	80086b8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008638:	b29b      	uxth	r3, r3
 800863a:	2b01      	cmp	r3, #1
 800863c:	d923      	bls.n	8008686 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68da      	ldr	r2, [r3, #12]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008648:	b292      	uxth	r2, r2
 800864a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008650:	1c9a      	adds	r2, r3, #2
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800865c:	b29b      	uxth	r3, r3
 800865e:	3b02      	subs	r3, #2
 8008660:	b29a      	uxth	r2, r3
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800866e:	b29b      	uxth	r3, r3
 8008670:	2b01      	cmp	r3, #1
 8008672:	d81f      	bhi.n	80086b4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685a      	ldr	r2, [r3, #4]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008682:	605a      	str	r2, [r3, #4]
 8008684:	e016      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f103 020c 	add.w	r2, r3, #12
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008692:	7812      	ldrb	r2, [r2, #0]
 8008694:	b2d2      	uxtb	r2, r2
 8008696:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800869c:	1c5a      	adds	r2, r3, #1
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	3b01      	subs	r3, #1
 80086ac:	b29a      	uxth	r2, r3
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80086b4:	2301      	movs	r3, #1
 80086b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80086b8:	f7fa fcf0 	bl	800309c <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	6a3b      	ldr	r3, [r7, #32]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086c4:	429a      	cmp	r2, r3
 80086c6:	d803      	bhi.n	80086d0 <HAL_SPI_TransmitReceive+0x3c2>
 80086c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ce:	d102      	bne.n	80086d6 <HAL_SPI_TransmitReceive+0x3c8>
 80086d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d109      	bne.n	80086ea <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2201      	movs	r2, #1
 80086da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80086e6:	2303      	movs	r3, #3
 80086e8:	e02c      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f47f af55 	bne.w	80085a0 <HAL_SPI_TransmitReceive+0x292>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	f47f af4e 	bne.w	80085a0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008704:	6a3a      	ldr	r2, [r7, #32]
 8008706:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	f000 f9b9 	bl	8008a80 <SPI_EndRxTxTransaction>
 800870e:	4603      	mov	r3, r0
 8008710:	2b00      	cmp	r3, #0
 8008712:	d008      	beq.n	8008726 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2220      	movs	r2, #32
 8008718:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	e00e      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800873a:	2b00      	cmp	r3, #0
 800873c:	d001      	beq.n	8008742 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e000      	b.n	8008744 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008742:	2300      	movs	r3, #0
  }
}
 8008744:	4618      	mov	r0, r3
 8008746:	3728      	adds	r7, #40	@ 0x28
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b088      	sub	sp, #32
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	603b      	str	r3, [r7, #0]
 8008758:	4613      	mov	r3, r2
 800875a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800875c:	f7fa fc9e 	bl	800309c <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008764:	1a9b      	subs	r3, r3, r2
 8008766:	683a      	ldr	r2, [r7, #0]
 8008768:	4413      	add	r3, r2
 800876a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800876c:	f7fa fc96 	bl	800309c <HAL_GetTick>
 8008770:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008772:	4b39      	ldr	r3, [pc, #228]	@ (8008858 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	015b      	lsls	r3, r3, #5
 8008778:	0d1b      	lsrs	r3, r3, #20
 800877a:	69fa      	ldr	r2, [r7, #28]
 800877c:	fb02 f303 	mul.w	r3, r2, r3
 8008780:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008782:	e055      	b.n	8008830 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800878a:	d051      	beq.n	8008830 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800878c:	f7fa fc86 	bl	800309c <HAL_GetTick>
 8008790:	4602      	mov	r2, r0
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	1ad3      	subs	r3, r2, r3
 8008796:	69fa      	ldr	r2, [r7, #28]
 8008798:	429a      	cmp	r2, r3
 800879a:	d902      	bls.n	80087a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d13d      	bne.n	800881e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80087b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087ba:	d111      	bne.n	80087e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087c4:	d004      	beq.n	80087d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087ce:	d107      	bne.n	80087e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087e8:	d10f      	bne.n	800880a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008808:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	e018      	b.n	8008850 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d102      	bne.n	800882a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008824:	2300      	movs	r3, #0
 8008826:	61fb      	str	r3, [r7, #28]
 8008828:	e002      	b.n	8008830 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	3b01      	subs	r3, #1
 800882e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	689a      	ldr	r2, [r3, #8]
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	4013      	ands	r3, r2
 800883a:	68ba      	ldr	r2, [r7, #8]
 800883c:	429a      	cmp	r2, r3
 800883e:	bf0c      	ite	eq
 8008840:	2301      	moveq	r3, #1
 8008842:	2300      	movne	r3, #0
 8008844:	b2db      	uxtb	r3, r3
 8008846:	461a      	mov	r2, r3
 8008848:	79fb      	ldrb	r3, [r7, #7]
 800884a:	429a      	cmp	r2, r3
 800884c:	d19a      	bne.n	8008784 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3720      	adds	r7, #32
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	20000010 	.word	0x20000010

0800885c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b08a      	sub	sp, #40	@ 0x28
 8008860:	af00      	add	r7, sp, #0
 8008862:	60f8      	str	r0, [r7, #12]
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	607a      	str	r2, [r7, #4]
 8008868:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800886a:	2300      	movs	r3, #0
 800886c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800886e:	f7fa fc15 	bl	800309c <HAL_GetTick>
 8008872:	4602      	mov	r2, r0
 8008874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008876:	1a9b      	subs	r3, r3, r2
 8008878:	683a      	ldr	r2, [r7, #0]
 800887a:	4413      	add	r3, r2
 800887c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800887e:	f7fa fc0d 	bl	800309c <HAL_GetTick>
 8008882:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	330c      	adds	r3, #12
 800888a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800888c:	4b3d      	ldr	r3, [pc, #244]	@ (8008984 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	4613      	mov	r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	4413      	add	r3, r2
 8008896:	00da      	lsls	r2, r3, #3
 8008898:	1ad3      	subs	r3, r2, r3
 800889a:	0d1b      	lsrs	r3, r3, #20
 800889c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800889e:	fb02 f303 	mul.w	r3, r2, r3
 80088a2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80088a4:	e061      	b.n	800896a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80088ac:	d107      	bne.n	80088be <SPI_WaitFifoStateUntilTimeout+0x62>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d104      	bne.n	80088be <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	781b      	ldrb	r3, [r3, #0]
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80088bc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c4:	d051      	beq.n	800896a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80088c6:	f7fa fbe9 	bl	800309c <HAL_GetTick>
 80088ca:	4602      	mov	r2, r0
 80088cc:	6a3b      	ldr	r3, [r7, #32]
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d902      	bls.n	80088dc <SPI_WaitFifoStateUntilTimeout+0x80>
 80088d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d13d      	bne.n	8008958 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	685a      	ldr	r2, [r3, #4]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80088ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088f4:	d111      	bne.n	800891a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088fe:	d004      	beq.n	800890a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008908:	d107      	bne.n	800891a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008918:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008922:	d10f      	bne.n	8008944 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008932:	601a      	str	r2, [r3, #0]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008942:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008954:	2303      	movs	r3, #3
 8008956:	e011      	b.n	800897c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d102      	bne.n	8008964 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800895e:	2300      	movs	r3, #0
 8008960:	627b      	str	r3, [r7, #36]	@ 0x24
 8008962:	e002      	b.n	800896a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	3b01      	subs	r3, #1
 8008968:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689a      	ldr	r2, [r3, #8]
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	4013      	ands	r3, r2
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	429a      	cmp	r2, r3
 8008978:	d195      	bne.n	80088a6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3728      	adds	r7, #40	@ 0x28
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}
 8008984:	20000010 	.word	0x20000010

08008988 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b088      	sub	sp, #32
 800898c:	af02      	add	r7, sp, #8
 800898e:	60f8      	str	r0, [r7, #12]
 8008990:	60b9      	str	r1, [r7, #8]
 8008992:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800899c:	d111      	bne.n	80089c2 <SPI_EndRxTransaction+0x3a>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089a6:	d004      	beq.n	80089b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	689b      	ldr	r3, [r3, #8]
 80089ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089b0:	d107      	bne.n	80089c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089c0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089ca:	d112      	bne.n	80089f2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2200      	movs	r2, #0
 80089d4:	2180      	movs	r1, #128	@ 0x80
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f7ff feb8 	bl	800874c <SPI_WaitFlagStateUntilTimeout>
 80089dc:	4603      	mov	r3, r0
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d021      	beq.n	8008a26 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089e6:	f043 0220 	orr.w	r2, r3, #32
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e03d      	b.n	8008a6e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80089f2:	4b21      	ldr	r3, [pc, #132]	@ (8008a78 <SPI_EndRxTransaction+0xf0>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a21      	ldr	r2, [pc, #132]	@ (8008a7c <SPI_EndRxTransaction+0xf4>)
 80089f8:	fba2 2303 	umull	r2, r3, r2, r3
 80089fc:	0d5b      	lsrs	r3, r3, #21
 80089fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a02:	fb02 f303 	mul.w	r3, r2, r3
 8008a06:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d00a      	beq.n	8008a24 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	3b01      	subs	r3, #1
 8008a12:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a1e:	2b80      	cmp	r3, #128	@ 0x80
 8008a20:	d0f2      	beq.n	8008a08 <SPI_EndRxTransaction+0x80>
 8008a22:	e000      	b.n	8008a26 <SPI_EndRxTransaction+0x9e>
        break;
 8008a24:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a2e:	d11d      	bne.n	8008a6c <SPI_EndRxTransaction+0xe4>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a38:	d004      	beq.n	8008a44 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a42:	d113      	bne.n	8008a6c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f7ff ff03 	bl	800885c <SPI_WaitFifoStateUntilTimeout>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d007      	beq.n	8008a6c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a60:	f043 0220 	orr.w	r2, r3, #32
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e000      	b.n	8008a6e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8008a6c:	2300      	movs	r3, #0
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3718      	adds	r7, #24
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20000010 	.word	0x20000010
 8008a7c:	165e9f81 	.word	0x165e9f81

08008a80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b088      	sub	sp, #32
 8008a84:	af02      	add	r7, sp, #8
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	9300      	str	r3, [sp, #0]
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f7ff fedf 	bl	800885c <SPI_WaitFifoStateUntilTimeout>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d007      	beq.n	8008ab4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aa8:	f043 0220 	orr.w	r2, r3, #32
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008ab0:	2303      	movs	r3, #3
 8008ab2:	e046      	b.n	8008b42 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008ab4:	4b25      	ldr	r3, [pc, #148]	@ (8008b4c <SPI_EndRxTxTransaction+0xcc>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a25      	ldr	r2, [pc, #148]	@ (8008b50 <SPI_EndRxTxTransaction+0xd0>)
 8008aba:	fba2 2303 	umull	r2, r3, r2, r3
 8008abe:	0d5b      	lsrs	r3, r3, #21
 8008ac0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008ac4:	fb02 f303 	mul.w	r3, r2, r3
 8008ac8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ad2:	d112      	bne.n	8008afa <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	9300      	str	r3, [sp, #0]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2200      	movs	r2, #0
 8008adc:	2180      	movs	r1, #128	@ 0x80
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f7ff fe34 	bl	800874c <SPI_WaitFlagStateUntilTimeout>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d016      	beq.n	8008b18 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aee:	f043 0220 	orr.w	r2, r3, #32
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e023      	b.n	8008b42 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00a      	beq.n	8008b16 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	3b01      	subs	r3, #1
 8008b04:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b10:	2b80      	cmp	r3, #128	@ 0x80
 8008b12:	d0f2      	beq.n	8008afa <SPI_EndRxTxTransaction+0x7a>
 8008b14:	e000      	b.n	8008b18 <SPI_EndRxTxTransaction+0x98>
        break;
 8008b16:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f7ff fe99 	bl	800885c <SPI_WaitFifoStateUntilTimeout>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d007      	beq.n	8008b40 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b34:	f043 0220 	orr.w	r2, r3, #32
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e000      	b.n	8008b42 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3718      	adds	r7, #24
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	20000010 	.word	0x20000010
 8008b50:	165e9f81 	.word	0x165e9f81

08008b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b082      	sub	sp, #8
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d101      	bne.n	8008b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	e049      	b.n	8008bfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b6c:	b2db      	uxtb	r3, r3
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d106      	bne.n	8008b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7f9 ff2e 	bl	80029dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2202      	movs	r2, #2
 8008b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	3304      	adds	r3, #4
 8008b90:	4619      	mov	r1, r3
 8008b92:	4610      	mov	r0, r2
 8008b94:	f000 fb18 	bl	80091c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2201      	movs	r2, #1
 8008bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3708      	adds	r7, #8
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d001      	beq.n	8008c1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	e04c      	b.n	8008cb6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2202      	movs	r2, #2
 8008c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a26      	ldr	r2, [pc, #152]	@ (8008cc4 <HAL_TIM_Base_Start+0xc0>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d022      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c36:	d01d      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a22      	ldr	r2, [pc, #136]	@ (8008cc8 <HAL_TIM_Base_Start+0xc4>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d018      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a21      	ldr	r2, [pc, #132]	@ (8008ccc <HAL_TIM_Base_Start+0xc8>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d013      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a1f      	ldr	r2, [pc, #124]	@ (8008cd0 <HAL_TIM_Base_Start+0xcc>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d00e      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8008cd4 <HAL_TIM_Base_Start+0xd0>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d009      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a1c      	ldr	r2, [pc, #112]	@ (8008cd8 <HAL_TIM_Base_Start+0xd4>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d004      	beq.n	8008c74 <HAL_TIM_Base_Start+0x70>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a1b      	ldr	r2, [pc, #108]	@ (8008cdc <HAL_TIM_Base_Start+0xd8>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d115      	bne.n	8008ca0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	689a      	ldr	r2, [r3, #8]
 8008c7a:	4b19      	ldr	r3, [pc, #100]	@ (8008ce0 <HAL_TIM_Base_Start+0xdc>)
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2b06      	cmp	r3, #6
 8008c84:	d015      	beq.n	8008cb2 <HAL_TIM_Base_Start+0xae>
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c8c:	d011      	beq.n	8008cb2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f042 0201 	orr.w	r2, r2, #1
 8008c9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c9e:	e008      	b.n	8008cb2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f042 0201 	orr.w	r2, r2, #1
 8008cae:	601a      	str	r2, [r3, #0]
 8008cb0:	e000      	b.n	8008cb4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cb2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3714      	adds	r7, #20
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	40010000 	.word	0x40010000
 8008cc8:	40000400 	.word	0x40000400
 8008ccc:	40000800 	.word	0x40000800
 8008cd0:	40000c00 	.word	0x40000c00
 8008cd4:	40010400 	.word	0x40010400
 8008cd8:	40014000 	.word	0x40014000
 8008cdc:	40001800 	.word	0x40001800
 8008ce0:	00010007 	.word	0x00010007

08008ce4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b085      	sub	sp, #20
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d001      	beq.n	8008cfc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e054      	b.n	8008da6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2202      	movs	r2, #2
 8008d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68da      	ldr	r2, [r3, #12]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f042 0201 	orr.w	r2, r2, #1
 8008d12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a26      	ldr	r2, [pc, #152]	@ (8008db4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d022      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d26:	d01d      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a22      	ldr	r2, [pc, #136]	@ (8008db8 <HAL_TIM_Base_Start_IT+0xd4>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d018      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a21      	ldr	r2, [pc, #132]	@ (8008dbc <HAL_TIM_Base_Start_IT+0xd8>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d013      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a1f      	ldr	r2, [pc, #124]	@ (8008dc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d00e      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8008dc4 <HAL_TIM_Base_Start_IT+0xe0>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d009      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a1c      	ldr	r2, [pc, #112]	@ (8008dc8 <HAL_TIM_Base_Start_IT+0xe4>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d004      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x80>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8008dcc <HAL_TIM_Base_Start_IT+0xe8>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d115      	bne.n	8008d90 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	689a      	ldr	r2, [r3, #8]
 8008d6a:	4b19      	ldr	r3, [pc, #100]	@ (8008dd0 <HAL_TIM_Base_Start_IT+0xec>)
 8008d6c:	4013      	ands	r3, r2
 8008d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2b06      	cmp	r3, #6
 8008d74:	d015      	beq.n	8008da2 <HAL_TIM_Base_Start_IT+0xbe>
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d7c:	d011      	beq.n	8008da2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f042 0201 	orr.w	r2, r2, #1
 8008d8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d8e:	e008      	b.n	8008da2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f042 0201 	orr.w	r2, r2, #1
 8008d9e:	601a      	str	r2, [r3, #0]
 8008da0:	e000      	b.n	8008da4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008da2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3714      	adds	r7, #20
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	40010000 	.word	0x40010000
 8008db8:	40000400 	.word	0x40000400
 8008dbc:	40000800 	.word	0x40000800
 8008dc0:	40000c00 	.word	0x40000c00
 8008dc4:	40010400 	.word	0x40010400
 8008dc8:	40014000 	.word	0x40014000
 8008dcc:	40001800 	.word	0x40001800
 8008dd0:	00010007 	.word	0x00010007

08008dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	f003 0302 	and.w	r3, r3, #2
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d020      	beq.n	8008e38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f003 0302 	and.w	r3, r3, #2
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d01b      	beq.n	8008e38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f06f 0202 	mvn.w	r2, #2
 8008e08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	699b      	ldr	r3, [r3, #24]
 8008e16:	f003 0303 	and.w	r3, r3, #3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d003      	beq.n	8008e26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 f9b4 	bl	800918c <HAL_TIM_IC_CaptureCallback>
 8008e24:	e005      	b.n	8008e32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 f9a6 	bl	8009178 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f9b7 	bl	80091a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	f003 0304 	and.w	r3, r3, #4
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d020      	beq.n	8008e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f003 0304 	and.w	r3, r3, #4
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d01b      	beq.n	8008e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f06f 0204 	mvn.w	r2, #4
 8008e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2202      	movs	r2, #2
 8008e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	699b      	ldr	r3, [r3, #24]
 8008e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d003      	beq.n	8008e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 f98e 	bl	800918c <HAL_TIM_IC_CaptureCallback>
 8008e70:	e005      	b.n	8008e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f980 	bl	8009178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 f991 	bl	80091a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	f003 0308 	and.w	r3, r3, #8
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d020      	beq.n	8008ed0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f003 0308 	and.w	r3, r3, #8
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d01b      	beq.n	8008ed0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f06f 0208 	mvn.w	r2, #8
 8008ea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2204      	movs	r2, #4
 8008ea6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	69db      	ldr	r3, [r3, #28]
 8008eae:	f003 0303 	and.w	r3, r3, #3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d003      	beq.n	8008ebe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 f968 	bl	800918c <HAL_TIM_IC_CaptureCallback>
 8008ebc:	e005      	b.n	8008eca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 f95a 	bl	8009178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f96b 	bl	80091a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	f003 0310 	and.w	r3, r3, #16
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d020      	beq.n	8008f1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f003 0310 	and.w	r3, r3, #16
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d01b      	beq.n	8008f1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f06f 0210 	mvn.w	r2, #16
 8008eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2208      	movs	r2, #8
 8008ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	69db      	ldr	r3, [r3, #28]
 8008efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d003      	beq.n	8008f0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 f942 	bl	800918c <HAL_TIM_IC_CaptureCallback>
 8008f08:	e005      	b.n	8008f16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 f934 	bl	8009178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 f945 	bl	80091a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00c      	beq.n	8008f40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f003 0301 	and.w	r3, r3, #1
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d007      	beq.n	8008f40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f06f 0201 	mvn.w	r2, #1
 8008f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f7f9 fbac 	bl	8002698 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d104      	bne.n	8008f54 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d00c      	beq.n	8008f6e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d007      	beq.n	8008f6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fb05 	bl	8009578 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00c      	beq.n	8008f92 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d007      	beq.n	8008f92 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008f8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 fafd 	bl	800958c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d00c      	beq.n	8008fb6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d007      	beq.n	8008fb6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008fae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f8ff 	bl	80091b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	f003 0320 	and.w	r3, r3, #32
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00c      	beq.n	8008fda <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f003 0320 	and.w	r3, r3, #32
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d007      	beq.n	8008fda <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f06f 0220 	mvn.w	r2, #32
 8008fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 fac5 	bl	8009564 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008fda:	bf00      	nop
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
	...

08008fe4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <HAL_TIM_ConfigClockSource+0x1c>
 8008ffc:	2302      	movs	r3, #2
 8008ffe:	e0b4      	b.n	800916a <HAL_TIM_ConfigClockSource+0x186>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2202      	movs	r2, #2
 800900c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	4b56      	ldr	r3, [pc, #344]	@ (8009174 <HAL_TIM_ConfigClockSource+0x190>)
 800901c:	4013      	ands	r3, r2
 800901e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009026:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	68ba      	ldr	r2, [r7, #8]
 800902e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009038:	d03e      	beq.n	80090b8 <HAL_TIM_ConfigClockSource+0xd4>
 800903a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800903e:	f200 8087 	bhi.w	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009046:	f000 8086 	beq.w	8009156 <HAL_TIM_ConfigClockSource+0x172>
 800904a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800904e:	d87f      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009050:	2b70      	cmp	r3, #112	@ 0x70
 8009052:	d01a      	beq.n	800908a <HAL_TIM_ConfigClockSource+0xa6>
 8009054:	2b70      	cmp	r3, #112	@ 0x70
 8009056:	d87b      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009058:	2b60      	cmp	r3, #96	@ 0x60
 800905a:	d050      	beq.n	80090fe <HAL_TIM_ConfigClockSource+0x11a>
 800905c:	2b60      	cmp	r3, #96	@ 0x60
 800905e:	d877      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009060:	2b50      	cmp	r3, #80	@ 0x50
 8009062:	d03c      	beq.n	80090de <HAL_TIM_ConfigClockSource+0xfa>
 8009064:	2b50      	cmp	r3, #80	@ 0x50
 8009066:	d873      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009068:	2b40      	cmp	r3, #64	@ 0x40
 800906a:	d058      	beq.n	800911e <HAL_TIM_ConfigClockSource+0x13a>
 800906c:	2b40      	cmp	r3, #64	@ 0x40
 800906e:	d86f      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009070:	2b30      	cmp	r3, #48	@ 0x30
 8009072:	d064      	beq.n	800913e <HAL_TIM_ConfigClockSource+0x15a>
 8009074:	2b30      	cmp	r3, #48	@ 0x30
 8009076:	d86b      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009078:	2b20      	cmp	r3, #32
 800907a:	d060      	beq.n	800913e <HAL_TIM_ConfigClockSource+0x15a>
 800907c:	2b20      	cmp	r3, #32
 800907e:	d867      	bhi.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009080:	2b00      	cmp	r3, #0
 8009082:	d05c      	beq.n	800913e <HAL_TIM_ConfigClockSource+0x15a>
 8009084:	2b10      	cmp	r3, #16
 8009086:	d05a      	beq.n	800913e <HAL_TIM_ConfigClockSource+0x15a>
 8009088:	e062      	b.n	8009150 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800909a:	f000 f9b5 	bl	8009408 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80090ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68ba      	ldr	r2, [r7, #8]
 80090b4:	609a      	str	r2, [r3, #8]
      break;
 80090b6:	e04f      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80090c8:	f000 f99e 	bl	8009408 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	689a      	ldr	r2, [r3, #8]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80090da:	609a      	str	r2, [r3, #8]
      break;
 80090dc:	e03c      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ea:	461a      	mov	r2, r3
 80090ec:	f000 f912 	bl	8009314 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2150      	movs	r1, #80	@ 0x50
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 f96b 	bl	80093d2 <TIM_ITRx_SetConfig>
      break;
 80090fc:	e02c      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800910a:	461a      	mov	r2, r3
 800910c:	f000 f931 	bl	8009372 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2160      	movs	r1, #96	@ 0x60
 8009116:	4618      	mov	r0, r3
 8009118:	f000 f95b 	bl	80093d2 <TIM_ITRx_SetConfig>
      break;
 800911c:	e01c      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800912a:	461a      	mov	r2, r3
 800912c:	f000 f8f2 	bl	8009314 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2140      	movs	r1, #64	@ 0x40
 8009136:	4618      	mov	r0, r3
 8009138:	f000 f94b 	bl	80093d2 <TIM_ITRx_SetConfig>
      break;
 800913c:	e00c      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4619      	mov	r1, r3
 8009148:	4610      	mov	r0, r2
 800914a:	f000 f942 	bl	80093d2 <TIM_ITRx_SetConfig>
      break;
 800914e:	e003      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	73fb      	strb	r3, [r7, #15]
      break;
 8009154:	e000      	b.n	8009158 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009156:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009168:	7bfb      	ldrb	r3, [r7, #15]
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	fffeff88 	.word	0xfffeff88

08009178 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80091a8:	bf00      	nop
 80091aa:	370c      	adds	r7, #12
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80091bc:	bf00      	nop
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4a43      	ldr	r2, [pc, #268]	@ (80092e8 <TIM_Base_SetConfig+0x120>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d013      	beq.n	8009208 <TIM_Base_SetConfig+0x40>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091e6:	d00f      	beq.n	8009208 <TIM_Base_SetConfig+0x40>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4a40      	ldr	r2, [pc, #256]	@ (80092ec <TIM_Base_SetConfig+0x124>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d00b      	beq.n	8009208 <TIM_Base_SetConfig+0x40>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a3f      	ldr	r2, [pc, #252]	@ (80092f0 <TIM_Base_SetConfig+0x128>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d007      	beq.n	8009208 <TIM_Base_SetConfig+0x40>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a3e      	ldr	r2, [pc, #248]	@ (80092f4 <TIM_Base_SetConfig+0x12c>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d003      	beq.n	8009208 <TIM_Base_SetConfig+0x40>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a3d      	ldr	r2, [pc, #244]	@ (80092f8 <TIM_Base_SetConfig+0x130>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d108      	bne.n	800921a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800920e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	4313      	orrs	r3, r2
 8009218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	4a32      	ldr	r2, [pc, #200]	@ (80092e8 <TIM_Base_SetConfig+0x120>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d02b      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009228:	d027      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a2f      	ldr	r2, [pc, #188]	@ (80092ec <TIM_Base_SetConfig+0x124>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d023      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a2e      	ldr	r2, [pc, #184]	@ (80092f0 <TIM_Base_SetConfig+0x128>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d01f      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a2d      	ldr	r2, [pc, #180]	@ (80092f4 <TIM_Base_SetConfig+0x12c>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d01b      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a2c      	ldr	r2, [pc, #176]	@ (80092f8 <TIM_Base_SetConfig+0x130>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d017      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4a2b      	ldr	r2, [pc, #172]	@ (80092fc <TIM_Base_SetConfig+0x134>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d013      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a2a      	ldr	r2, [pc, #168]	@ (8009300 <TIM_Base_SetConfig+0x138>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d00f      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	4a29      	ldr	r2, [pc, #164]	@ (8009304 <TIM_Base_SetConfig+0x13c>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d00b      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a28      	ldr	r2, [pc, #160]	@ (8009308 <TIM_Base_SetConfig+0x140>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d007      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4a27      	ldr	r2, [pc, #156]	@ (800930c <TIM_Base_SetConfig+0x144>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d003      	beq.n	800927a <TIM_Base_SetConfig+0xb2>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a26      	ldr	r2, [pc, #152]	@ (8009310 <TIM_Base_SetConfig+0x148>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d108      	bne.n	800928c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	4313      	orrs	r3, r2
 800928a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	695b      	ldr	r3, [r3, #20]
 8009296:	4313      	orrs	r3, r2
 8009298:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	689a      	ldr	r2, [r3, #8]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a0e      	ldr	r2, [pc, #56]	@ (80092e8 <TIM_Base_SetConfig+0x120>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d003      	beq.n	80092ba <TIM_Base_SetConfig+0xf2>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a10      	ldr	r2, [pc, #64]	@ (80092f8 <TIM_Base_SetConfig+0x130>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d103      	bne.n	80092c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	691a      	ldr	r2, [r3, #16]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f043 0204 	orr.w	r2, r3, #4
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	601a      	str	r2, [r3, #0]
}
 80092da:	bf00      	nop
 80092dc:	3714      	adds	r7, #20
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop
 80092e8:	40010000 	.word	0x40010000
 80092ec:	40000400 	.word	0x40000400
 80092f0:	40000800 	.word	0x40000800
 80092f4:	40000c00 	.word	0x40000c00
 80092f8:	40010400 	.word	0x40010400
 80092fc:	40014000 	.word	0x40014000
 8009300:	40014400 	.word	0x40014400
 8009304:	40014800 	.word	0x40014800
 8009308:	40001800 	.word	0x40001800
 800930c:	40001c00 	.word	0x40001c00
 8009310:	40002000 	.word	0x40002000

08009314 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009314:	b480      	push	{r7}
 8009316:	b087      	sub	sp, #28
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6a1b      	ldr	r3, [r3, #32]
 8009324:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	6a1b      	ldr	r3, [r3, #32]
 800932a:	f023 0201 	bic.w	r2, r3, #1
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	699b      	ldr	r3, [r3, #24]
 8009336:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800933e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	011b      	lsls	r3, r3, #4
 8009344:	693a      	ldr	r2, [r7, #16]
 8009346:	4313      	orrs	r3, r2
 8009348:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	f023 030a 	bic.w	r3, r3, #10
 8009350:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009352:	697a      	ldr	r2, [r7, #20]
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	4313      	orrs	r3, r2
 8009358:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	693a      	ldr	r2, [r7, #16]
 800935e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	697a      	ldr	r2, [r7, #20]
 8009364:	621a      	str	r2, [r3, #32]
}
 8009366:	bf00      	nop
 8009368:	371c      	adds	r7, #28
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr

08009372 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009372:	b480      	push	{r7}
 8009374:	b087      	sub	sp, #28
 8009376:	af00      	add	r7, sp, #0
 8009378:	60f8      	str	r0, [r7, #12]
 800937a:	60b9      	str	r1, [r7, #8]
 800937c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	6a1b      	ldr	r3, [r3, #32]
 8009382:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6a1b      	ldr	r3, [r3, #32]
 8009388:	f023 0210 	bic.w	r2, r3, #16
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	699b      	ldr	r3, [r3, #24]
 8009394:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800939c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	031b      	lsls	r3, r3, #12
 80093a2:	693a      	ldr	r2, [r7, #16]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80093ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	011b      	lsls	r3, r3, #4
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	693a      	ldr	r2, [r7, #16]
 80093be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	697a      	ldr	r2, [r7, #20]
 80093c4:	621a      	str	r2, [r3, #32]
}
 80093c6:	bf00      	nop
 80093c8:	371c      	adds	r7, #28
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr

080093d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80093d2:	b480      	push	{r7}
 80093d4:	b085      	sub	sp, #20
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6078      	str	r0, [r7, #4]
 80093da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	689b      	ldr	r3, [r3, #8]
 80093e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093ea:	683a      	ldr	r2, [r7, #0]
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	f043 0307 	orr.w	r3, r3, #7
 80093f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	68fa      	ldr	r2, [r7, #12]
 80093fa:	609a      	str	r2, [r3, #8]
}
 80093fc:	bf00      	nop
 80093fe:	3714      	adds	r7, #20
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009408:	b480      	push	{r7}
 800940a:	b087      	sub	sp, #28
 800940c:	af00      	add	r7, sp, #0
 800940e:	60f8      	str	r0, [r7, #12]
 8009410:	60b9      	str	r1, [r7, #8]
 8009412:	607a      	str	r2, [r7, #4]
 8009414:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800941c:	697b      	ldr	r3, [r7, #20]
 800941e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009422:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	021a      	lsls	r2, r3, #8
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	431a      	orrs	r2, r3
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	4313      	orrs	r3, r2
 8009430:	697a      	ldr	r2, [r7, #20]
 8009432:	4313      	orrs	r3, r2
 8009434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	609a      	str	r2, [r3, #8]
}
 800943c:	bf00      	nop
 800943e:	371c      	adds	r7, #28
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009448:	b480      	push	{r7}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009458:	2b01      	cmp	r3, #1
 800945a:	d101      	bne.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800945c:	2302      	movs	r3, #2
 800945e:	e06d      	b.n	800953c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2201      	movs	r2, #1
 8009464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2202      	movs	r2, #2
 800946c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a30      	ldr	r2, [pc, #192]	@ (8009548 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d004      	beq.n	8009494 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a2f      	ldr	r2, [pc, #188]	@ (800954c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d108      	bne.n	80094a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800949a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	68fa      	ldr	r2, [r7, #12]
 80094a2:	4313      	orrs	r3, r2
 80094a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	4313      	orrs	r3, r2
 80094b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	68fa      	ldr	r2, [r7, #12]
 80094be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a20      	ldr	r2, [pc, #128]	@ (8009548 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d022      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094d2:	d01d      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009550 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d018      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009554 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d013      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a1a      	ldr	r2, [pc, #104]	@ (8009558 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d00e      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a15      	ldr	r2, [pc, #84]	@ (800954c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d009      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a16      	ldr	r2, [pc, #88]	@ (800955c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d004      	beq.n	8009510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a15      	ldr	r2, [pc, #84]	@ (8009560 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d10c      	bne.n	800952a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009516:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	68ba      	ldr	r2, [r7, #8]
 800951e:	4313      	orrs	r3, r2
 8009520:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	68ba      	ldr	r2, [r7, #8]
 8009528:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3714      	adds	r7, #20
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr
 8009548:	40010000 	.word	0x40010000
 800954c:	40010400 	.word	0x40010400
 8009550:	40000400 	.word	0x40000400
 8009554:	40000800 	.word	0x40000800
 8009558:	40000c00 	.word	0x40000c00
 800955c:	40014000 	.word	0x40014000
 8009560:	40001800 	.word	0x40001800

08009564 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009564:	b480      	push	{r7}
 8009566:	b083      	sub	sp, #12
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800956c:	bf00      	nop
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009580:	bf00      	nop
 8009582:	370c      	adds	r7, #12
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b082      	sub	sp, #8
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d101      	bne.n	80095b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095ae:	2301      	movs	r3, #1
 80095b0:	e040      	b.n	8009634 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d106      	bne.n	80095c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f7f9 fa28 	bl	8002a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2224      	movs	r2, #36	@ 0x24
 80095cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f022 0201 	bic.w	r2, r2, #1
 80095dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d002      	beq.n	80095ec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 fb16 	bl	8009c18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f000 f8af 	bl	8009750 <UART_SetConfig>
 80095f2:	4603      	mov	r3, r0
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	d101      	bne.n	80095fc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80095f8:	2301      	movs	r3, #1
 80095fa:	e01b      	b.n	8009634 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	685a      	ldr	r2, [r3, #4]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800960a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	689a      	ldr	r2, [r3, #8]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800961a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	681a      	ldr	r2, [r3, #0]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f042 0201 	orr.w	r2, r2, #1
 800962a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 fb95 	bl	8009d5c <UART_CheckIdleState>
 8009632:	4603      	mov	r3, r0
}
 8009634:	4618      	mov	r0, r3
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b08a      	sub	sp, #40	@ 0x28
 8009640:	af02      	add	r7, sp, #8
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	603b      	str	r3, [r7, #0]
 8009648:	4613      	mov	r3, r2
 800964a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009650:	2b20      	cmp	r3, #32
 8009652:	d177      	bne.n	8009744 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d002      	beq.n	8009660 <HAL_UART_Transmit+0x24>
 800965a:	88fb      	ldrh	r3, [r7, #6]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d101      	bne.n	8009664 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	e070      	b.n	8009746 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2200      	movs	r2, #0
 8009668:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2221      	movs	r2, #33	@ 0x21
 8009670:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009672:	f7f9 fd13 	bl	800309c <HAL_GetTick>
 8009676:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	88fa      	ldrh	r2, [r7, #6]
 800967c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	88fa      	ldrh	r2, [r7, #6]
 8009684:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009690:	d108      	bne.n	80096a4 <HAL_UART_Transmit+0x68>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	691b      	ldr	r3, [r3, #16]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d104      	bne.n	80096a4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800969a:	2300      	movs	r3, #0
 800969c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	61bb      	str	r3, [r7, #24]
 80096a2:	e003      	b.n	80096ac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80096a8:	2300      	movs	r3, #0
 80096aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80096ac:	e02f      	b.n	800970e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	2200      	movs	r2, #0
 80096b6:	2180      	movs	r1, #128	@ 0x80
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f000 fbf7 	bl	8009eac <UART_WaitOnFlagUntilTimeout>
 80096be:	4603      	mov	r3, r0
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d004      	beq.n	80096ce <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2220      	movs	r2, #32
 80096c8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e03b      	b.n	8009746 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d10b      	bne.n	80096ec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	881b      	ldrh	r3, [r3, #0]
 80096d8:	461a      	mov	r2, r3
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	3302      	adds	r3, #2
 80096e8:	61bb      	str	r3, [r7, #24]
 80096ea:	e007      	b.n	80096fc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	781a      	ldrb	r2, [r3, #0]
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	3301      	adds	r3, #1
 80096fa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009702:	b29b      	uxth	r3, r3
 8009704:	3b01      	subs	r3, #1
 8009706:	b29a      	uxth	r2, r3
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009714:	b29b      	uxth	r3, r3
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1c9      	bne.n	80096ae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	2200      	movs	r2, #0
 8009722:	2140      	movs	r1, #64	@ 0x40
 8009724:	68f8      	ldr	r0, [r7, #12]
 8009726:	f000 fbc1 	bl	8009eac <UART_WaitOnFlagUntilTimeout>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d004      	beq.n	800973a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2220      	movs	r2, #32
 8009734:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	e005      	b.n	8009746 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2220      	movs	r2, #32
 800973e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009740:	2300      	movs	r3, #0
 8009742:	e000      	b.n	8009746 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009744:	2302      	movs	r3, #2
  }
}
 8009746:	4618      	mov	r0, r3
 8009748:	3720      	adds	r7, #32
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
	...

08009750 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b088      	sub	sp, #32
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009758:	2300      	movs	r3, #0
 800975a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	689a      	ldr	r2, [r3, #8]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	431a      	orrs	r2, r3
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	695b      	ldr	r3, [r3, #20]
 800976a:	431a      	orrs	r2, r3
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	69db      	ldr	r3, [r3, #28]
 8009770:	4313      	orrs	r3, r2
 8009772:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	4ba6      	ldr	r3, [pc, #664]	@ (8009a14 <UART_SetConfig+0x2c4>)
 800977c:	4013      	ands	r3, r2
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6812      	ldr	r2, [r2, #0]
 8009782:	6979      	ldr	r1, [r7, #20]
 8009784:	430b      	orrs	r3, r1
 8009786:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	68da      	ldr	r2, [r3, #12]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	430a      	orrs	r2, r1
 800979c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	699b      	ldr	r3, [r3, #24]
 80097a2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a1b      	ldr	r3, [r3, #32]
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	430a      	orrs	r2, r1
 80097c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a94      	ldr	r2, [pc, #592]	@ (8009a18 <UART_SetConfig+0x2c8>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d120      	bne.n	800980e <UART_SetConfig+0xbe>
 80097cc:	4b93      	ldr	r3, [pc, #588]	@ (8009a1c <UART_SetConfig+0x2cc>)
 80097ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097d2:	f003 0303 	and.w	r3, r3, #3
 80097d6:	2b03      	cmp	r3, #3
 80097d8:	d816      	bhi.n	8009808 <UART_SetConfig+0xb8>
 80097da:	a201      	add	r2, pc, #4	@ (adr r2, 80097e0 <UART_SetConfig+0x90>)
 80097dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e0:	080097f1 	.word	0x080097f1
 80097e4:	080097fd 	.word	0x080097fd
 80097e8:	080097f7 	.word	0x080097f7
 80097ec:	08009803 	.word	0x08009803
 80097f0:	2301      	movs	r3, #1
 80097f2:	77fb      	strb	r3, [r7, #31]
 80097f4:	e150      	b.n	8009a98 <UART_SetConfig+0x348>
 80097f6:	2302      	movs	r3, #2
 80097f8:	77fb      	strb	r3, [r7, #31]
 80097fa:	e14d      	b.n	8009a98 <UART_SetConfig+0x348>
 80097fc:	2304      	movs	r3, #4
 80097fe:	77fb      	strb	r3, [r7, #31]
 8009800:	e14a      	b.n	8009a98 <UART_SetConfig+0x348>
 8009802:	2308      	movs	r3, #8
 8009804:	77fb      	strb	r3, [r7, #31]
 8009806:	e147      	b.n	8009a98 <UART_SetConfig+0x348>
 8009808:	2310      	movs	r3, #16
 800980a:	77fb      	strb	r3, [r7, #31]
 800980c:	e144      	b.n	8009a98 <UART_SetConfig+0x348>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a83      	ldr	r2, [pc, #524]	@ (8009a20 <UART_SetConfig+0x2d0>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d132      	bne.n	800987e <UART_SetConfig+0x12e>
 8009818:	4b80      	ldr	r3, [pc, #512]	@ (8009a1c <UART_SetConfig+0x2cc>)
 800981a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800981e:	f003 030c 	and.w	r3, r3, #12
 8009822:	2b0c      	cmp	r3, #12
 8009824:	d828      	bhi.n	8009878 <UART_SetConfig+0x128>
 8009826:	a201      	add	r2, pc, #4	@ (adr r2, 800982c <UART_SetConfig+0xdc>)
 8009828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800982c:	08009861 	.word	0x08009861
 8009830:	08009879 	.word	0x08009879
 8009834:	08009879 	.word	0x08009879
 8009838:	08009879 	.word	0x08009879
 800983c:	0800986d 	.word	0x0800986d
 8009840:	08009879 	.word	0x08009879
 8009844:	08009879 	.word	0x08009879
 8009848:	08009879 	.word	0x08009879
 800984c:	08009867 	.word	0x08009867
 8009850:	08009879 	.word	0x08009879
 8009854:	08009879 	.word	0x08009879
 8009858:	08009879 	.word	0x08009879
 800985c:	08009873 	.word	0x08009873
 8009860:	2300      	movs	r3, #0
 8009862:	77fb      	strb	r3, [r7, #31]
 8009864:	e118      	b.n	8009a98 <UART_SetConfig+0x348>
 8009866:	2302      	movs	r3, #2
 8009868:	77fb      	strb	r3, [r7, #31]
 800986a:	e115      	b.n	8009a98 <UART_SetConfig+0x348>
 800986c:	2304      	movs	r3, #4
 800986e:	77fb      	strb	r3, [r7, #31]
 8009870:	e112      	b.n	8009a98 <UART_SetConfig+0x348>
 8009872:	2308      	movs	r3, #8
 8009874:	77fb      	strb	r3, [r7, #31]
 8009876:	e10f      	b.n	8009a98 <UART_SetConfig+0x348>
 8009878:	2310      	movs	r3, #16
 800987a:	77fb      	strb	r3, [r7, #31]
 800987c:	e10c      	b.n	8009a98 <UART_SetConfig+0x348>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a68      	ldr	r2, [pc, #416]	@ (8009a24 <UART_SetConfig+0x2d4>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d120      	bne.n	80098ca <UART_SetConfig+0x17a>
 8009888:	4b64      	ldr	r3, [pc, #400]	@ (8009a1c <UART_SetConfig+0x2cc>)
 800988a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800988e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009892:	2b30      	cmp	r3, #48	@ 0x30
 8009894:	d013      	beq.n	80098be <UART_SetConfig+0x16e>
 8009896:	2b30      	cmp	r3, #48	@ 0x30
 8009898:	d814      	bhi.n	80098c4 <UART_SetConfig+0x174>
 800989a:	2b20      	cmp	r3, #32
 800989c:	d009      	beq.n	80098b2 <UART_SetConfig+0x162>
 800989e:	2b20      	cmp	r3, #32
 80098a0:	d810      	bhi.n	80098c4 <UART_SetConfig+0x174>
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d002      	beq.n	80098ac <UART_SetConfig+0x15c>
 80098a6:	2b10      	cmp	r3, #16
 80098a8:	d006      	beq.n	80098b8 <UART_SetConfig+0x168>
 80098aa:	e00b      	b.n	80098c4 <UART_SetConfig+0x174>
 80098ac:	2300      	movs	r3, #0
 80098ae:	77fb      	strb	r3, [r7, #31]
 80098b0:	e0f2      	b.n	8009a98 <UART_SetConfig+0x348>
 80098b2:	2302      	movs	r3, #2
 80098b4:	77fb      	strb	r3, [r7, #31]
 80098b6:	e0ef      	b.n	8009a98 <UART_SetConfig+0x348>
 80098b8:	2304      	movs	r3, #4
 80098ba:	77fb      	strb	r3, [r7, #31]
 80098bc:	e0ec      	b.n	8009a98 <UART_SetConfig+0x348>
 80098be:	2308      	movs	r3, #8
 80098c0:	77fb      	strb	r3, [r7, #31]
 80098c2:	e0e9      	b.n	8009a98 <UART_SetConfig+0x348>
 80098c4:	2310      	movs	r3, #16
 80098c6:	77fb      	strb	r3, [r7, #31]
 80098c8:	e0e6      	b.n	8009a98 <UART_SetConfig+0x348>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a56      	ldr	r2, [pc, #344]	@ (8009a28 <UART_SetConfig+0x2d8>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d120      	bne.n	8009916 <UART_SetConfig+0x1c6>
 80098d4:	4b51      	ldr	r3, [pc, #324]	@ (8009a1c <UART_SetConfig+0x2cc>)
 80098d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80098de:	2bc0      	cmp	r3, #192	@ 0xc0
 80098e0:	d013      	beq.n	800990a <UART_SetConfig+0x1ba>
 80098e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80098e4:	d814      	bhi.n	8009910 <UART_SetConfig+0x1c0>
 80098e6:	2b80      	cmp	r3, #128	@ 0x80
 80098e8:	d009      	beq.n	80098fe <UART_SetConfig+0x1ae>
 80098ea:	2b80      	cmp	r3, #128	@ 0x80
 80098ec:	d810      	bhi.n	8009910 <UART_SetConfig+0x1c0>
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d002      	beq.n	80098f8 <UART_SetConfig+0x1a8>
 80098f2:	2b40      	cmp	r3, #64	@ 0x40
 80098f4:	d006      	beq.n	8009904 <UART_SetConfig+0x1b4>
 80098f6:	e00b      	b.n	8009910 <UART_SetConfig+0x1c0>
 80098f8:	2300      	movs	r3, #0
 80098fa:	77fb      	strb	r3, [r7, #31]
 80098fc:	e0cc      	b.n	8009a98 <UART_SetConfig+0x348>
 80098fe:	2302      	movs	r3, #2
 8009900:	77fb      	strb	r3, [r7, #31]
 8009902:	e0c9      	b.n	8009a98 <UART_SetConfig+0x348>
 8009904:	2304      	movs	r3, #4
 8009906:	77fb      	strb	r3, [r7, #31]
 8009908:	e0c6      	b.n	8009a98 <UART_SetConfig+0x348>
 800990a:	2308      	movs	r3, #8
 800990c:	77fb      	strb	r3, [r7, #31]
 800990e:	e0c3      	b.n	8009a98 <UART_SetConfig+0x348>
 8009910:	2310      	movs	r3, #16
 8009912:	77fb      	strb	r3, [r7, #31]
 8009914:	e0c0      	b.n	8009a98 <UART_SetConfig+0x348>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a44      	ldr	r2, [pc, #272]	@ (8009a2c <UART_SetConfig+0x2dc>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d125      	bne.n	800996c <UART_SetConfig+0x21c>
 8009920:	4b3e      	ldr	r3, [pc, #248]	@ (8009a1c <UART_SetConfig+0x2cc>)
 8009922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800992a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800992e:	d017      	beq.n	8009960 <UART_SetConfig+0x210>
 8009930:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009934:	d817      	bhi.n	8009966 <UART_SetConfig+0x216>
 8009936:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800993a:	d00b      	beq.n	8009954 <UART_SetConfig+0x204>
 800993c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009940:	d811      	bhi.n	8009966 <UART_SetConfig+0x216>
 8009942:	2b00      	cmp	r3, #0
 8009944:	d003      	beq.n	800994e <UART_SetConfig+0x1fe>
 8009946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800994a:	d006      	beq.n	800995a <UART_SetConfig+0x20a>
 800994c:	e00b      	b.n	8009966 <UART_SetConfig+0x216>
 800994e:	2300      	movs	r3, #0
 8009950:	77fb      	strb	r3, [r7, #31]
 8009952:	e0a1      	b.n	8009a98 <UART_SetConfig+0x348>
 8009954:	2302      	movs	r3, #2
 8009956:	77fb      	strb	r3, [r7, #31]
 8009958:	e09e      	b.n	8009a98 <UART_SetConfig+0x348>
 800995a:	2304      	movs	r3, #4
 800995c:	77fb      	strb	r3, [r7, #31]
 800995e:	e09b      	b.n	8009a98 <UART_SetConfig+0x348>
 8009960:	2308      	movs	r3, #8
 8009962:	77fb      	strb	r3, [r7, #31]
 8009964:	e098      	b.n	8009a98 <UART_SetConfig+0x348>
 8009966:	2310      	movs	r3, #16
 8009968:	77fb      	strb	r3, [r7, #31]
 800996a:	e095      	b.n	8009a98 <UART_SetConfig+0x348>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a2f      	ldr	r2, [pc, #188]	@ (8009a30 <UART_SetConfig+0x2e0>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d125      	bne.n	80099c2 <UART_SetConfig+0x272>
 8009976:	4b29      	ldr	r3, [pc, #164]	@ (8009a1c <UART_SetConfig+0x2cc>)
 8009978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800997c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009980:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009984:	d017      	beq.n	80099b6 <UART_SetConfig+0x266>
 8009986:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800998a:	d817      	bhi.n	80099bc <UART_SetConfig+0x26c>
 800998c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009990:	d00b      	beq.n	80099aa <UART_SetConfig+0x25a>
 8009992:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009996:	d811      	bhi.n	80099bc <UART_SetConfig+0x26c>
 8009998:	2b00      	cmp	r3, #0
 800999a:	d003      	beq.n	80099a4 <UART_SetConfig+0x254>
 800999c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099a0:	d006      	beq.n	80099b0 <UART_SetConfig+0x260>
 80099a2:	e00b      	b.n	80099bc <UART_SetConfig+0x26c>
 80099a4:	2301      	movs	r3, #1
 80099a6:	77fb      	strb	r3, [r7, #31]
 80099a8:	e076      	b.n	8009a98 <UART_SetConfig+0x348>
 80099aa:	2302      	movs	r3, #2
 80099ac:	77fb      	strb	r3, [r7, #31]
 80099ae:	e073      	b.n	8009a98 <UART_SetConfig+0x348>
 80099b0:	2304      	movs	r3, #4
 80099b2:	77fb      	strb	r3, [r7, #31]
 80099b4:	e070      	b.n	8009a98 <UART_SetConfig+0x348>
 80099b6:	2308      	movs	r3, #8
 80099b8:	77fb      	strb	r3, [r7, #31]
 80099ba:	e06d      	b.n	8009a98 <UART_SetConfig+0x348>
 80099bc:	2310      	movs	r3, #16
 80099be:	77fb      	strb	r3, [r7, #31]
 80099c0:	e06a      	b.n	8009a98 <UART_SetConfig+0x348>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a1b      	ldr	r2, [pc, #108]	@ (8009a34 <UART_SetConfig+0x2e4>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d138      	bne.n	8009a3e <UART_SetConfig+0x2ee>
 80099cc:	4b13      	ldr	r3, [pc, #76]	@ (8009a1c <UART_SetConfig+0x2cc>)
 80099ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80099d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80099da:	d017      	beq.n	8009a0c <UART_SetConfig+0x2bc>
 80099dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80099e0:	d82a      	bhi.n	8009a38 <UART_SetConfig+0x2e8>
 80099e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099e6:	d00b      	beq.n	8009a00 <UART_SetConfig+0x2b0>
 80099e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099ec:	d824      	bhi.n	8009a38 <UART_SetConfig+0x2e8>
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d003      	beq.n	80099fa <UART_SetConfig+0x2aa>
 80099f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099f6:	d006      	beq.n	8009a06 <UART_SetConfig+0x2b6>
 80099f8:	e01e      	b.n	8009a38 <UART_SetConfig+0x2e8>
 80099fa:	2300      	movs	r3, #0
 80099fc:	77fb      	strb	r3, [r7, #31]
 80099fe:	e04b      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a00:	2302      	movs	r3, #2
 8009a02:	77fb      	strb	r3, [r7, #31]
 8009a04:	e048      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a06:	2304      	movs	r3, #4
 8009a08:	77fb      	strb	r3, [r7, #31]
 8009a0a:	e045      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a0c:	2308      	movs	r3, #8
 8009a0e:	77fb      	strb	r3, [r7, #31]
 8009a10:	e042      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a12:	bf00      	nop
 8009a14:	efff69f3 	.word	0xefff69f3
 8009a18:	40011000 	.word	0x40011000
 8009a1c:	40023800 	.word	0x40023800
 8009a20:	40004400 	.word	0x40004400
 8009a24:	40004800 	.word	0x40004800
 8009a28:	40004c00 	.word	0x40004c00
 8009a2c:	40005000 	.word	0x40005000
 8009a30:	40011400 	.word	0x40011400
 8009a34:	40007800 	.word	0x40007800
 8009a38:	2310      	movs	r3, #16
 8009a3a:	77fb      	strb	r3, [r7, #31]
 8009a3c:	e02c      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a72      	ldr	r2, [pc, #456]	@ (8009c0c <UART_SetConfig+0x4bc>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d125      	bne.n	8009a94 <UART_SetConfig+0x344>
 8009a48:	4b71      	ldr	r3, [pc, #452]	@ (8009c10 <UART_SetConfig+0x4c0>)
 8009a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a4e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009a52:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009a56:	d017      	beq.n	8009a88 <UART_SetConfig+0x338>
 8009a58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009a5c:	d817      	bhi.n	8009a8e <UART_SetConfig+0x33e>
 8009a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a62:	d00b      	beq.n	8009a7c <UART_SetConfig+0x32c>
 8009a64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a68:	d811      	bhi.n	8009a8e <UART_SetConfig+0x33e>
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d003      	beq.n	8009a76 <UART_SetConfig+0x326>
 8009a6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a72:	d006      	beq.n	8009a82 <UART_SetConfig+0x332>
 8009a74:	e00b      	b.n	8009a8e <UART_SetConfig+0x33e>
 8009a76:	2300      	movs	r3, #0
 8009a78:	77fb      	strb	r3, [r7, #31]
 8009a7a:	e00d      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	77fb      	strb	r3, [r7, #31]
 8009a80:	e00a      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a82:	2304      	movs	r3, #4
 8009a84:	77fb      	strb	r3, [r7, #31]
 8009a86:	e007      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a88:	2308      	movs	r3, #8
 8009a8a:	77fb      	strb	r3, [r7, #31]
 8009a8c:	e004      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a8e:	2310      	movs	r3, #16
 8009a90:	77fb      	strb	r3, [r7, #31]
 8009a92:	e001      	b.n	8009a98 <UART_SetConfig+0x348>
 8009a94:	2310      	movs	r3, #16
 8009a96:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	69db      	ldr	r3, [r3, #28]
 8009a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aa0:	d15b      	bne.n	8009b5a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009aa2:	7ffb      	ldrb	r3, [r7, #31]
 8009aa4:	2b08      	cmp	r3, #8
 8009aa6:	d828      	bhi.n	8009afa <UART_SetConfig+0x3aa>
 8009aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8009ab0 <UART_SetConfig+0x360>)
 8009aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aae:	bf00      	nop
 8009ab0:	08009ad5 	.word	0x08009ad5
 8009ab4:	08009add 	.word	0x08009add
 8009ab8:	08009ae5 	.word	0x08009ae5
 8009abc:	08009afb 	.word	0x08009afb
 8009ac0:	08009aeb 	.word	0x08009aeb
 8009ac4:	08009afb 	.word	0x08009afb
 8009ac8:	08009afb 	.word	0x08009afb
 8009acc:	08009afb 	.word	0x08009afb
 8009ad0:	08009af3 	.word	0x08009af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ad4:	f7fd f934 	bl	8006d40 <HAL_RCC_GetPCLK1Freq>
 8009ad8:	61b8      	str	r0, [r7, #24]
        break;
 8009ada:	e013      	b.n	8009b04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009adc:	f7fd f944 	bl	8006d68 <HAL_RCC_GetPCLK2Freq>
 8009ae0:	61b8      	str	r0, [r7, #24]
        break;
 8009ae2:	e00f      	b.n	8009b04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8009c14 <UART_SetConfig+0x4c4>)
 8009ae6:	61bb      	str	r3, [r7, #24]
        break;
 8009ae8:	e00c      	b.n	8009b04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009aea:	f7fd f857 	bl	8006b9c <HAL_RCC_GetSysClockFreq>
 8009aee:	61b8      	str	r0, [r7, #24]
        break;
 8009af0:	e008      	b.n	8009b04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009af2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009af6:	61bb      	str	r3, [r7, #24]
        break;
 8009af8:	e004      	b.n	8009b04 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009afa:	2300      	movs	r3, #0
 8009afc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	77bb      	strb	r3, [r7, #30]
        break;
 8009b02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d074      	beq.n	8009bf4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	005a      	lsls	r2, r3, #1
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	085b      	lsrs	r3, r3, #1
 8009b14:	441a      	add	r2, r3
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	2b0f      	cmp	r3, #15
 8009b24:	d916      	bls.n	8009b54 <UART_SetConfig+0x404>
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b2c:	d212      	bcs.n	8009b54 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	f023 030f 	bic.w	r3, r3, #15
 8009b36:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	085b      	lsrs	r3, r3, #1
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	f003 0307 	and.w	r3, r3, #7
 8009b42:	b29a      	uxth	r2, r3
 8009b44:	89fb      	ldrh	r3, [r7, #14]
 8009b46:	4313      	orrs	r3, r2
 8009b48:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	89fa      	ldrh	r2, [r7, #14]
 8009b50:	60da      	str	r2, [r3, #12]
 8009b52:	e04f      	b.n	8009bf4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	77bb      	strb	r3, [r7, #30]
 8009b58:	e04c      	b.n	8009bf4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b5a:	7ffb      	ldrb	r3, [r7, #31]
 8009b5c:	2b08      	cmp	r3, #8
 8009b5e:	d828      	bhi.n	8009bb2 <UART_SetConfig+0x462>
 8009b60:	a201      	add	r2, pc, #4	@ (adr r2, 8009b68 <UART_SetConfig+0x418>)
 8009b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b66:	bf00      	nop
 8009b68:	08009b8d 	.word	0x08009b8d
 8009b6c:	08009b95 	.word	0x08009b95
 8009b70:	08009b9d 	.word	0x08009b9d
 8009b74:	08009bb3 	.word	0x08009bb3
 8009b78:	08009ba3 	.word	0x08009ba3
 8009b7c:	08009bb3 	.word	0x08009bb3
 8009b80:	08009bb3 	.word	0x08009bb3
 8009b84:	08009bb3 	.word	0x08009bb3
 8009b88:	08009bab 	.word	0x08009bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b8c:	f7fd f8d8 	bl	8006d40 <HAL_RCC_GetPCLK1Freq>
 8009b90:	61b8      	str	r0, [r7, #24]
        break;
 8009b92:	e013      	b.n	8009bbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b94:	f7fd f8e8 	bl	8006d68 <HAL_RCC_GetPCLK2Freq>
 8009b98:	61b8      	str	r0, [r7, #24]
        break;
 8009b9a:	e00f      	b.n	8009bbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8009c14 <UART_SetConfig+0x4c4>)
 8009b9e:	61bb      	str	r3, [r7, #24]
        break;
 8009ba0:	e00c      	b.n	8009bbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ba2:	f7fc fffb 	bl	8006b9c <HAL_RCC_GetSysClockFreq>
 8009ba6:	61b8      	str	r0, [r7, #24]
        break;
 8009ba8:	e008      	b.n	8009bbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bae:	61bb      	str	r3, [r7, #24]
        break;
 8009bb0:	e004      	b.n	8009bbc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	77bb      	strb	r3, [r7, #30]
        break;
 8009bba:	bf00      	nop
    }

    if (pclk != 0U)
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d018      	beq.n	8009bf4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	085a      	lsrs	r2, r3, #1
 8009bc8:	69bb      	ldr	r3, [r7, #24]
 8009bca:	441a      	add	r2, r3
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	2b0f      	cmp	r3, #15
 8009bda:	d909      	bls.n	8009bf0 <UART_SetConfig+0x4a0>
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009be2:	d205      	bcs.n	8009bf0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	b29a      	uxth	r2, r3
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	60da      	str	r2, [r3, #12]
 8009bee:	e001      	b.n	8009bf4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009c00:	7fbb      	ldrb	r3, [r7, #30]
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3720      	adds	r7, #32
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	40007c00 	.word	0x40007c00
 8009c10:	40023800 	.word	0x40023800
 8009c14:	00f42400 	.word	0x00f42400

08009c18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c24:	f003 0308 	and.w	r3, r3, #8
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d00a      	beq.n	8009c42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	430a      	orrs	r2, r1
 8009c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c46:	f003 0301 	and.w	r3, r3, #1
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d00a      	beq.n	8009c64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	430a      	orrs	r2, r1
 8009c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c68:	f003 0302 	and.w	r3, r3, #2
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d00a      	beq.n	8009c86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	430a      	orrs	r2, r1
 8009c84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c8a:	f003 0304 	and.w	r3, r3, #4
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00a      	beq.n	8009ca8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cac:	f003 0310 	and.w	r3, r3, #16
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d00a      	beq.n	8009cca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cce:	f003 0320 	and.w	r3, r3, #32
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00a      	beq.n	8009cec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	430a      	orrs	r2, r1
 8009cea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d01a      	beq.n	8009d2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	430a      	orrs	r2, r1
 8009d0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d16:	d10a      	bne.n	8009d2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	430a      	orrs	r2, r1
 8009d2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00a      	beq.n	8009d50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	430a      	orrs	r2, r1
 8009d4e:	605a      	str	r2, [r3, #4]
  }
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b098      	sub	sp, #96	@ 0x60
 8009d60:	af02      	add	r7, sp, #8
 8009d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d6c:	f7f9 f996 	bl	800309c <HAL_GetTick>
 8009d70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 0308 	and.w	r3, r3, #8
 8009d7c:	2b08      	cmp	r3, #8
 8009d7e:	d12e      	bne.n	8009dde <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d84:	9300      	str	r3, [sp, #0]
 8009d86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 f88c 	bl	8009eac <UART_WaitOnFlagUntilTimeout>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d021      	beq.n	8009dde <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009da2:	e853 3f00 	ldrex	r3, [r3]
 8009da6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009daa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dae:	653b      	str	r3, [r7, #80]	@ 0x50
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	461a      	mov	r2, r3
 8009db6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009dbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dc0:	e841 2300 	strex	r3, r2, [r1]
 8009dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d1e6      	bne.n	8009d9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2220      	movs	r2, #32
 8009dd0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dda:	2303      	movs	r3, #3
 8009ddc:	e062      	b.n	8009ea4 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 0304 	and.w	r3, r3, #4
 8009de8:	2b04      	cmp	r3, #4
 8009dea:	d149      	bne.n	8009e80 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009dec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009df0:	9300      	str	r3, [sp, #0]
 8009df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009df4:	2200      	movs	r2, #0
 8009df6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f856 	bl	8009eac <UART_WaitOnFlagUntilTimeout>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d03c      	beq.n	8009e80 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0e:	e853 3f00 	ldrex	r3, [r3]
 8009e12:	623b      	str	r3, [r7, #32]
   return(result);
 8009e14:	6a3b      	ldr	r3, [r7, #32]
 8009e16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	461a      	mov	r2, r3
 8009e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e26:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e2c:	e841 2300 	strex	r3, r2, [r1]
 8009e30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1e6      	bne.n	8009e06 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	3308      	adds	r3, #8
 8009e3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	e853 3f00 	ldrex	r3, [r3]
 8009e46:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f023 0301 	bic.w	r3, r3, #1
 8009e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3308      	adds	r3, #8
 8009e56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e58:	61fa      	str	r2, [r7, #28]
 8009e5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5c:	69b9      	ldr	r1, [r7, #24]
 8009e5e:	69fa      	ldr	r2, [r7, #28]
 8009e60:	e841 2300 	strex	r3, r2, [r1]
 8009e64:	617b      	str	r3, [r7, #20]
   return(result);
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1e5      	bne.n	8009e38 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2220      	movs	r2, #32
 8009e70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e7c:	2303      	movs	r3, #3
 8009e7e:	e011      	b.n	8009ea4 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2220      	movs	r2, #32
 8009e84:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2220      	movs	r2, #32
 8009e8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2200      	movs	r2, #0
 8009e92:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009ea2:	2300      	movs	r3, #0
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3758      	adds	r7, #88	@ 0x58
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b084      	sub	sp, #16
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	60b9      	str	r1, [r7, #8]
 8009eb6:	603b      	str	r3, [r7, #0]
 8009eb8:	4613      	mov	r3, r2
 8009eba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ebc:	e04f      	b.n	8009f5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ec4:	d04b      	beq.n	8009f5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ec6:	f7f9 f8e9 	bl	800309c <HAL_GetTick>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	1ad3      	subs	r3, r2, r3
 8009ed0:	69ba      	ldr	r2, [r7, #24]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d302      	bcc.n	8009edc <UART_WaitOnFlagUntilTimeout+0x30>
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d101      	bne.n	8009ee0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009edc:	2303      	movs	r3, #3
 8009ede:	e04e      	b.n	8009f7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f003 0304 	and.w	r3, r3, #4
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d037      	beq.n	8009f5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	2b80      	cmp	r3, #128	@ 0x80
 8009ef2:	d034      	beq.n	8009f5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	2b40      	cmp	r3, #64	@ 0x40
 8009ef8:	d031      	beq.n	8009f5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	69db      	ldr	r3, [r3, #28]
 8009f00:	f003 0308 	and.w	r3, r3, #8
 8009f04:	2b08      	cmp	r3, #8
 8009f06:	d110      	bne.n	8009f2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2208      	movs	r2, #8
 8009f0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f000 f838 	bl	8009f86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2208      	movs	r2, #8
 8009f1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2200      	movs	r2, #0
 8009f22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009f26:	2301      	movs	r3, #1
 8009f28:	e029      	b.n	8009f7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	69db      	ldr	r3, [r3, #28]
 8009f30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f38:	d111      	bne.n	8009f5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009f42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f000 f81e 	bl	8009f86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2220      	movs	r2, #32
 8009f4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e00f      	b.n	8009f7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	69da      	ldr	r2, [r3, #28]
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	4013      	ands	r3, r2
 8009f68:	68ba      	ldr	r2, [r7, #8]
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	bf0c      	ite	eq
 8009f6e:	2301      	moveq	r3, #1
 8009f70:	2300      	movne	r3, #0
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	461a      	mov	r2, r3
 8009f76:	79fb      	ldrb	r3, [r7, #7]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d0a0      	beq.n	8009ebe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f7c:	2300      	movs	r3, #0
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3710      	adds	r7, #16
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}

08009f86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b095      	sub	sp, #84	@ 0x54
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f96:	e853 3f00 	ldrex	r3, [r3]
 8009f9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	461a      	mov	r2, r3
 8009faa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fac:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009fb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009fb4:	e841 2300 	strex	r3, r2, [r1]
 8009fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1e6      	bne.n	8009f8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	3308      	adds	r3, #8
 8009fc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc8:	6a3b      	ldr	r3, [r7, #32]
 8009fca:	e853 3f00 	ldrex	r3, [r3]
 8009fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	f023 0301 	bic.w	r3, r3, #1
 8009fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	3308      	adds	r3, #8
 8009fde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009fe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fe8:	e841 2300 	strex	r3, r2, [r1]
 8009fec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d1e5      	bne.n	8009fc0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d118      	bne.n	800a02e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	e853 3f00 	ldrex	r3, [r3]
 800a008:	60bb      	str	r3, [r7, #8]
   return(result);
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	f023 0310 	bic.w	r3, r3, #16
 800a010:	647b      	str	r3, [r7, #68]	@ 0x44
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	461a      	mov	r2, r3
 800a018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a01a:	61bb      	str	r3, [r7, #24]
 800a01c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01e:	6979      	ldr	r1, [r7, #20]
 800a020:	69ba      	ldr	r2, [r7, #24]
 800a022:	e841 2300 	strex	r3, r2, [r1]
 800a026:	613b      	str	r3, [r7, #16]
   return(result);
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1e6      	bne.n	8009ffc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2220      	movs	r2, #32
 800a032:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a042:	bf00      	nop
 800a044:	3754      	adds	r7, #84	@ 0x54
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr
	...

0800a050 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a050:	b5b0      	push	{r4, r5, r7, lr}
 800a052:	b08c      	sub	sp, #48	@ 0x30
 800a054:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a056:	4b8f      	ldr	r3, [pc, #572]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a058:	22c0      	movs	r2, #192	@ 0xc0
 800a05a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a05c:	4b8d      	ldr	r3, [pc, #564]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a05e:	22a8      	movs	r2, #168	@ 0xa8
 800a060:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a062:	4b8c      	ldr	r3, [pc, #560]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a064:	2201      	movs	r2, #1
 800a066:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 180;
 800a068:	4b8a      	ldr	r3, [pc, #552]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a06a:	22b4      	movs	r2, #180	@ 0xb4
 800a06c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a06e:	4b8a      	ldr	r3, [pc, #552]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a070:	22ff      	movs	r2, #255	@ 0xff
 800a072:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a074:	4b88      	ldr	r3, [pc, #544]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a076:	22ff      	movs	r2, #255	@ 0xff
 800a078:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a07a:	4b87      	ldr	r3, [pc, #540]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a07c:	22ff      	movs	r2, #255	@ 0xff
 800a07e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a080:	4b85      	ldr	r3, [pc, #532]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a082:	2200      	movs	r2, #0
 800a084:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a086:	4b85      	ldr	r3, [pc, #532]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a088:	22c0      	movs	r2, #192	@ 0xc0
 800a08a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a08c:	4b83      	ldr	r3, [pc, #524]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a08e:	22a8      	movs	r2, #168	@ 0xa8
 800a090:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a092:	4b82      	ldr	r3, [pc, #520]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a094:	2201      	movs	r2, #1
 800a096:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a098:	4b80      	ldr	r3, [pc, #512]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a09a:	2201      	movs	r2, #1
 800a09c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a09e:	2100      	movs	r1, #0
 800a0a0:	2000      	movs	r0, #0
 800a0a2:	f006 fc43 	bl	801092c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a0a6:	4b7b      	ldr	r3, [pc, #492]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	061a      	lsls	r2, r3, #24
 800a0ac:	4b79      	ldr	r3, [pc, #484]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0ae:	785b      	ldrb	r3, [r3, #1]
 800a0b0:	041b      	lsls	r3, r3, #16
 800a0b2:	431a      	orrs	r2, r3
 800a0b4:	4b77      	ldr	r3, [pc, #476]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0b6:	789b      	ldrb	r3, [r3, #2]
 800a0b8:	021b      	lsls	r3, r3, #8
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	4a75      	ldr	r2, [pc, #468]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0be:	78d2      	ldrb	r2, [r2, #3]
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	061a      	lsls	r2, r3, #24
 800a0c4:	4b73      	ldr	r3, [pc, #460]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	0619      	lsls	r1, r3, #24
 800a0ca:	4b72      	ldr	r3, [pc, #456]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0cc:	785b      	ldrb	r3, [r3, #1]
 800a0ce:	041b      	lsls	r3, r3, #16
 800a0d0:	4319      	orrs	r1, r3
 800a0d2:	4b70      	ldr	r3, [pc, #448]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0d4:	789b      	ldrb	r3, [r3, #2]
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	430b      	orrs	r3, r1
 800a0da:	496e      	ldr	r1, [pc, #440]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0dc:	78c9      	ldrb	r1, [r1, #3]
 800a0de:	430b      	orrs	r3, r1
 800a0e0:	021b      	lsls	r3, r3, #8
 800a0e2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a0e6:	431a      	orrs	r2, r3
 800a0e8:	4b6a      	ldr	r3, [pc, #424]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	0619      	lsls	r1, r3, #24
 800a0ee:	4b69      	ldr	r3, [pc, #420]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0f0:	785b      	ldrb	r3, [r3, #1]
 800a0f2:	041b      	lsls	r3, r3, #16
 800a0f4:	4319      	orrs	r1, r3
 800a0f6:	4b67      	ldr	r3, [pc, #412]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a0f8:	789b      	ldrb	r3, [r3, #2]
 800a0fa:	021b      	lsls	r3, r3, #8
 800a0fc:	430b      	orrs	r3, r1
 800a0fe:	4965      	ldr	r1, [pc, #404]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a100:	78c9      	ldrb	r1, [r1, #3]
 800a102:	430b      	orrs	r3, r1
 800a104:	0a1b      	lsrs	r3, r3, #8
 800a106:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a10a:	431a      	orrs	r2, r3
 800a10c:	4b61      	ldr	r3, [pc, #388]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	0619      	lsls	r1, r3, #24
 800a112:	4b60      	ldr	r3, [pc, #384]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a114:	785b      	ldrb	r3, [r3, #1]
 800a116:	041b      	lsls	r3, r3, #16
 800a118:	4319      	orrs	r1, r3
 800a11a:	4b5e      	ldr	r3, [pc, #376]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a11c:	789b      	ldrb	r3, [r3, #2]
 800a11e:	021b      	lsls	r3, r3, #8
 800a120:	430b      	orrs	r3, r1
 800a122:	495c      	ldr	r1, [pc, #368]	@ (800a294 <MX_LWIP_Init+0x244>)
 800a124:	78c9      	ldrb	r1, [r1, #3]
 800a126:	430b      	orrs	r3, r1
 800a128:	0e1b      	lsrs	r3, r3, #24
 800a12a:	4313      	orrs	r3, r2
 800a12c:	4a5c      	ldr	r2, [pc, #368]	@ (800a2a0 <MX_LWIP_Init+0x250>)
 800a12e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a130:	4b59      	ldr	r3, [pc, #356]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	061a      	lsls	r2, r3, #24
 800a136:	4b58      	ldr	r3, [pc, #352]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a138:	785b      	ldrb	r3, [r3, #1]
 800a13a:	041b      	lsls	r3, r3, #16
 800a13c:	431a      	orrs	r2, r3
 800a13e:	4b56      	ldr	r3, [pc, #344]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a140:	789b      	ldrb	r3, [r3, #2]
 800a142:	021b      	lsls	r3, r3, #8
 800a144:	4313      	orrs	r3, r2
 800a146:	4a54      	ldr	r2, [pc, #336]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a148:	78d2      	ldrb	r2, [r2, #3]
 800a14a:	4313      	orrs	r3, r2
 800a14c:	061a      	lsls	r2, r3, #24
 800a14e:	4b52      	ldr	r3, [pc, #328]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	0619      	lsls	r1, r3, #24
 800a154:	4b50      	ldr	r3, [pc, #320]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a156:	785b      	ldrb	r3, [r3, #1]
 800a158:	041b      	lsls	r3, r3, #16
 800a15a:	4319      	orrs	r1, r3
 800a15c:	4b4e      	ldr	r3, [pc, #312]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a15e:	789b      	ldrb	r3, [r3, #2]
 800a160:	021b      	lsls	r3, r3, #8
 800a162:	430b      	orrs	r3, r1
 800a164:	494c      	ldr	r1, [pc, #304]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a166:	78c9      	ldrb	r1, [r1, #3]
 800a168:	430b      	orrs	r3, r1
 800a16a:	021b      	lsls	r3, r3, #8
 800a16c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a170:	431a      	orrs	r2, r3
 800a172:	4b49      	ldr	r3, [pc, #292]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	0619      	lsls	r1, r3, #24
 800a178:	4b47      	ldr	r3, [pc, #284]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a17a:	785b      	ldrb	r3, [r3, #1]
 800a17c:	041b      	lsls	r3, r3, #16
 800a17e:	4319      	orrs	r1, r3
 800a180:	4b45      	ldr	r3, [pc, #276]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a182:	789b      	ldrb	r3, [r3, #2]
 800a184:	021b      	lsls	r3, r3, #8
 800a186:	430b      	orrs	r3, r1
 800a188:	4943      	ldr	r1, [pc, #268]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a18a:	78c9      	ldrb	r1, [r1, #3]
 800a18c:	430b      	orrs	r3, r1
 800a18e:	0a1b      	lsrs	r3, r3, #8
 800a190:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a194:	431a      	orrs	r2, r3
 800a196:	4b40      	ldr	r3, [pc, #256]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a198:	781b      	ldrb	r3, [r3, #0]
 800a19a:	0619      	lsls	r1, r3, #24
 800a19c:	4b3e      	ldr	r3, [pc, #248]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a19e:	785b      	ldrb	r3, [r3, #1]
 800a1a0:	041b      	lsls	r3, r3, #16
 800a1a2:	4319      	orrs	r1, r3
 800a1a4:	4b3c      	ldr	r3, [pc, #240]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a1a6:	789b      	ldrb	r3, [r3, #2]
 800a1a8:	021b      	lsls	r3, r3, #8
 800a1aa:	430b      	orrs	r3, r1
 800a1ac:	493a      	ldr	r1, [pc, #232]	@ (800a298 <MX_LWIP_Init+0x248>)
 800a1ae:	78c9      	ldrb	r1, [r1, #3]
 800a1b0:	430b      	orrs	r3, r1
 800a1b2:	0e1b      	lsrs	r3, r3, #24
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	4a3b      	ldr	r2, [pc, #236]	@ (800a2a4 <MX_LWIP_Init+0x254>)
 800a1b8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a1ba:	4b38      	ldr	r3, [pc, #224]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	061a      	lsls	r2, r3, #24
 800a1c0:	4b36      	ldr	r3, [pc, #216]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1c2:	785b      	ldrb	r3, [r3, #1]
 800a1c4:	041b      	lsls	r3, r3, #16
 800a1c6:	431a      	orrs	r2, r3
 800a1c8:	4b34      	ldr	r3, [pc, #208]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1ca:	789b      	ldrb	r3, [r3, #2]
 800a1cc:	021b      	lsls	r3, r3, #8
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	4a32      	ldr	r2, [pc, #200]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1d2:	78d2      	ldrb	r2, [r2, #3]
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	061a      	lsls	r2, r3, #24
 800a1d8:	4b30      	ldr	r3, [pc, #192]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	0619      	lsls	r1, r3, #24
 800a1de:	4b2f      	ldr	r3, [pc, #188]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1e0:	785b      	ldrb	r3, [r3, #1]
 800a1e2:	041b      	lsls	r3, r3, #16
 800a1e4:	4319      	orrs	r1, r3
 800a1e6:	4b2d      	ldr	r3, [pc, #180]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1e8:	789b      	ldrb	r3, [r3, #2]
 800a1ea:	021b      	lsls	r3, r3, #8
 800a1ec:	430b      	orrs	r3, r1
 800a1ee:	492b      	ldr	r1, [pc, #172]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1f0:	78c9      	ldrb	r1, [r1, #3]
 800a1f2:	430b      	orrs	r3, r1
 800a1f4:	021b      	lsls	r3, r3, #8
 800a1f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a1fa:	431a      	orrs	r2, r3
 800a1fc:	4b27      	ldr	r3, [pc, #156]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	0619      	lsls	r1, r3, #24
 800a202:	4b26      	ldr	r3, [pc, #152]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a204:	785b      	ldrb	r3, [r3, #1]
 800a206:	041b      	lsls	r3, r3, #16
 800a208:	4319      	orrs	r1, r3
 800a20a:	4b24      	ldr	r3, [pc, #144]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a20c:	789b      	ldrb	r3, [r3, #2]
 800a20e:	021b      	lsls	r3, r3, #8
 800a210:	430b      	orrs	r3, r1
 800a212:	4922      	ldr	r1, [pc, #136]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a214:	78c9      	ldrb	r1, [r1, #3]
 800a216:	430b      	orrs	r3, r1
 800a218:	0a1b      	lsrs	r3, r3, #8
 800a21a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a21e:	431a      	orrs	r2, r3
 800a220:	4b1e      	ldr	r3, [pc, #120]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	0619      	lsls	r1, r3, #24
 800a226:	4b1d      	ldr	r3, [pc, #116]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a228:	785b      	ldrb	r3, [r3, #1]
 800a22a:	041b      	lsls	r3, r3, #16
 800a22c:	4319      	orrs	r1, r3
 800a22e:	4b1b      	ldr	r3, [pc, #108]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a230:	789b      	ldrb	r3, [r3, #2]
 800a232:	021b      	lsls	r3, r3, #8
 800a234:	430b      	orrs	r3, r1
 800a236:	4919      	ldr	r1, [pc, #100]	@ (800a29c <MX_LWIP_Init+0x24c>)
 800a238:	78c9      	ldrb	r1, [r1, #3]
 800a23a:	430b      	orrs	r3, r1
 800a23c:	0e1b      	lsrs	r3, r3, #24
 800a23e:	4313      	orrs	r3, r2
 800a240:	4a19      	ldr	r2, [pc, #100]	@ (800a2a8 <MX_LWIP_Init+0x258>)
 800a242:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800a244:	4b19      	ldr	r3, [pc, #100]	@ (800a2ac <MX_LWIP_Init+0x25c>)
 800a246:	9302      	str	r3, [sp, #8]
 800a248:	4b19      	ldr	r3, [pc, #100]	@ (800a2b0 <MX_LWIP_Init+0x260>)
 800a24a:	9301      	str	r3, [sp, #4]
 800a24c:	2300      	movs	r3, #0
 800a24e:	9300      	str	r3, [sp, #0]
 800a250:	4b15      	ldr	r3, [pc, #84]	@ (800a2a8 <MX_LWIP_Init+0x258>)
 800a252:	4a14      	ldr	r2, [pc, #80]	@ (800a2a4 <MX_LWIP_Init+0x254>)
 800a254:	4912      	ldr	r1, [pc, #72]	@ (800a2a0 <MX_LWIP_Init+0x250>)
 800a256:	4817      	ldr	r0, [pc, #92]	@ (800a2b4 <MX_LWIP_Init+0x264>)
 800a258:	f008 f91a 	bl	8012490 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a25c:	4815      	ldr	r0, [pc, #84]	@ (800a2b4 <MX_LWIP_Init+0x264>)
 800a25e:	f008 fac9 	bl	80127f4 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800a262:	4814      	ldr	r0, [pc, #80]	@ (800a2b4 <MX_LWIP_Init+0x264>)
 800a264:	f008 fad6 	bl	8012814 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800a268:	4913      	ldr	r1, [pc, #76]	@ (800a2b8 <MX_LWIP_Init+0x268>)
 800a26a:	4812      	ldr	r0, [pc, #72]	@ (800a2b4 <MX_LWIP_Init+0x264>)
 800a26c:	f008 fbd4 	bl	8012a18 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800a270:	4b12      	ldr	r3, [pc, #72]	@ (800a2bc <MX_LWIP_Init+0x26c>)
 800a272:	1d3c      	adds	r4, r7, #4
 800a274:	461d      	mov	r5, r3
 800a276:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a27a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a27e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800a282:	1d3b      	adds	r3, r7, #4
 800a284:	490b      	ldr	r1, [pc, #44]	@ (800a2b4 <MX_LWIP_Init+0x264>)
 800a286:	4618      	mov	r0, r3
 800a288:	f000 fdcb 	bl	800ae22 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a28c:	bf00      	nop
 800a28e:	3720      	adds	r7, #32
 800a290:	46bd      	mov	sp, r7
 800a292:	bdb0      	pop	{r4, r5, r7, pc}
 800a294:	20001e50 	.word	0x20001e50
 800a298:	20001e54 	.word	0x20001e54
 800a29c:	20001e58 	.word	0x20001e58
 800a2a0:	20001e44 	.word	0x20001e44
 800a2a4:	20001e48 	.word	0x20001e48
 800a2a8:	20001e4c 	.word	0x20001e4c
 800a2ac:	0801083d 	.word	0x0801083d
 800a2b0:	0800a859 	.word	0x0800a859
 800a2b4:	20001e10 	.word	0x20001e10
 800a2b8:	0800a2c1 	.word	0x0800a2c1
 800a2bc:	08022b8c 	.word	0x08022b8c

0800a2c0 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800a2c8:	bf00      	nop
 800a2ca:	370c      	adds	r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr

0800a2d4 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b087      	sub	sp, #28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800a2e6:	2320      	movs	r3, #32
 800a2e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a2ea:	f3bf 8f4f 	dsb	sy
}
 800a2ee:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800a2f0:	e00b      	b.n	800a30a <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800a2f2:	4a0d      	ldr	r2, [pc, #52]	@ (800a328 <SCB_InvalidateDCache_by_Addr+0x54>)
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	693a      	ldr	r2, [r7, #16]
 800a2fe:	4413      	add	r3, r2
 800a300:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800a302:	697a      	ldr	r2, [r7, #20]
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	1ad3      	subs	r3, r2, r3
 800a308:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	dcf0      	bgt.n	800a2f2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800a310:	f3bf 8f4f 	dsb	sy
}
 800a314:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a316:	f3bf 8f6f 	isb	sy
}
 800a31a:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800a31c:	bf00      	nop
 800a31e:	371c      	adds	r7, #28
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr
 800a328:	e000ed00 	.word	0xe000ed00

0800a32c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800a334:	4b04      	ldr	r3, [pc, #16]	@ (800a348 <HAL_ETH_RxCpltCallback+0x1c>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4618      	mov	r0, r3
 800a33a:	f000 fefb 	bl	800b134 <osSemaphoreRelease>
}
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	200067e8 	.word	0x200067e8

0800a34c <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800a354:	4b04      	ldr	r3, [pc, #16]	@ (800a368 <HAL_ETH_TxCpltCallback+0x1c>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4618      	mov	r0, r3
 800a35a:	f000 feeb 	bl	800b134 <osSemaphoreRelease>
}
 800a35e:	bf00      	nop
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	200067ec 	.word	0x200067ec

0800a36c <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7fa fd9c 	bl	8004eb2 <HAL_ETH_GetDMAError>
 800a37a:	4603      	mov	r3, r0
 800a37c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a380:	2b80      	cmp	r3, #128	@ 0x80
 800a382:	d104      	bne.n	800a38e <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800a384:	4b04      	ldr	r3, [pc, #16]	@ (800a398 <HAL_ETH_ErrorCallback+0x2c>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4618      	mov	r0, r3
 800a38a:	f000 fed3 	bl	800b134 <osSemaphoreRelease>
  }
}
 800a38e:	bf00      	nop
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}
 800a396:	bf00      	nop
 800a398:	200067e8 	.word	0x200067e8

0800a39c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a39c:	b5b0      	push	{r4, r5, r7, lr}
 800a39e:	b0b4      	sub	sp, #208	@ 0xd0
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800a3b6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a3ba:	2264      	movs	r2, #100	@ 0x64
 800a3bc:	2100      	movs	r1, #0
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f014 fc82 	bl	801ecc8 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a3c4:	4b9f      	ldr	r3, [pc, #636]	@ (800a644 <low_level_init+0x2a8>)
 800a3c6:	4aa0      	ldr	r2, [pc, #640]	@ (800a648 <low_level_init+0x2ac>)
 800a3c8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 800a3d0:	2380      	movs	r3, #128	@ 0x80
 800a3d2:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800a3d6:	23e1      	movs	r3, #225	@ 0xe1
 800a3d8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x80;
 800a3e8:	2380      	movs	r3, #128	@ 0x80
 800a3ea:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 800a3ee:	4a95      	ldr	r2, [pc, #596]	@ (800a644 <low_level_init+0x2a8>)
 800a3f0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a3f4:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800a3f6:	4b93      	ldr	r3, [pc, #588]	@ (800a644 <low_level_init+0x2a8>)
 800a3f8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800a3fc:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800a3fe:	4b91      	ldr	r3, [pc, #580]	@ (800a644 <low_level_init+0x2a8>)
 800a400:	4a92      	ldr	r2, [pc, #584]	@ (800a64c <low_level_init+0x2b0>)
 800a402:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800a404:	4b8f      	ldr	r3, [pc, #572]	@ (800a644 <low_level_init+0x2a8>)
 800a406:	4a92      	ldr	r2, [pc, #584]	@ (800a650 <low_level_init+0x2b4>)
 800a408:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800a40a:	4b8e      	ldr	r3, [pc, #568]	@ (800a644 <low_level_init+0x2a8>)
 800a40c:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800a410:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a412:	488c      	ldr	r0, [pc, #560]	@ (800a644 <low_level_init+0x2a8>)
 800a414:	f7f9 ff04 	bl	8004220 <HAL_ETH_Init>
 800a418:	4603      	mov	r3, r0
 800a41a:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800a41e:	2238      	movs	r2, #56	@ 0x38
 800a420:	2100      	movs	r1, #0
 800a422:	488c      	ldr	r0, [pc, #560]	@ (800a654 <low_level_init+0x2b8>)
 800a424:	f014 fc50 	bl	801ecc8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800a428:	4b8a      	ldr	r3, [pc, #552]	@ (800a654 <low_level_init+0x2b8>)
 800a42a:	2221      	movs	r2, #33	@ 0x21
 800a42c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800a42e:	4b89      	ldr	r3, [pc, #548]	@ (800a654 <low_level_init+0x2b8>)
 800a430:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800a434:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800a436:	4b87      	ldr	r3, [pc, #540]	@ (800a654 <low_level_init+0x2b8>)
 800a438:	2200      	movs	r2, #0
 800a43a:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800a43c:	4886      	ldr	r0, [pc, #536]	@ (800a658 <low_level_init+0x2bc>)
 800a43e:	f007 fee1 	bl	8012204 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2206      	movs	r2, #6
 800a446:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a44a:	4b7e      	ldr	r3, [pc, #504]	@ (800a644 <low_level_init+0x2a8>)
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	781a      	ldrb	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a456:	4b7b      	ldr	r3, [pc, #492]	@ (800a644 <low_level_init+0x2a8>)
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	785a      	ldrb	r2, [r3, #1]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a462:	4b78      	ldr	r3, [pc, #480]	@ (800a644 <low_level_init+0x2a8>)
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	789a      	ldrb	r2, [r3, #2]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a46e:	4b75      	ldr	r3, [pc, #468]	@ (800a644 <low_level_init+0x2a8>)
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	78da      	ldrb	r2, [r3, #3]
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a47a:	4b72      	ldr	r3, [pc, #456]	@ (800a644 <low_level_init+0x2a8>)
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	791a      	ldrb	r2, [r3, #4]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a486:	4b6f      	ldr	r3, [pc, #444]	@ (800a644 <low_level_init+0x2a8>)
 800a488:	685b      	ldr	r3, [r3, #4]
 800a48a:	795a      	ldrb	r2, [r3, #5]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800a498:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a4a0:	f043 030a 	orr.w	r3, r3, #10
 800a4a4:	b2da      	uxtb	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800a4b4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a4b8:	2101      	movs	r1, #1
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f000 fdba 	bl	800b034 <osSemaphoreCreate>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	4a66      	ldr	r2, [pc, #408]	@ (800a65c <low_level_init+0x2c0>)
 800a4c4:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800a4ce:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800a4d2:	2101      	movs	r1, #1
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f000 fdad 	bl	800b034 <osSemaphoreCreate>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	4a60      	ldr	r2, [pc, #384]	@ (800a660 <low_level_init+0x2c4>)
 800a4de:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800a4e0:	4b5e      	ldr	r3, [pc, #376]	@ (800a65c <low_level_init+0x2c0>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	2100      	movs	r1, #0
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f000 fdd6 	bl	800b098 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 800a4ec:	4b5c      	ldr	r3, [pc, #368]	@ (800a660 <low_level_init+0x2c4>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 fdd0 	bl	800b098 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800a4f8:	4b5a      	ldr	r3, [pc, #360]	@ (800a664 <low_level_init+0x2c8>)
 800a4fa:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a4fe:	461d      	mov	r5, r3
 800a500:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a502:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a504:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a508:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800a50c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a510:	6879      	ldr	r1, [r7, #4]
 800a512:	4618      	mov	r0, r3
 800a514:	f000 fc85 	bl	800ae22 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800a518:	4953      	ldr	r1, [pc, #332]	@ (800a668 <low_level_init+0x2cc>)
 800a51a:	4854      	ldr	r0, [pc, #336]	@ (800a66c <low_level_init+0x2d0>)
 800a51c:	f7f8 fc8d 	bl	8002e3a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800a520:	4852      	ldr	r0, [pc, #328]	@ (800a66c <low_level_init+0x2d0>)
 800a522:	f7f8 fcbc 	bl	8002e9e <LAN8742_Init>
 800a526:	4603      	mov	r3, r0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d006      	beq.n	800a53a <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f008 fa43 	bl	80129b8 <netif_set_link_down>
    netif_set_down(netif);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f008 f9da 	bl	80128ec <netif_set_down>
 800a538:	e081      	b.n	800a63e <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800a53a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d165      	bne.n	800a60e <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a542:	484a      	ldr	r0, [pc, #296]	@ (800a66c <low_level_init+0x2d0>)
 800a544:	f7f8 fcf8 	bl	8002f38 <LAN8742_GetLinkState>
 800a548:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800a54c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a550:	2b01      	cmp	r3, #1
 800a552:	dc06      	bgt.n	800a562 <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f008 fa2f 	bl	80129b8 <netif_set_link_down>
      netif_set_down(netif);
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f008 f9c6 	bl	80128ec <netif_set_down>
 800a560:	e057      	b.n	800a612 <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800a562:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a566:	3b02      	subs	r3, #2
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d82b      	bhi.n	800a5c4 <low_level_init+0x228>
 800a56c:	a201      	add	r2, pc, #4	@ (adr r2, 800a574 <low_level_init+0x1d8>)
 800a56e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a572:	bf00      	nop
 800a574:	0800a585 	.word	0x0800a585
 800a578:	0800a597 	.word	0x0800a597
 800a57c:	0800a5a7 	.word	0x0800a5a7
 800a580:	0800a5b7 	.word	0x0800a5b7
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800a584:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a588:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a58c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a590:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a594:	e01f      	b.n	800a5d6 <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800a596:	2300      	movs	r3, #0
 800a598:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a59c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a5a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a5a4:	e017      	b.n	800a5d6 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800a5a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a5aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a5b4:	e00f      	b.n	800a5d6 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a5c2:	e008      	b.n	800a5d6 <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800a5c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a5c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a5cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a5d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a5d4:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a5d6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a5da:	4619      	mov	r1, r3
 800a5dc:	4819      	ldr	r0, [pc, #100]	@ (800a644 <low_level_init+0x2a8>)
 800a5de:	f7fa fb07 	bl	8004bf0 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800a5e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a5e6:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800a5e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a5ec:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a5ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	4813      	ldr	r0, [pc, #76]	@ (800a644 <low_level_init+0x2a8>)
 800a5f6:	f7fa fbf2 	bl	8004dde <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800a5fa:	4812      	ldr	r0, [pc, #72]	@ (800a644 <low_level_init+0x2a8>)
 800a5fc:	f7f9 feaa 	bl	8004354 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f008 f907 	bl	8012814 <netif_set_up>
    netif_set_link_up(netif);
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f008 f9a2 	bl	8012950 <netif_set_link_up>
 800a60c:	e001      	b.n	800a612 <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 800a60e:	f7f8 f855 	bl	80026bc <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 800a612:	f7f8 fd73 	bl	80030fc <HAL_GetREVID>
 800a616:	4603      	mov	r3, r0
 800a618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a61c:	d10f      	bne.n	800a63e <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 800a61e:	4b14      	ldr	r3, [pc, #80]	@ (800a670 <low_level_init+0x2d4>)
 800a620:	f107 040c 	add.w	r4, r7, #12
 800a624:	461d      	mov	r5, r3
 800a626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a62a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a62e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 800a632:	f107 030c 	add.w	r3, r7, #12
 800a636:	2100      	movs	r1, #0
 800a638:	4618      	mov	r0, r3
 800a63a:	f000 fbf2 	bl	800ae22 <osThreadCreate>
  }
}
 800a63e:	37d0      	adds	r7, #208	@ 0xd0
 800a640:	46bd      	mov	sp, r7
 800a642:	bdb0      	pop	{r4, r5, r7, pc}
 800a644:	200067f0 	.word	0x200067f0
 800a648:	40028000 	.word	0x40028000
 800a64c:	200002a8 	.word	0x200002a8
 800a650:	20000208 	.word	0x20000208
 800a654:	200068a0 	.word	0x200068a0
 800a658:	080262d0 	.word	0x080262d0
 800a65c:	200067e8 	.word	0x200067e8
 800a660:	200067ec 	.word	0x200067ec
 800a664:	08022bb0 	.word	0x08022bb0
 800a668:	2000001c 	.word	0x2000001c
 800a66c:	200068d8 	.word	0x200068d8
 800a670:	08022bdc 	.word	0x08022bdc

0800a674 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b092      	sub	sp, #72	@ 0x48
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800a67e:	2300      	movs	r3, #0
 800a680:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800a682:	2300      	movs	r3, #0
 800a684:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800a686:	2300      	movs	r3, #0
 800a688:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800a68c:	f107 030c 	add.w	r3, r7, #12
 800a690:	2230      	movs	r2, #48	@ 0x30
 800a692:	2100      	movs	r1, #0
 800a694:	4618      	mov	r0, r3
 800a696:	f014 fb17 	bl	801ecc8 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a69a:	f107 030c 	add.w	r3, r7, #12
 800a69e:	2230      	movs	r2, #48	@ 0x30
 800a6a0:	2100      	movs	r1, #0
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f014 fb10 	bl	801ecc8 <memset>

  for(q = p; q != NULL; q = q->next)
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6ac:	e045      	b.n	800a73a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a6ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6b0:	2b03      	cmp	r3, #3
 800a6b2:	d902      	bls.n	800a6ba <low_level_output+0x46>
      return ERR_IF;
 800a6b4:	f06f 030b 	mvn.w	r3, #11
 800a6b8:	e07f      	b.n	800a7ba <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800a6ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6bc:	6859      	ldr	r1, [r3, #4]
 800a6be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6c0:	4613      	mov	r3, r2
 800a6c2:	005b      	lsls	r3, r3, #1
 800a6c4:	4413      	add	r3, r2
 800a6c6:	009b      	lsls	r3, r3, #2
 800a6c8:	3348      	adds	r3, #72	@ 0x48
 800a6ca:	443b      	add	r3, r7
 800a6cc:	3b3c      	subs	r3, #60	@ 0x3c
 800a6ce:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a6d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d2:	895b      	ldrh	r3, [r3, #10]
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6d8:	4613      	mov	r3, r2
 800a6da:	005b      	lsls	r3, r3, #1
 800a6dc:	4413      	add	r3, r2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	3348      	adds	r3, #72	@ 0x48
 800a6e2:	443b      	add	r3, r7
 800a6e4:	3b38      	subs	r3, #56	@ 0x38
 800a6e6:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a6e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d011      	beq.n	800a712 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a6ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6f0:	1e5a      	subs	r2, r3, #1
 800a6f2:	f107 000c 	add.w	r0, r7, #12
 800a6f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a6f8:	460b      	mov	r3, r1
 800a6fa:	005b      	lsls	r3, r3, #1
 800a6fc:	440b      	add	r3, r1
 800a6fe:	009b      	lsls	r3, r3, #2
 800a700:	18c1      	adds	r1, r0, r3
 800a702:	4613      	mov	r3, r2
 800a704:	005b      	lsls	r3, r3, #1
 800a706:	4413      	add	r3, r2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	3348      	adds	r3, #72	@ 0x48
 800a70c:	443b      	add	r3, r7
 800a70e:	3b34      	subs	r3, #52	@ 0x34
 800a710:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d109      	bne.n	800a72e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800a71a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a71c:	4613      	mov	r3, r2
 800a71e:	005b      	lsls	r3, r3, #1
 800a720:	4413      	add	r3, r2
 800a722:	009b      	lsls	r3, r3, #2
 800a724:	3348      	adds	r3, #72	@ 0x48
 800a726:	443b      	add	r3, r7
 800a728:	3b34      	subs	r3, #52	@ 0x34
 800a72a:	2200      	movs	r2, #0
 800a72c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a72e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a730:	3301      	adds	r3, #1
 800a732:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800a734:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	643b      	str	r3, [r7, #64]	@ 0x40
 800a73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1b6      	bne.n	800a6ae <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	891b      	ldrh	r3, [r3, #8]
 800a744:	461a      	mov	r2, r3
 800a746:	4b1f      	ldr	r3, [pc, #124]	@ (800a7c4 <low_level_output+0x150>)
 800a748:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a74a:	4a1e      	ldr	r2, [pc, #120]	@ (800a7c4 <low_level_output+0x150>)
 800a74c:	f107 030c 	add.w	r3, r7, #12
 800a750:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800a752:	4a1c      	ldr	r2, [pc, #112]	@ (800a7c4 <low_level_output+0x150>)
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800a758:	6838      	ldr	r0, [r7, #0]
 800a75a:	f008 fdb1 	bl	80132c0 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800a75e:	4919      	ldr	r1, [pc, #100]	@ (800a7c4 <low_level_output+0x150>)
 800a760:	4819      	ldr	r0, [pc, #100]	@ (800a7c8 <low_level_output+0x154>)
 800a762:	f7f9 fee7 	bl	8004534 <HAL_ETH_Transmit_IT>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d103      	bne.n	800a774 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800a76c:	2300      	movs	r3, #0
 800a76e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a772:	e01b      	b.n	800a7ac <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800a774:	4814      	ldr	r0, [pc, #80]	@ (800a7c8 <low_level_output+0x154>)
 800a776:	f7fa fb8f 	bl	8004e98 <HAL_ETH_GetError>
 800a77a:	4603      	mov	r3, r0
 800a77c:	f003 0302 	and.w	r3, r3, #2
 800a780:	2b00      	cmp	r3, #0
 800a782:	d00d      	beq.n	800a7a0 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800a784:	4b11      	ldr	r3, [pc, #68]	@ (800a7cc <low_level_output+0x158>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a78c:	4618      	mov	r0, r3
 800a78e:	f000 fc83 	bl	800b098 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800a792:	480d      	ldr	r0, [pc, #52]	@ (800a7c8 <low_level_output+0x154>)
 800a794:	f7fa f86e 	bl	8004874 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800a798:	23fe      	movs	r3, #254	@ 0xfe
 800a79a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a79e:	e005      	b.n	800a7ac <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800a7a0:	6838      	ldr	r0, [r7, #0]
 800a7a2:	f008 fce7 	bl	8013174 <pbuf_free>
        errval =  ERR_IF;
 800a7a6:	23f4      	movs	r3, #244	@ 0xf4
 800a7a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800a7ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a7b0:	f113 0f02 	cmn.w	r3, #2
 800a7b4:	d0d3      	beq.n	800a75e <low_level_output+0xea>

  return errval;
 800a7b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3748      	adds	r7, #72	@ 0x48
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	200068a0 	.word	0x200068a0
 800a7c8:	200067f0 	.word	0x200067f0
 800a7cc:	200067ec 	.word	0x200067ec

0800a7d0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800a7dc:	4b07      	ldr	r3, [pc, #28]	@ (800a7fc <low_level_input+0x2c>)
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d105      	bne.n	800a7f0 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800a7e4:	f107 030c 	add.w	r3, r7, #12
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4805      	ldr	r0, [pc, #20]	@ (800a800 <low_level_input+0x30>)
 800a7ec:	f7f9 fefe 	bl	80045ec <HAL_ETH_ReadData>
  }

  return p;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3710      	adds	r7, #16
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	200067e4 	.word	0x200067e4
 800a800:	200067f0 	.word	0x200067f0

0800a804 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a80c:	2300      	movs	r3, #0
 800a80e:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a814:	4b0f      	ldr	r3, [pc, #60]	@ (800a854 <ethernetif_input+0x50>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f04f 31ff 	mov.w	r1, #4294967295
 800a81c:	4618      	mov	r0, r3
 800a81e:	f000 fc3b 	bl	800b098 <osSemaphoreWait>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d1f5      	bne.n	800a814 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800a828:	68b8      	ldr	r0, [r7, #8]
 800a82a:	f7ff ffd1 	bl	800a7d0 <low_level_input>
 800a82e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00a      	beq.n	800a84c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	691b      	ldr	r3, [r3, #16]
 800a83a:	68b9      	ldr	r1, [r7, #8]
 800a83c:	68f8      	ldr	r0, [r7, #12]
 800a83e:	4798      	blx	r3
 800a840:	4603      	mov	r3, r0
 800a842:	2b00      	cmp	r3, #0
 800a844:	d002      	beq.n	800a84c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f008 fc94 	bl	8013174 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d1ea      	bne.n	800a828 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a852:	e7df      	b.n	800a814 <ethernetif_input+0x10>
 800a854:	200067e8 	.word	0x200067e8

0800a858 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d106      	bne.n	800a874 <ethernetif_init+0x1c>
 800a866:	4b0e      	ldr	r3, [pc, #56]	@ (800a8a0 <ethernetif_init+0x48>)
 800a868:	f240 2217 	movw	r2, #535	@ 0x217
 800a86c:	490d      	ldr	r1, [pc, #52]	@ (800a8a4 <ethernetif_init+0x4c>)
 800a86e:	480e      	ldr	r0, [pc, #56]	@ (800a8a8 <ethernetif_init+0x50>)
 800a870:	f014 f824 	bl	801e8bc <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2273      	movs	r2, #115	@ 0x73
 800a878:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2274      	movs	r2, #116	@ 0x74
 800a880:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	4a09      	ldr	r2, [pc, #36]	@ (800a8ac <ethernetif_init+0x54>)
 800a888:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4a08      	ldr	r2, [pc, #32]	@ (800a8b0 <ethernetif_init+0x58>)
 800a88e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f7ff fd83 	bl	800a39c <low_level_init>

  return ERR_OK;
 800a896:	2300      	movs	r3, #0
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3708      	adds	r7, #8
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	08022bf8 	.word	0x08022bf8
 800a8a4:	08022c14 	.word	0x08022c14
 800a8a8:	08022c24 	.word	0x08022c24
 800a8ac:	0801b3a1 	.word	0x0801b3a1
 800a8b0:	0800a675 	.word	0x0800a675

0800a8b4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b084      	sub	sp, #16
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a8c0:	68f9      	ldr	r1, [r7, #12]
 800a8c2:	4809      	ldr	r0, [pc, #36]	@ (800a8e8 <pbuf_free_custom+0x34>)
 800a8c4:	f007 fd8e 	bl	80123e4 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800a8c8:	4b08      	ldr	r3, [pc, #32]	@ (800a8ec <pbuf_free_custom+0x38>)
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d107      	bne.n	800a8e0 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800a8d0:	4b06      	ldr	r3, [pc, #24]	@ (800a8ec <pbuf_free_custom+0x38>)
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800a8d6:	4b06      	ldr	r3, [pc, #24]	@ (800a8f0 <pbuf_free_custom+0x3c>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f000 fc2a 	bl	800b134 <osSemaphoreRelease>
  }
}
 800a8e0:	bf00      	nop
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	080262d0 	.word	0x080262d0
 800a8ec:	200067e4 	.word	0x200067e4
 800a8f0:	200067e8 	.word	0x200067e8

0800a8f4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a8f8:	f7f8 fbd0 	bl	800309c <HAL_GetTick>
 800a8fc:	4603      	mov	r3, r0
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	bd80      	pop	{r7, pc}
	...

0800a904 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b08e      	sub	sp, #56	@ 0x38
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a90c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a910:	2200      	movs	r2, #0
 800a912:	601a      	str	r2, [r3, #0]
 800a914:	605a      	str	r2, [r3, #4]
 800a916:	609a      	str	r2, [r3, #8]
 800a918:	60da      	str	r2, [r3, #12]
 800a91a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4a52      	ldr	r2, [pc, #328]	@ (800aa6c <HAL_ETH_MspInit+0x168>)
 800a922:	4293      	cmp	r3, r2
 800a924:	f040 809e 	bne.w	800aa64 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a928:	4b51      	ldr	r3, [pc, #324]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a92a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a92c:	4a50      	ldr	r2, [pc, #320]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a92e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a932:	6313      	str	r3, [r2, #48]	@ 0x30
 800a934:	4b4e      	ldr	r3, [pc, #312]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a938:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a93c:	623b      	str	r3, [r7, #32]
 800a93e:	6a3b      	ldr	r3, [r7, #32]
 800a940:	4b4b      	ldr	r3, [pc, #300]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a944:	4a4a      	ldr	r2, [pc, #296]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a946:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a94a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a94c:	4b48      	ldr	r3, [pc, #288]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a94e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a950:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a954:	61fb      	str	r3, [r7, #28]
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	4b45      	ldr	r3, [pc, #276]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a95a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a95c:	4a44      	ldr	r2, [pc, #272]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a95e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a962:	6313      	str	r3, [r2, #48]	@ 0x30
 800a964:	4b42      	ldr	r3, [pc, #264]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a968:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a96c:	61bb      	str	r3, [r7, #24]
 800a96e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a970:	4b3f      	ldr	r3, [pc, #252]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a974:	4a3e      	ldr	r2, [pc, #248]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a976:	f043 0304 	orr.w	r3, r3, #4
 800a97a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a97c:	4b3c      	ldr	r3, [pc, #240]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a97e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a980:	f003 0304 	and.w	r3, r3, #4
 800a984:	617b      	str	r3, [r7, #20]
 800a986:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a988:	4b39      	ldr	r3, [pc, #228]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a98a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a98c:	4a38      	ldr	r2, [pc, #224]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a98e:	f043 0301 	orr.w	r3, r3, #1
 800a992:	6313      	str	r3, [r2, #48]	@ 0x30
 800a994:	4b36      	ldr	r3, [pc, #216]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a998:	f003 0301 	and.w	r3, r3, #1
 800a99c:	613b      	str	r3, [r7, #16]
 800a99e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a9a0:	4b33      	ldr	r3, [pc, #204]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a9a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a4:	4a32      	ldr	r2, [pc, #200]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a9a6:	f043 0302 	orr.w	r3, r3, #2
 800a9aa:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9ac:	4b30      	ldr	r3, [pc, #192]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a9ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9b0:	f003 0302 	and.w	r3, r3, #2
 800a9b4:	60fb      	str	r3, [r7, #12]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a9b8:	4b2d      	ldr	r3, [pc, #180]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a9ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9bc:	4a2c      	ldr	r2, [pc, #176]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a9be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9c2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9c4:	4b2a      	ldr	r3, [pc, #168]	@ (800aa70 <HAL_ETH_MspInit+0x16c>)
 800a9c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9cc:	60bb      	str	r3, [r7, #8]
 800a9ce:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a9d0:	2332      	movs	r3, #50	@ 0x32
 800a9d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9d4:	2302      	movs	r3, #2
 800a9d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9dc:	2303      	movs	r3, #3
 800a9de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a9e0:	230b      	movs	r3, #11
 800a9e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a9e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	4822      	ldr	r0, [pc, #136]	@ (800aa74 <HAL_ETH_MspInit+0x170>)
 800a9ec:	f7fa fe8e 	bl	800570c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a9f0:	2386      	movs	r3, #134	@ 0x86
 800a9f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9f4:	2302      	movs	r3, #2
 800a9f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9fc:	2303      	movs	r3, #3
 800a9fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aa00:	230b      	movs	r3, #11
 800aa02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa08:	4619      	mov	r1, r3
 800aa0a:	481b      	ldr	r0, [pc, #108]	@ (800aa78 <HAL_ETH_MspInit+0x174>)
 800aa0c:	f7fa fe7e 	bl	800570c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800aa10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aa14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa16:	2302      	movs	r3, #2
 800aa18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa1e:	2303      	movs	r3, #3
 800aa20:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aa22:	230b      	movs	r3, #11
 800aa24:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800aa26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	4813      	ldr	r0, [pc, #76]	@ (800aa7c <HAL_ETH_MspInit+0x178>)
 800aa2e:	f7fa fe6d 	bl	800570c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800aa32:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800aa36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa38:	2302      	movs	r3, #2
 800aa3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa40:	2303      	movs	r3, #3
 800aa42:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aa44:	230b      	movs	r3, #11
 800aa46:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800aa48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	480c      	ldr	r0, [pc, #48]	@ (800aa80 <HAL_ETH_MspInit+0x17c>)
 800aa50:	f7fa fe5c 	bl	800570c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800aa54:	2200      	movs	r2, #0
 800aa56:	2105      	movs	r1, #5
 800aa58:	203d      	movs	r0, #61	@ 0x3d
 800aa5a:	f7f9 f83f 	bl	8003adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800aa5e:	203d      	movs	r0, #61	@ 0x3d
 800aa60:	f7f9 f858 	bl	8003b14 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800aa64:	bf00      	nop
 800aa66:	3738      	adds	r7, #56	@ 0x38
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}
 800aa6c:	40028000 	.word	0x40028000
 800aa70:	40023800 	.word	0x40023800
 800aa74:	40020800 	.word	0x40020800
 800aa78:	40020000 	.word	0x40020000
 800aa7c:	40020400 	.word	0x40020400
 800aa80:	40021800 	.word	0x40021800

0800aa84 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800aa88:	4802      	ldr	r0, [pc, #8]	@ (800aa94 <ETH_PHY_IO_Init+0x10>)
 800aa8a:	f7fa f9c3 	bl	8004e14 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800aa8e:	2300      	movs	r3, #0
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	200067f0 	.word	0x200067f0

0800aa98 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	af00      	add	r7, sp, #0
  return 0;
 800aa9c:	2300      	movs	r3, #0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	60f8      	str	r0, [r7, #12]
 800aab0:	60b9      	str	r1, [r7, #8]
 800aab2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	68ba      	ldr	r2, [r7, #8]
 800aab8:	68f9      	ldr	r1, [r7, #12]
 800aaba:	4807      	ldr	r0, [pc, #28]	@ (800aad8 <ETH_PHY_IO_ReadReg+0x30>)
 800aabc:	f7fa f804 	bl	8004ac8 <HAL_ETH_ReadPHYRegister>
 800aac0:	4603      	mov	r3, r0
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d002      	beq.n	800aacc <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800aac6:	f04f 33ff 	mov.w	r3, #4294967295
 800aaca:	e000      	b.n	800aace <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3710      	adds	r7, #16
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	200067f0 	.word	0x200067f0

0800aadc <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	68ba      	ldr	r2, [r7, #8]
 800aaec:	68f9      	ldr	r1, [r7, #12]
 800aaee:	4807      	ldr	r0, [pc, #28]	@ (800ab0c <ETH_PHY_IO_WriteReg+0x30>)
 800aaf0:	f7fa f835 	bl	8004b5e <HAL_ETH_WritePHYRegister>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d002      	beq.n	800ab00 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800aafa:	f04f 33ff 	mov.w	r3, #4294967295
 800aafe:	e000      	b.n	800ab02 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800ab00:	2300      	movs	r3, #0
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3710      	adds	r7, #16
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	200067f0 	.word	0x200067f0

0800ab10 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ab14:	f7f8 fac2 	bl	800309c <HAL_GetTick>
 800ab18:	4603      	mov	r3, r0
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	bd80      	pop	{r7, pc}
	...

0800ab20 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b0a0      	sub	sp, #128	@ 0x80
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800ab28:	f107 0308 	add.w	r3, r7, #8
 800ab2c:	2264      	movs	r2, #100	@ 0x64
 800ab2e:	2100      	movs	r1, #0
 800ab30:	4618      	mov	r0, r3
 800ab32:	f014 f8c9 	bl	801ecc8 <memset>
  int32_t PHYLinkState = 0;
 800ab36:	2300      	movs	r3, #0
 800ab38:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab3e:	2300      	movs	r3, #0
 800ab40:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab42:	2300      	movs	r3, #0
 800ab44:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ab4a:	483a      	ldr	r0, [pc, #232]	@ (800ac34 <ethernet_link_thread+0x114>)
 800ab4c:	f7f8 f9f4 	bl	8002f38 <LAN8742_GetLinkState>
 800ab50:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800ab52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ab58:	089b      	lsrs	r3, r3, #2
 800ab5a:	f003 0301 	and.w	r3, r3, #1
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00c      	beq.n	800ab7e <ethernet_link_thread+0x5e>
 800ab64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab66:	2b01      	cmp	r3, #1
 800ab68:	dc09      	bgt.n	800ab7e <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800ab6a:	4833      	ldr	r0, [pc, #204]	@ (800ac38 <ethernet_link_thread+0x118>)
 800ab6c:	f7f9 fc62 	bl	8004434 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800ab70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ab72:	f007 febb 	bl	80128ec <netif_set_down>
    netif_set_link_down(netif);
 800ab76:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ab78:	f007 ff1e 	bl	80129b8 <netif_set_link_down>
 800ab7c:	e055      	b.n	800ac2a <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800ab7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab80:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ab84:	f003 0304 	and.w	r3, r3, #4
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d14e      	bne.n	800ac2a <ethernet_link_thread+0x10a>
 800ab8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	dd4b      	ble.n	800ac2a <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800ab92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab94:	3b02      	subs	r3, #2
 800ab96:	2b03      	cmp	r3, #3
 800ab98:	d82a      	bhi.n	800abf0 <ethernet_link_thread+0xd0>
 800ab9a:	a201      	add	r2, pc, #4	@ (adr r2, 800aba0 <ethernet_link_thread+0x80>)
 800ab9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aba0:	0800abb1 	.word	0x0800abb1
 800aba4:	0800abc3 	.word	0x0800abc3
 800aba8:	0800abd3 	.word	0x0800abd3
 800abac:	0800abe3 	.word	0x0800abe3
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800abb0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800abb4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800abb6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800abba:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800abbc:	2301      	movs	r3, #1
 800abbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800abc0:	e017      	b.n	800abf2 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800abc2:	2300      	movs	r3, #0
 800abc4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800abc6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800abca:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800abcc:	2301      	movs	r3, #1
 800abce:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800abd0:	e00f      	b.n	800abf2 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800abd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800abd6:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800abd8:	2300      	movs	r3, #0
 800abda:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800abdc:	2301      	movs	r3, #1
 800abde:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800abe0:	e007      	b.n	800abf2 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800abe2:	2300      	movs	r3, #0
 800abe4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800abe6:	2300      	movs	r3, #0
 800abe8:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800abea:	2301      	movs	r3, #1
 800abec:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800abee:	e000      	b.n	800abf2 <ethernet_link_thread+0xd2>
    default:
      break;
 800abf0:	bf00      	nop
    }

    if(linkchanged)
 800abf2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d018      	beq.n	800ac2a <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800abf8:	f107 0308 	add.w	r3, r7, #8
 800abfc:	4619      	mov	r1, r3
 800abfe:	480e      	ldr	r0, [pc, #56]	@ (800ac38 <ethernet_link_thread+0x118>)
 800ac00:	f7f9 fff6 	bl	8004bf0 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800ac04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac06:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800ac08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac0a:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800ac0c:	f107 0308 	add.w	r3, r7, #8
 800ac10:	4619      	mov	r1, r3
 800ac12:	4809      	ldr	r0, [pc, #36]	@ (800ac38 <ethernet_link_thread+0x118>)
 800ac14:	f7fa f8e3 	bl	8004dde <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800ac18:	4807      	ldr	r0, [pc, #28]	@ (800ac38 <ethernet_link_thread+0x118>)
 800ac1a:	f7f9 fb9b 	bl	8004354 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800ac1e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac20:	f007 fdf8 	bl	8012814 <netif_set_up>
      netif_set_link_up(netif);
 800ac24:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac26:	f007 fe93 	bl	8012950 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800ac2a:	2064      	movs	r0, #100	@ 0x64
 800ac2c:	f000 f951 	bl	800aed2 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ac30:	e78b      	b.n	800ab4a <ethernet_link_thread+0x2a>
 800ac32:	bf00      	nop
 800ac34:	200068d8 	.word	0x200068d8
 800ac38:	200067f0 	.word	0x200067f0

0800ac3c <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b086      	sub	sp, #24
 800ac40:	af02      	add	r7, sp, #8
 800ac42:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800ac44:	4812      	ldr	r0, [pc, #72]	@ (800ac90 <HAL_ETH_RxAllocateCallback+0x54>)
 800ac46:	f007 fb59 	bl	80122fc <memp_malloc_pool>
 800ac4a:	60f8      	str	r0, [r7, #12]
  if (p)
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d014      	beq.n	800ac7c <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	f103 0220 	add.w	r2, r3, #32
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	4a0d      	ldr	r2, [pc, #52]	@ (800ac94 <HAL_ETH_RxAllocateCallback+0x58>)
 800ac60:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800ac6a:	9201      	str	r2, [sp, #4]
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2241      	movs	r2, #65	@ 0x41
 800ac72:	2100      	movs	r1, #0
 800ac74:	2000      	movs	r0, #0
 800ac76:	f008 f8c3 	bl	8012e00 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800ac7a:	e005      	b.n	800ac88 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800ac7c:	4b06      	ldr	r3, [pc, #24]	@ (800ac98 <HAL_ETH_RxAllocateCallback+0x5c>)
 800ac7e:	2201      	movs	r2, #1
 800ac80:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	601a      	str	r2, [r3, #0]
}
 800ac88:	bf00      	nop
 800ac8a:	3710      	adds	r7, #16
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	080262d0 	.word	0x080262d0
 800ac94:	0800a8b5 	.word	0x0800a8b5
 800ac98:	200067e4 	.word	0x200067e4

0800ac9c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b088      	sub	sp, #32
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	60f8      	str	r0, [r7, #12]
 800aca4:	60b9      	str	r1, [r7, #8]
 800aca6:	607a      	str	r2, [r7, #4]
 800aca8:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800acb2:	2300      	movs	r3, #0
 800acb4:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	3b20      	subs	r3, #32
 800acba:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	2200      	movs	r2, #0
 800acc0:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	2200      	movs	r2, #0
 800acc6:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800acc8:	69fb      	ldr	r3, [r7, #28]
 800acca:	887a      	ldrh	r2, [r7, #2]
 800accc:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800acce:	69bb      	ldr	r3, [r7, #24]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d103      	bne.n	800acde <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	69fa      	ldr	r2, [r7, #28]
 800acda:	601a      	str	r2, [r3, #0]
 800acdc:	e003      	b.n	800ace6 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	69fa      	ldr	r2, [r7, #28]
 800ace4:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	69fa      	ldr	r2, [r7, #28]
 800acea:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800acec:	69bb      	ldr	r3, [r7, #24]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	61fb      	str	r3, [r7, #28]
 800acf2:	e009      	b.n	800ad08 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800acf4:	69fb      	ldr	r3, [r7, #28]
 800acf6:	891a      	ldrh	r2, [r3, #8]
 800acf8:	887b      	ldrh	r3, [r7, #2]
 800acfa:	4413      	add	r3, r2
 800acfc:	b29a      	uxth	r2, r3
 800acfe:	69fb      	ldr	r3, [r7, #28]
 800ad00:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	61fb      	str	r3, [r7, #28]
 800ad08:	69fb      	ldr	r3, [r7, #28]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d1f2      	bne.n	800acf4 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800ad0e:	887b      	ldrh	r3, [r7, #2]
 800ad10:	4619      	mov	r1, r3
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f7ff fade 	bl	800a2d4 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800ad18:	bf00      	nop
 800ad1a:	3720      	adds	r7, #32
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f008 fa23 	bl	8013174 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800ad2e:	bf00      	nop
 800ad30:	3708      	adds	r7, #8
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
	...

0800ad38 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b082      	sub	sp, #8
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800ad40:	4b15      	ldr	r3, [pc, #84]	@ (800ad98 <RMII_Thread+0x60>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d003      	beq.n	800ad54 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 800ad4c:	2000      	movs	r0, #0
 800ad4e:	f000 f8b4 	bl	800aeba <osThreadTerminate>
 800ad52:	e7f5      	b.n	800ad40 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800ad54:	4b10      	ldr	r3, [pc, #64]	@ (800ad98 <RMII_Thread+0x60>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 800ad5c:	2b0a      	cmp	r3, #10
 800ad5e:	d916      	bls.n	800ad8e <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800ad60:	4b0e      	ldr	r3, [pc, #56]	@ (800ad9c <RMII_Thread+0x64>)
 800ad62:	685b      	ldr	r3, [r3, #4]
 800ad64:	4a0d      	ldr	r2, [pc, #52]	@ (800ad9c <RMII_Thread+0x64>)
 800ad66:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ad6a:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 800ad6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ad9c <RMII_Thread+0x64>)
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	4a0a      	ldr	r2, [pc, #40]	@ (800ad9c <RMII_Thread+0x64>)
 800ad72:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ad76:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 800ad78:	4b07      	ldr	r3, [pc, #28]	@ (800ad98 <RMII_Thread+0x60>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800ad80:	4b05      	ldr	r3, [pc, #20]	@ (800ad98 <RMII_Thread+0x60>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f042 0201 	orr.w	r2, r2, #1
 800ad88:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800ad8c:	e7d8      	b.n	800ad40 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800ad8e:	20c8      	movs	r0, #200	@ 0xc8
 800ad90:	f000 f89f 	bl	800aed2 <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800ad94:	e7d4      	b.n	800ad40 <RMII_Thread+0x8>
 800ad96:	bf00      	nop
 800ad98:	200067f0 	.word	0x200067f0
 800ad9c:	40013800 	.word	0x40013800

0800ada0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	4603      	mov	r3, r0
 800ada8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800adaa:	2300      	movs	r3, #0
 800adac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800adae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800adb2:	2b84      	cmp	r3, #132	@ 0x84
 800adb4:	d005      	beq.n	800adc2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800adb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	4413      	add	r3, r2
 800adbe:	3303      	adds	r3, #3
 800adc0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800adc2:	68fb      	ldr	r3, [r7, #12]
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3714      	adds	r7, #20
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr

0800add0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800add6:	f3ef 8305 	mrs	r3, IPSR
 800adda:	607b      	str	r3, [r7, #4]
  return(result);
 800addc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800adde:	2b00      	cmp	r3, #0
 800ade0:	bf14      	ite	ne
 800ade2:	2301      	movne	r3, #1
 800ade4:	2300      	moveq	r3, #0
 800ade6:	b2db      	uxtb	r3, r3
}
 800ade8:	4618      	mov	r0, r3
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800adf8:	f001 fe4c 	bl	800ca94 <vTaskStartScheduler>
  
  return osOK;
 800adfc:	2300      	movs	r3, #0
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	bd80      	pop	{r7, pc}

0800ae02 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800ae02:	b580      	push	{r7, lr}
 800ae04:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800ae06:	f7ff ffe3 	bl	800add0 <inHandlerMode>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d003      	beq.n	800ae18 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800ae10:	f001 ff6c 	bl	800ccec <xTaskGetTickCountFromISR>
 800ae14:	4603      	mov	r3, r0
 800ae16:	e002      	b.n	800ae1e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800ae18:	f001 ff58 	bl	800cccc <xTaskGetTickCount>
 800ae1c:	4603      	mov	r3, r0
  }
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	bd80      	pop	{r7, pc}

0800ae22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ae22:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae24:	b089      	sub	sp, #36	@ 0x24
 800ae26:	af04      	add	r7, sp, #16
 800ae28:	6078      	str	r0, [r7, #4]
 800ae2a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	695b      	ldr	r3, [r3, #20]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d020      	beq.n	800ae76 <osThreadCreate+0x54>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	699b      	ldr	r3, [r3, #24]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01c      	beq.n	800ae76 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	685c      	ldr	r4, [r3, #4]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	691e      	ldr	r6, [r3, #16]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f7ff ffa6 	bl	800ada0 <makeFreeRtosPriority>
 800ae54:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	695b      	ldr	r3, [r3, #20]
 800ae5a:	687a      	ldr	r2, [r7, #4]
 800ae5c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae5e:	9202      	str	r2, [sp, #8]
 800ae60:	9301      	str	r3, [sp, #4]
 800ae62:	9100      	str	r1, [sp, #0]
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	4632      	mov	r2, r6
 800ae68:	4629      	mov	r1, r5
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	f001 fb90 	bl	800c590 <xTaskCreateStatic>
 800ae70:	4603      	mov	r3, r0
 800ae72:	60fb      	str	r3, [r7, #12]
 800ae74:	e01c      	b.n	800aeb0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	685c      	ldr	r4, [r3, #4]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae82:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f7ff ff88 	bl	800ada0 <makeFreeRtosPriority>
 800ae90:	4602      	mov	r2, r0
 800ae92:	f107 030c 	add.w	r3, r7, #12
 800ae96:	9301      	str	r3, [sp, #4]
 800ae98:	9200      	str	r2, [sp, #0]
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	4632      	mov	r2, r6
 800ae9e:	4629      	mov	r1, r5
 800aea0:	4620      	mov	r0, r4
 800aea2:	f001 fbdb 	bl	800c65c <xTaskCreate>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d001      	beq.n	800aeb0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800aeac:	2300      	movs	r3, #0
 800aeae:	e000      	b.n	800aeb2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	3714      	adds	r7, #20
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aeba <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800aeba:	b580      	push	{r7, lr}
 800aebc:	b082      	sub	sp, #8
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f001 fd1c 	bl	800c900 <vTaskDelete>
  return osOK;
 800aec8:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3708      	adds	r7, #8
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}

0800aed2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800aed2:	b580      	push	{r7, lr}
 800aed4:	b084      	sub	sp, #16
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d001      	beq.n	800aee8 <osDelay+0x16>
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	e000      	b.n	800aeea <osDelay+0x18>
 800aee8:	2301      	movs	r3, #1
 800aeea:	4618      	mov	r0, r3
 800aeec:	f001 fd9a 	bl	800ca24 <vTaskDelay>
  
  return osOK;
 800aef0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b082      	sub	sp, #8
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	685b      	ldr	r3, [r3, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d007      	beq.n	800af1a <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	4619      	mov	r1, r3
 800af10:	2001      	movs	r0, #1
 800af12:	f000 fc9a 	bl	800b84a <xQueueCreateMutexStatic>
 800af16:	4603      	mov	r3, r0
 800af18:	e003      	b.n	800af22 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800af1a:	2001      	movs	r0, #1
 800af1c:	f000 fc7d 	bl	800b81a <xQueueCreateMutex>
 800af20:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800af22:	4618      	mov	r0, r3
 800af24:	3708      	adds	r7, #8
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
	...

0800af2c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b084      	sub	sp, #16
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800af36:	2300      	movs	r3, #0
 800af38:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d101      	bne.n	800af44 <osMutexWait+0x18>
    return osErrorParameter;
 800af40:	2380      	movs	r3, #128	@ 0x80
 800af42:	e03a      	b.n	800afba <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800af44:	2300      	movs	r3, #0
 800af46:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af4e:	d103      	bne.n	800af58 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800af50:	f04f 33ff 	mov.w	r3, #4294967295
 800af54:	60fb      	str	r3, [r7, #12]
 800af56:	e009      	b.n	800af6c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d006      	beq.n	800af6c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d101      	bne.n	800af6c <osMutexWait+0x40>
      ticks = 1;
 800af68:	2301      	movs	r3, #1
 800af6a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800af6c:	f7ff ff30 	bl	800add0 <inHandlerMode>
 800af70:	4603      	mov	r3, r0
 800af72:	2b00      	cmp	r3, #0
 800af74:	d017      	beq.n	800afa6 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800af76:	f107 0308 	add.w	r3, r7, #8
 800af7a:	461a      	mov	r2, r3
 800af7c:	2100      	movs	r1, #0
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f001 f8c4 	bl	800c10c <xQueueReceiveFromISR>
 800af84:	4603      	mov	r3, r0
 800af86:	2b01      	cmp	r3, #1
 800af88:	d001      	beq.n	800af8e <osMutexWait+0x62>
      return osErrorOS;
 800af8a:	23ff      	movs	r3, #255	@ 0xff
 800af8c:	e015      	b.n	800afba <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d011      	beq.n	800afb8 <osMutexWait+0x8c>
 800af94:	4b0b      	ldr	r3, [pc, #44]	@ (800afc4 <osMutexWait+0x98>)
 800af96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af9a:	601a      	str	r2, [r3, #0]
 800af9c:	f3bf 8f4f 	dsb	sy
 800afa0:	f3bf 8f6f 	isb	sy
 800afa4:	e008      	b.n	800afb8 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800afa6:	68f9      	ldr	r1, [r7, #12]
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f000 ff97 	bl	800bedc <xQueueSemaphoreTake>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d001      	beq.n	800afb8 <osMutexWait+0x8c>
    return osErrorOS;
 800afb4:	23ff      	movs	r3, #255	@ 0xff
 800afb6:	e000      	b.n	800afba <osMutexWait+0x8e>
  }
  
  return osOK;
 800afb8:	2300      	movs	r3, #0
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3710      	adds	r7, #16
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	e000ed04 	.word	0xe000ed04

0800afc8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b084      	sub	sp, #16
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800afd0:	2300      	movs	r3, #0
 800afd2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800afd4:	2300      	movs	r3, #0
 800afd6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800afd8:	f7ff fefa 	bl	800add0 <inHandlerMode>
 800afdc:	4603      	mov	r3, r0
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d016      	beq.n	800b010 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800afe2:	f107 0308 	add.w	r3, r7, #8
 800afe6:	4619      	mov	r1, r3
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 fdf6 	bl	800bbda <xQueueGiveFromISR>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d001      	beq.n	800aff8 <osMutexRelease+0x30>
      return osErrorOS;
 800aff4:	23ff      	movs	r3, #255	@ 0xff
 800aff6:	e017      	b.n	800b028 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d013      	beq.n	800b026 <osMutexRelease+0x5e>
 800affe:	4b0c      	ldr	r3, [pc, #48]	@ (800b030 <osMutexRelease+0x68>)
 800b000:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b004:	601a      	str	r2, [r3, #0]
 800b006:	f3bf 8f4f 	dsb	sy
 800b00a:	f3bf 8f6f 	isb	sy
 800b00e:	e00a      	b.n	800b026 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b010:	2300      	movs	r3, #0
 800b012:	2200      	movs	r2, #0
 800b014:	2100      	movs	r1, #0
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fc32 	bl	800b880 <xQueueGenericSend>
 800b01c:	4603      	mov	r3, r0
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d001      	beq.n	800b026 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b022:	23ff      	movs	r3, #255	@ 0xff
 800b024:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b026:	68fb      	ldr	r3, [r7, #12]
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3710      	adds	r7, #16
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	e000ed04 	.word	0xe000ed04

0800b034 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b034:	b580      	push	{r7, lr}
 800b036:	b086      	sub	sp, #24
 800b038:	af02      	add	r7, sp, #8
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d00f      	beq.n	800b066 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d10a      	bne.n	800b062 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	2203      	movs	r2, #3
 800b052:	9200      	str	r2, [sp, #0]
 800b054:	2200      	movs	r2, #0
 800b056:	2100      	movs	r1, #0
 800b058:	2001      	movs	r0, #1
 800b05a:	f000 fadb 	bl	800b614 <xQueueGenericCreateStatic>
 800b05e:	4603      	mov	r3, r0
 800b060:	e016      	b.n	800b090 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b062:	2300      	movs	r3, #0
 800b064:	e014      	b.n	800b090 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d110      	bne.n	800b08e <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b06c:	2203      	movs	r2, #3
 800b06e:	2100      	movs	r1, #0
 800b070:	2001      	movs	r0, #1
 800b072:	f000 fb56 	bl	800b722 <xQueueGenericCreate>
 800b076:	60f8      	str	r0, [r7, #12]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d005      	beq.n	800b08a <osSemaphoreCreate+0x56>
 800b07e:	2300      	movs	r3, #0
 800b080:	2200      	movs	r2, #0
 800b082:	2100      	movs	r1, #0
 800b084:	68f8      	ldr	r0, [r7, #12]
 800b086:	f000 fbfb 	bl	800b880 <xQueueGenericSend>
      return sema;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	e000      	b.n	800b090 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b08e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b090:	4618      	mov	r0, r3
 800b092:	3710      	adds	r7, #16
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b084      	sub	sp, #16
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d101      	bne.n	800b0b0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b0ac:	2380      	movs	r3, #128	@ 0x80
 800b0ae:	e03a      	b.n	800b126 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ba:	d103      	bne.n	800b0c4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b0bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b0c0:	60fb      	str	r3, [r7, #12]
 800b0c2:	e009      	b.n	800b0d8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d006      	beq.n	800b0d8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d101      	bne.n	800b0d8 <osSemaphoreWait+0x40>
      ticks = 1;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b0d8:	f7ff fe7a 	bl	800add0 <inHandlerMode>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d017      	beq.n	800b112 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b0e2:	f107 0308 	add.w	r3, r7, #8
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	2100      	movs	r1, #0
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f001 f80e 	bl	800c10c <xQueueReceiveFromISR>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d001      	beq.n	800b0fa <osSemaphoreWait+0x62>
      return osErrorOS;
 800b0f6:	23ff      	movs	r3, #255	@ 0xff
 800b0f8:	e015      	b.n	800b126 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d011      	beq.n	800b124 <osSemaphoreWait+0x8c>
 800b100:	4b0b      	ldr	r3, [pc, #44]	@ (800b130 <osSemaphoreWait+0x98>)
 800b102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b106:	601a      	str	r2, [r3, #0]
 800b108:	f3bf 8f4f 	dsb	sy
 800b10c:	f3bf 8f6f 	isb	sy
 800b110:	e008      	b.n	800b124 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b112:	68f9      	ldr	r1, [r7, #12]
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 fee1 	bl	800bedc <xQueueSemaphoreTake>
 800b11a:	4603      	mov	r3, r0
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d001      	beq.n	800b124 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b120:	23ff      	movs	r3, #255	@ 0xff
 800b122:	e000      	b.n	800b126 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	e000ed04 	.word	0xe000ed04

0800b134 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b13c:	2300      	movs	r3, #0
 800b13e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b140:	2300      	movs	r3, #0
 800b142:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800b144:	f7ff fe44 	bl	800add0 <inHandlerMode>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d016      	beq.n	800b17c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b14e:	f107 0308 	add.w	r3, r7, #8
 800b152:	4619      	mov	r1, r3
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 fd40 	bl	800bbda <xQueueGiveFromISR>
 800b15a:	4603      	mov	r3, r0
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d001      	beq.n	800b164 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800b160:	23ff      	movs	r3, #255	@ 0xff
 800b162:	e017      	b.n	800b194 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d013      	beq.n	800b192 <osSemaphoreRelease+0x5e>
 800b16a:	4b0c      	ldr	r3, [pc, #48]	@ (800b19c <osSemaphoreRelease+0x68>)
 800b16c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b170:	601a      	str	r2, [r3, #0]
 800b172:	f3bf 8f4f 	dsb	sy
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	e00a      	b.n	800b192 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800b17c:	2300      	movs	r3, #0
 800b17e:	2200      	movs	r2, #0
 800b180:	2100      	movs	r1, #0
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f000 fb7c 	bl	800b880 <xQueueGenericSend>
 800b188:	4603      	mov	r3, r0
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d001      	beq.n	800b192 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800b18e:	23ff      	movs	r3, #255	@ 0xff
 800b190:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800b192:	68fb      	ldr	r3, [r7, #12]
}
 800b194:	4618      	mov	r0, r3
 800b196:	3710      	adds	r7, #16
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	e000ed04 	.word	0xe000ed04

0800b1a0 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b082      	sub	sp, #8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b1a8:	f7ff fe12 	bl	800add0 <inHandlerMode>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d001      	beq.n	800b1b6 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800b1b2:	2382      	movs	r3, #130	@ 0x82
 800b1b4:	e003      	b.n	800b1be <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f001 f872 	bl	800c2a0 <vQueueDelete>

  return osOK; 
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b1c6:	b590      	push	{r4, r7, lr}
 800b1c8:	b085      	sub	sp, #20
 800b1ca:	af02      	add	r7, sp, #8
 800b1cc:	6078      	str	r0, [r7, #4]
 800b1ce:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d011      	beq.n	800b1fc <osMessageCreate+0x36>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00d      	beq.n	800b1fc <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6818      	ldr	r0, [r3, #0]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6859      	ldr	r1, [r3, #4]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	689a      	ldr	r2, [r3, #8]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	68db      	ldr	r3, [r3, #12]
 800b1f0:	2400      	movs	r4, #0
 800b1f2:	9400      	str	r4, [sp, #0]
 800b1f4:	f000 fa0e 	bl	800b614 <xQueueGenericCreateStatic>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	e008      	b.n	800b20e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6818      	ldr	r0, [r3, #0]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	2200      	movs	r2, #0
 800b206:	4619      	mov	r1, r3
 800b208:	f000 fa8b 	bl	800b722 <xQueueGenericCreate>
 800b20c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b20e:	4618      	mov	r0, r3
 800b210:	370c      	adds	r7, #12
 800b212:	46bd      	mov	sp, r7
 800b214:	bd90      	pop	{r4, r7, pc}
	...

0800b218 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b086      	sub	sp, #24
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	60f8      	str	r0, [r7, #12]
 800b220:	60b9      	str	r1, [r7, #8]
 800b222:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b224:	2300      	movs	r3, #0
 800b226:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d101      	bne.n	800b236 <osMessagePut+0x1e>
    ticks = 1;
 800b232:	2301      	movs	r3, #1
 800b234:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b236:	f7ff fdcb 	bl	800add0 <inHandlerMode>
 800b23a:	4603      	mov	r3, r0
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d018      	beq.n	800b272 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b240:	f107 0210 	add.w	r2, r7, #16
 800b244:	f107 0108 	add.w	r1, r7, #8
 800b248:	2300      	movs	r3, #0
 800b24a:	68f8      	ldr	r0, [r7, #12]
 800b24c:	f000 fc22 	bl	800ba94 <xQueueGenericSendFromISR>
 800b250:	4603      	mov	r3, r0
 800b252:	2b01      	cmp	r3, #1
 800b254:	d001      	beq.n	800b25a <osMessagePut+0x42>
      return osErrorOS;
 800b256:	23ff      	movs	r3, #255	@ 0xff
 800b258:	e018      	b.n	800b28c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b25a:	693b      	ldr	r3, [r7, #16]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d014      	beq.n	800b28a <osMessagePut+0x72>
 800b260:	4b0c      	ldr	r3, [pc, #48]	@ (800b294 <osMessagePut+0x7c>)
 800b262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b266:	601a      	str	r2, [r3, #0]
 800b268:	f3bf 8f4f 	dsb	sy
 800b26c:	f3bf 8f6f 	isb	sy
 800b270:	e00b      	b.n	800b28a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b272:	f107 0108 	add.w	r1, r7, #8
 800b276:	2300      	movs	r3, #0
 800b278:	697a      	ldr	r2, [r7, #20]
 800b27a:	68f8      	ldr	r0, [r7, #12]
 800b27c:	f000 fb00 	bl	800b880 <xQueueGenericSend>
 800b280:	4603      	mov	r3, r0
 800b282:	2b01      	cmp	r3, #1
 800b284:	d001      	beq.n	800b28a <osMessagePut+0x72>
      return osErrorOS;
 800b286:	23ff      	movs	r3, #255	@ 0xff
 800b288:	e000      	b.n	800b28c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3718      	adds	r7, #24
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	e000ed04 	.word	0xe000ed04

0800b298 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800b298:	b590      	push	{r4, r7, lr}
 800b29a:	b08b      	sub	sp, #44	@ 0x2c
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10a      	bne.n	800b2c8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800b2b2:	2380      	movs	r3, #128	@ 0x80
 800b2b4:	617b      	str	r3, [r7, #20]
    return event;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	461c      	mov	r4, r3
 800b2ba:	f107 0314 	add.w	r3, r7, #20
 800b2be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b2c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b2c6:	e054      	b.n	800b372 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2d6:	d103      	bne.n	800b2e0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b2d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b2dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b2de:	e009      	b.n	800b2f4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d006      	beq.n	800b2f4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800b2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <osMessageGet+0x5c>
      ticks = 1;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b2f4:	f7ff fd6c 	bl	800add0 <inHandlerMode>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d01c      	beq.n	800b338 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b2fe:	f107 0220 	add.w	r2, r7, #32
 800b302:	f107 0314 	add.w	r3, r7, #20
 800b306:	3304      	adds	r3, #4
 800b308:	4619      	mov	r1, r3
 800b30a:	68b8      	ldr	r0, [r7, #8]
 800b30c:	f000 fefe 	bl	800c10c <xQueueReceiveFromISR>
 800b310:	4603      	mov	r3, r0
 800b312:	2b01      	cmp	r3, #1
 800b314:	d102      	bne.n	800b31c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b316:	2310      	movs	r3, #16
 800b318:	617b      	str	r3, [r7, #20]
 800b31a:	e001      	b.n	800b320 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b31c:	2300      	movs	r3, #0
 800b31e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b320:	6a3b      	ldr	r3, [r7, #32]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d01d      	beq.n	800b362 <osMessageGet+0xca>
 800b326:	4b15      	ldr	r3, [pc, #84]	@ (800b37c <osMessageGet+0xe4>)
 800b328:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b32c:	601a      	str	r2, [r3, #0]
 800b32e:	f3bf 8f4f 	dsb	sy
 800b332:	f3bf 8f6f 	isb	sy
 800b336:	e014      	b.n	800b362 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b338:	f107 0314 	add.w	r3, r7, #20
 800b33c:	3304      	adds	r3, #4
 800b33e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b340:	4619      	mov	r1, r3
 800b342:	68b8      	ldr	r0, [r7, #8]
 800b344:	f000 fce2 	bl	800bd0c <xQueueReceive>
 800b348:	4603      	mov	r3, r0
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d102      	bne.n	800b354 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b34e:	2310      	movs	r3, #16
 800b350:	617b      	str	r3, [r7, #20]
 800b352:	e006      	b.n	800b362 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b356:	2b00      	cmp	r3, #0
 800b358:	d101      	bne.n	800b35e <osMessageGet+0xc6>
 800b35a:	2300      	movs	r3, #0
 800b35c:	e000      	b.n	800b360 <osMessageGet+0xc8>
 800b35e:	2340      	movs	r3, #64	@ 0x40
 800b360:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	461c      	mov	r4, r3
 800b366:	f107 0314 	add.w	r3, r7, #20
 800b36a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b36e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	372c      	adds	r7, #44	@ 0x2c
 800b376:	46bd      	mov	sp, r7
 800b378:	bd90      	pop	{r4, r7, pc}
 800b37a:	bf00      	nop
 800b37c:	e000ed04 	.word	0xe000ed04

0800b380 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b082      	sub	sp, #8
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b388:	f7ff fd22 	bl	800add0 <inHandlerMode>
 800b38c:	4603      	mov	r3, r0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d004      	beq.n	800b39c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f000 ff63 	bl	800c25e <uxQueueMessagesWaitingFromISR>
 800b398:	4603      	mov	r3, r0
 800b39a:	e003      	b.n	800b3a4 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f000 ff3d 	bl	800c21c <uxQueueMessagesWaiting>
 800b3a2:	4603      	mov	r3, r0
  }
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b082      	sub	sp, #8
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b3b4:	f7ff fd0c 	bl	800add0 <inHandlerMode>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d001      	beq.n	800b3c2 <osMessageDelete+0x16>
    return osErrorISR;
 800b3be:	2382      	movs	r3, #130	@ 0x82
 800b3c0:	e003      	b.n	800b3ca <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 ff6c 	bl	800c2a0 <vQueueDelete>

  return osOK; 
 800b3c8:	2300      	movs	r3, #0
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3708      	adds	r7, #8
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}

0800b3d2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b3d2:	b480      	push	{r7}
 800b3d4:	b083      	sub	sp, #12
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f103 0208 	add.w	r2, r3, #8
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ea:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f103 0208 	add.w	r2, r3, #8
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f103 0208 	add.w	r2, r3, #8
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b406:	bf00      	nop
 800b408:	370c      	adds	r7, #12
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr

0800b412 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b412:	b480      	push	{r7}
 800b414:	b083      	sub	sp, #12
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2200      	movs	r2, #0
 800b41e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b420:	bf00      	nop
 800b422:	370c      	adds	r7, #12
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr

0800b42c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b42c:	b480      	push	{r7}
 800b42e:	b085      	sub	sp, #20
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	685b      	ldr	r3, [r3, #4]
 800b43a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	68fa      	ldr	r2, [r7, #12]
 800b440:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	689a      	ldr	r2, [r3, #8]
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	689b      	ldr	r3, [r3, #8]
 800b44e:	683a      	ldr	r2, [r7, #0]
 800b450:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	683a      	ldr	r2, [r7, #0]
 800b456:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	1c5a      	adds	r2, r3, #1
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	601a      	str	r2, [r3, #0]
}
 800b468:	bf00      	nop
 800b46a:	3714      	adds	r7, #20
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b48a:	d103      	bne.n	800b494 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	691b      	ldr	r3, [r3, #16]
 800b490:	60fb      	str	r3, [r7, #12]
 800b492:	e00c      	b.n	800b4ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	3308      	adds	r3, #8
 800b498:	60fb      	str	r3, [r7, #12]
 800b49a:	e002      	b.n	800b4a2 <vListInsert+0x2e>
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	685b      	ldr	r3, [r3, #4]
 800b4a0:	60fb      	str	r3, [r7, #12]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	68ba      	ldr	r2, [r7, #8]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d2f6      	bcs.n	800b49c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	685a      	ldr	r2, [r3, #4]
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	68fa      	ldr	r2, [r7, #12]
 800b4c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	683a      	ldr	r2, [r7, #0]
 800b4c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	687a      	ldr	r2, [r7, #4]
 800b4ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	1c5a      	adds	r2, r3, #1
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	601a      	str	r2, [r3, #0]
}
 800b4da:	bf00      	nop
 800b4dc:	3714      	adds	r7, #20
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e4:	4770      	bx	lr

0800b4e6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b4e6:	b480      	push	{r7}
 800b4e8:	b085      	sub	sp, #20
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	691b      	ldr	r3, [r3, #16]
 800b4f2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	687a      	ldr	r2, [r7, #4]
 800b4fa:	6892      	ldr	r2, [r2, #8]
 800b4fc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	687a      	ldr	r2, [r7, #4]
 800b504:	6852      	ldr	r2, [r2, #4]
 800b506:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	687a      	ldr	r2, [r7, #4]
 800b50e:	429a      	cmp	r2, r3
 800b510:	d103      	bne.n	800b51a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	689a      	ldr	r2, [r3, #8]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	1e5a      	subs	r2, r3, #1
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3714      	adds	r7, #20
 800b532:	46bd      	mov	sp, r7
 800b534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b538:	4770      	bx	lr
	...

0800b53c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b084      	sub	sp, #16
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d10d      	bne.n	800b56c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b554:	b672      	cpsid	i
 800b556:	f383 8811 	msr	BASEPRI, r3
 800b55a:	f3bf 8f6f 	isb	sy
 800b55e:	f3bf 8f4f 	dsb	sy
 800b562:	b662      	cpsie	i
 800b564:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b566:	bf00      	nop
 800b568:	bf00      	nop
 800b56a:	e7fd      	b.n	800b568 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b56c:	f002 fa3e 	bl	800d9ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b578:	68f9      	ldr	r1, [r7, #12]
 800b57a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b57c:	fb01 f303 	mul.w	r3, r1, r3
 800b580:	441a      	add	r2, r3
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2200      	movs	r2, #0
 800b58a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681a      	ldr	r2, [r3, #0]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b59c:	3b01      	subs	r3, #1
 800b59e:	68f9      	ldr	r1, [r7, #12]
 800b5a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b5a2:	fb01 f303 	mul.w	r3, r1, r3
 800b5a6:	441a      	add	r2, r3
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	22ff      	movs	r2, #255	@ 0xff
 800b5b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	22ff      	movs	r2, #255	@ 0xff
 800b5b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d114      	bne.n	800b5ec <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	691b      	ldr	r3, [r3, #16]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d01a      	beq.n	800b600 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	3310      	adds	r3, #16
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f001 fce8 	bl	800cfa4 <xTaskRemoveFromEventList>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d012      	beq.n	800b600 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b5da:	4b0d      	ldr	r3, [pc, #52]	@ (800b610 <xQueueGenericReset+0xd4>)
 800b5dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5e0:	601a      	str	r2, [r3, #0]
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	f3bf 8f6f 	isb	sy
 800b5ea:	e009      	b.n	800b600 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	3310      	adds	r3, #16
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7ff feee 	bl	800b3d2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	3324      	adds	r3, #36	@ 0x24
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7ff fee9 	bl	800b3d2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b600:	f002 fa2a 	bl	800da58 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b604:	2301      	movs	r3, #1
}
 800b606:	4618      	mov	r0, r3
 800b608:	3710      	adds	r7, #16
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	bf00      	nop
 800b610:	e000ed04 	.word	0xe000ed04

0800b614 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b614:	b580      	push	{r7, lr}
 800b616:	b08e      	sub	sp, #56	@ 0x38
 800b618:	af02      	add	r7, sp, #8
 800b61a:	60f8      	str	r0, [r7, #12]
 800b61c:	60b9      	str	r1, [r7, #8]
 800b61e:	607a      	str	r2, [r7, #4]
 800b620:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d10d      	bne.n	800b644 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800b628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b62c:	b672      	cpsid	i
 800b62e:	f383 8811 	msr	BASEPRI, r3
 800b632:	f3bf 8f6f 	isb	sy
 800b636:	f3bf 8f4f 	dsb	sy
 800b63a:	b662      	cpsie	i
 800b63c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b63e:	bf00      	nop
 800b640:	bf00      	nop
 800b642:	e7fd      	b.n	800b640 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d10d      	bne.n	800b666 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800b64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b64e:	b672      	cpsid	i
 800b650:	f383 8811 	msr	BASEPRI, r3
 800b654:	f3bf 8f6f 	isb	sy
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	b662      	cpsie	i
 800b65e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b660:	bf00      	nop
 800b662:	bf00      	nop
 800b664:	e7fd      	b.n	800b662 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d002      	beq.n	800b672 <xQueueGenericCreateStatic+0x5e>
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d001      	beq.n	800b676 <xQueueGenericCreateStatic+0x62>
 800b672:	2301      	movs	r3, #1
 800b674:	e000      	b.n	800b678 <xQueueGenericCreateStatic+0x64>
 800b676:	2300      	movs	r3, #0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d10d      	bne.n	800b698 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800b67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b680:	b672      	cpsid	i
 800b682:	f383 8811 	msr	BASEPRI, r3
 800b686:	f3bf 8f6f 	isb	sy
 800b68a:	f3bf 8f4f 	dsb	sy
 800b68e:	b662      	cpsie	i
 800b690:	623b      	str	r3, [r7, #32]
}
 800b692:	bf00      	nop
 800b694:	bf00      	nop
 800b696:	e7fd      	b.n	800b694 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d102      	bne.n	800b6a4 <xQueueGenericCreateStatic+0x90>
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d101      	bne.n	800b6a8 <xQueueGenericCreateStatic+0x94>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e000      	b.n	800b6aa <xQueueGenericCreateStatic+0x96>
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10d      	bne.n	800b6ca <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800b6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b2:	b672      	cpsid	i
 800b6b4:	f383 8811 	msr	BASEPRI, r3
 800b6b8:	f3bf 8f6f 	isb	sy
 800b6bc:	f3bf 8f4f 	dsb	sy
 800b6c0:	b662      	cpsie	i
 800b6c2:	61fb      	str	r3, [r7, #28]
}
 800b6c4:	bf00      	nop
 800b6c6:	bf00      	nop
 800b6c8:	e7fd      	b.n	800b6c6 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b6ca:	2348      	movs	r3, #72	@ 0x48
 800b6cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	2b48      	cmp	r3, #72	@ 0x48
 800b6d2:	d00d      	beq.n	800b6f0 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800b6d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d8:	b672      	cpsid	i
 800b6da:	f383 8811 	msr	BASEPRI, r3
 800b6de:	f3bf 8f6f 	isb	sy
 800b6e2:	f3bf 8f4f 	dsb	sy
 800b6e6:	b662      	cpsie	i
 800b6e8:	61bb      	str	r3, [r7, #24]
}
 800b6ea:	bf00      	nop
 800b6ec:	bf00      	nop
 800b6ee:	e7fd      	b.n	800b6ec <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b6f0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b6f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d00d      	beq.n	800b718 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b6fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6fe:	2201      	movs	r2, #1
 800b700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b704:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b70a:	9300      	str	r3, [sp, #0]
 800b70c:	4613      	mov	r3, r2
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	68b9      	ldr	r1, [r7, #8]
 800b712:	68f8      	ldr	r0, [r7, #12]
 800b714:	f000 f848 	bl	800b7a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3730      	adds	r7, #48	@ 0x30
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}

0800b722 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b722:	b580      	push	{r7, lr}
 800b724:	b08a      	sub	sp, #40	@ 0x28
 800b726:	af02      	add	r7, sp, #8
 800b728:	60f8      	str	r0, [r7, #12]
 800b72a:	60b9      	str	r1, [r7, #8]
 800b72c:	4613      	mov	r3, r2
 800b72e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d10d      	bne.n	800b752 <xQueueGenericCreate+0x30>
	__asm volatile
 800b736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b73a:	b672      	cpsid	i
 800b73c:	f383 8811 	msr	BASEPRI, r3
 800b740:	f3bf 8f6f 	isb	sy
 800b744:	f3bf 8f4f 	dsb	sy
 800b748:	b662      	cpsie	i
 800b74a:	613b      	str	r3, [r7, #16]
}
 800b74c:	bf00      	nop
 800b74e:	bf00      	nop
 800b750:	e7fd      	b.n	800b74e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d102      	bne.n	800b75e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b758:	2300      	movs	r3, #0
 800b75a:	61fb      	str	r3, [r7, #28]
 800b75c:	e004      	b.n	800b768 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	68ba      	ldr	r2, [r7, #8]
 800b762:	fb02 f303 	mul.w	r3, r2, r3
 800b766:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b768:	69fb      	ldr	r3, [r7, #28]
 800b76a:	3348      	adds	r3, #72	@ 0x48
 800b76c:	4618      	mov	r0, r3
 800b76e:	f002 fa6b 	bl	800dc48 <pvPortMalloc>
 800b772:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d011      	beq.n	800b79e <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	3348      	adds	r3, #72	@ 0x48
 800b782:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	2200      	movs	r2, #0
 800b788:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b78c:	79fa      	ldrb	r2, [r7, #7]
 800b78e:	69bb      	ldr	r3, [r7, #24]
 800b790:	9300      	str	r3, [sp, #0]
 800b792:	4613      	mov	r3, r2
 800b794:	697a      	ldr	r2, [r7, #20]
 800b796:	68b9      	ldr	r1, [r7, #8]
 800b798:	68f8      	ldr	r0, [r7, #12]
 800b79a:	f000 f805 	bl	800b7a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b79e:	69bb      	ldr	r3, [r7, #24]
	}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3720      	adds	r7, #32
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]
 800b7b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d103      	bne.n	800b7c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b7bc:	69bb      	ldr	r3, [r7, #24]
 800b7be:	69ba      	ldr	r2, [r7, #24]
 800b7c0:	601a      	str	r2, [r3, #0]
 800b7c2:	e002      	b.n	800b7ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b7c4:	69bb      	ldr	r3, [r7, #24]
 800b7c6:	687a      	ldr	r2, [r7, #4]
 800b7c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	68fa      	ldr	r2, [r7, #12]
 800b7ce:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	68ba      	ldr	r2, [r7, #8]
 800b7d4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b7d6:	2101      	movs	r1, #1
 800b7d8:	69b8      	ldr	r0, [r7, #24]
 800b7da:	f7ff feaf 	bl	800b53c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b7de:	bf00      	nop
 800b7e0:	3710      	adds	r7, #16
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b082      	sub	sp, #8
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d00e      	beq.n	800b812 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b806:	2300      	movs	r3, #0
 800b808:	2200      	movs	r2, #0
 800b80a:	2100      	movs	r1, #0
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f000 f837 	bl	800b880 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b812:	bf00      	nop
 800b814:	3708      	adds	r7, #8
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}

0800b81a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b81a:	b580      	push	{r7, lr}
 800b81c:	b086      	sub	sp, #24
 800b81e:	af00      	add	r7, sp, #0
 800b820:	4603      	mov	r3, r0
 800b822:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b824:	2301      	movs	r3, #1
 800b826:	617b      	str	r3, [r7, #20]
 800b828:	2300      	movs	r3, #0
 800b82a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b82c:	79fb      	ldrb	r3, [r7, #7]
 800b82e:	461a      	mov	r2, r3
 800b830:	6939      	ldr	r1, [r7, #16]
 800b832:	6978      	ldr	r0, [r7, #20]
 800b834:	f7ff ff75 	bl	800b722 <xQueueGenericCreate>
 800b838:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	f7ff ffd3 	bl	800b7e6 <prvInitialiseMutex>

		return xNewQueue;
 800b840:	68fb      	ldr	r3, [r7, #12]
	}
 800b842:	4618      	mov	r0, r3
 800b844:	3718      	adds	r7, #24
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}

0800b84a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b84a:	b580      	push	{r7, lr}
 800b84c:	b088      	sub	sp, #32
 800b84e:	af02      	add	r7, sp, #8
 800b850:	4603      	mov	r3, r0
 800b852:	6039      	str	r1, [r7, #0]
 800b854:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b856:	2301      	movs	r3, #1
 800b858:	617b      	str	r3, [r7, #20]
 800b85a:	2300      	movs	r3, #0
 800b85c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b85e:	79fb      	ldrb	r3, [r7, #7]
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	2200      	movs	r2, #0
 800b866:	6939      	ldr	r1, [r7, #16]
 800b868:	6978      	ldr	r0, [r7, #20]
 800b86a:	f7ff fed3 	bl	800b614 <xQueueGenericCreateStatic>
 800b86e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b870:	68f8      	ldr	r0, [r7, #12]
 800b872:	f7ff ffb8 	bl	800b7e6 <prvInitialiseMutex>

		return xNewQueue;
 800b876:	68fb      	ldr	r3, [r7, #12]
	}
 800b878:	4618      	mov	r0, r3
 800b87a:	3718      	adds	r7, #24
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}

0800b880 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b08e      	sub	sp, #56	@ 0x38
 800b884:	af00      	add	r7, sp, #0
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	607a      	str	r2, [r7, #4]
 800b88c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b88e:	2300      	movs	r3, #0
 800b890:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d10d      	bne.n	800b8b8 <xQueueGenericSend+0x38>
	__asm volatile
 800b89c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a0:	b672      	cpsid	i
 800b8a2:	f383 8811 	msr	BASEPRI, r3
 800b8a6:	f3bf 8f6f 	isb	sy
 800b8aa:	f3bf 8f4f 	dsb	sy
 800b8ae:	b662      	cpsie	i
 800b8b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b8b2:	bf00      	nop
 800b8b4:	bf00      	nop
 800b8b6:	e7fd      	b.n	800b8b4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d103      	bne.n	800b8c6 <xQueueGenericSend+0x46>
 800b8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d101      	bne.n	800b8ca <xQueueGenericSend+0x4a>
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	e000      	b.n	800b8cc <xQueueGenericSend+0x4c>
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d10d      	bne.n	800b8ec <xQueueGenericSend+0x6c>
	__asm volatile
 800b8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d4:	b672      	cpsid	i
 800b8d6:	f383 8811 	msr	BASEPRI, r3
 800b8da:	f3bf 8f6f 	isb	sy
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	b662      	cpsie	i
 800b8e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b8e6:	bf00      	nop
 800b8e8:	bf00      	nop
 800b8ea:	e7fd      	b.n	800b8e8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	2b02      	cmp	r3, #2
 800b8f0:	d103      	bne.n	800b8fa <xQueueGenericSend+0x7a>
 800b8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	d101      	bne.n	800b8fe <xQueueGenericSend+0x7e>
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	e000      	b.n	800b900 <xQueueGenericSend+0x80>
 800b8fe:	2300      	movs	r3, #0
 800b900:	2b00      	cmp	r3, #0
 800b902:	d10d      	bne.n	800b920 <xQueueGenericSend+0xa0>
	__asm volatile
 800b904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b908:	b672      	cpsid	i
 800b90a:	f383 8811 	msr	BASEPRI, r3
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f3bf 8f4f 	dsb	sy
 800b916:	b662      	cpsie	i
 800b918:	623b      	str	r3, [r7, #32]
}
 800b91a:	bf00      	nop
 800b91c:	bf00      	nop
 800b91e:	e7fd      	b.n	800b91c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b920:	f001 fd0e 	bl	800d340 <xTaskGetSchedulerState>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d102      	bne.n	800b930 <xQueueGenericSend+0xb0>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d101      	bne.n	800b934 <xQueueGenericSend+0xb4>
 800b930:	2301      	movs	r3, #1
 800b932:	e000      	b.n	800b936 <xQueueGenericSend+0xb6>
 800b934:	2300      	movs	r3, #0
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10d      	bne.n	800b956 <xQueueGenericSend+0xd6>
	__asm volatile
 800b93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b93e:	b672      	cpsid	i
 800b940:	f383 8811 	msr	BASEPRI, r3
 800b944:	f3bf 8f6f 	isb	sy
 800b948:	f3bf 8f4f 	dsb	sy
 800b94c:	b662      	cpsie	i
 800b94e:	61fb      	str	r3, [r7, #28]
}
 800b950:	bf00      	nop
 800b952:	bf00      	nop
 800b954:	e7fd      	b.n	800b952 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b956:	f002 f849 	bl	800d9ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b95e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b962:	429a      	cmp	r2, r3
 800b964:	d302      	bcc.n	800b96c <xQueueGenericSend+0xec>
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	2b02      	cmp	r3, #2
 800b96a:	d129      	bne.n	800b9c0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b96c:	683a      	ldr	r2, [r7, #0]
 800b96e:	68b9      	ldr	r1, [r7, #8]
 800b970:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b972:	f000 fcd3 	bl	800c31c <prvCopyDataToQueue>
 800b976:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b97a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d010      	beq.n	800b9a2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b982:	3324      	adds	r3, #36	@ 0x24
 800b984:	4618      	mov	r0, r3
 800b986:	f001 fb0d 	bl	800cfa4 <xTaskRemoveFromEventList>
 800b98a:	4603      	mov	r3, r0
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d013      	beq.n	800b9b8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b990:	4b3f      	ldr	r3, [pc, #252]	@ (800ba90 <xQueueGenericSend+0x210>)
 800b992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b996:	601a      	str	r2, [r3, #0]
 800b998:	f3bf 8f4f 	dsb	sy
 800b99c:	f3bf 8f6f 	isb	sy
 800b9a0:	e00a      	b.n	800b9b8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d007      	beq.n	800b9b8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b9a8:	4b39      	ldr	r3, [pc, #228]	@ (800ba90 <xQueueGenericSend+0x210>)
 800b9aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9ae:	601a      	str	r2, [r3, #0]
 800b9b0:	f3bf 8f4f 	dsb	sy
 800b9b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b9b8:	f002 f84e 	bl	800da58 <vPortExitCritical>
				return pdPASS;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	e063      	b.n	800ba88 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d103      	bne.n	800b9ce <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b9c6:	f002 f847 	bl	800da58 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	e05c      	b.n	800ba88 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d106      	bne.n	800b9e2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b9d4:	f107 0314 	add.w	r3, r7, #20
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f001 fb49 	bl	800d070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b9e2:	f002 f839 	bl	800da58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b9e6:	f001 f8c3 	bl	800cb70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b9ea:	f001 ffff 	bl	800d9ec <vPortEnterCritical>
 800b9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b9f4:	b25b      	sxtb	r3, r3
 800b9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9fa:	d103      	bne.n	800ba04 <xQueueGenericSend+0x184>
 800b9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9fe:	2200      	movs	r2, #0
 800ba00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba0a:	b25b      	sxtb	r3, r3
 800ba0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba10:	d103      	bne.n	800ba1a <xQueueGenericSend+0x19a>
 800ba12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba14:	2200      	movs	r2, #0
 800ba16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba1a:	f002 f81d 	bl	800da58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba1e:	1d3a      	adds	r2, r7, #4
 800ba20:	f107 0314 	add.w	r3, r7, #20
 800ba24:	4611      	mov	r1, r2
 800ba26:	4618      	mov	r0, r3
 800ba28:	f001 fb38 	bl	800d09c <xTaskCheckForTimeOut>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d124      	bne.n	800ba7c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ba32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ba34:	f000 fd6a 	bl	800c50c <prvIsQueueFull>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d018      	beq.n	800ba70 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ba3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba40:	3310      	adds	r3, #16
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	4611      	mov	r1, r2
 800ba46:	4618      	mov	r0, r3
 800ba48:	f001 fa84 	bl	800cf54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ba4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ba4e:	f000 fcf5 	bl	800c43c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ba52:	f001 f89b 	bl	800cb8c <xTaskResumeAll>
 800ba56:	4603      	mov	r3, r0
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	f47f af7c 	bne.w	800b956 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800ba5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ba90 <xQueueGenericSend+0x210>)
 800ba60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba64:	601a      	str	r2, [r3, #0]
 800ba66:	f3bf 8f4f 	dsb	sy
 800ba6a:	f3bf 8f6f 	isb	sy
 800ba6e:	e772      	b.n	800b956 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ba70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ba72:	f000 fce3 	bl	800c43c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba76:	f001 f889 	bl	800cb8c <xTaskResumeAll>
 800ba7a:	e76c      	b.n	800b956 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ba7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ba7e:	f000 fcdd 	bl	800c43c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba82:	f001 f883 	bl	800cb8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ba86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3738      	adds	r7, #56	@ 0x38
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	e000ed04 	.word	0xe000ed04

0800ba94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b08e      	sub	sp, #56	@ 0x38
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	607a      	str	r2, [r7, #4]
 800baa0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800baa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d10d      	bne.n	800bac8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800baac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab0:	b672      	cpsid	i
 800bab2:	f383 8811 	msr	BASEPRI, r3
 800bab6:	f3bf 8f6f 	isb	sy
 800baba:	f3bf 8f4f 	dsb	sy
 800babe:	b662      	cpsie	i
 800bac0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bac2:	bf00      	nop
 800bac4:	bf00      	nop
 800bac6:	e7fd      	b.n	800bac4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d103      	bne.n	800bad6 <xQueueGenericSendFromISR+0x42>
 800bace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d101      	bne.n	800bada <xQueueGenericSendFromISR+0x46>
 800bad6:	2301      	movs	r3, #1
 800bad8:	e000      	b.n	800badc <xQueueGenericSendFromISR+0x48>
 800bada:	2300      	movs	r3, #0
 800badc:	2b00      	cmp	r3, #0
 800bade:	d10d      	bne.n	800bafc <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800bae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bae4:	b672      	cpsid	i
 800bae6:	f383 8811 	msr	BASEPRI, r3
 800baea:	f3bf 8f6f 	isb	sy
 800baee:	f3bf 8f4f 	dsb	sy
 800baf2:	b662      	cpsie	i
 800baf4:	623b      	str	r3, [r7, #32]
}
 800baf6:	bf00      	nop
 800baf8:	bf00      	nop
 800bafa:	e7fd      	b.n	800baf8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	2b02      	cmp	r3, #2
 800bb00:	d103      	bne.n	800bb0a <xQueueGenericSendFromISR+0x76>
 800bb02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb06:	2b01      	cmp	r3, #1
 800bb08:	d101      	bne.n	800bb0e <xQueueGenericSendFromISR+0x7a>
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	e000      	b.n	800bb10 <xQueueGenericSendFromISR+0x7c>
 800bb0e:	2300      	movs	r3, #0
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10d      	bne.n	800bb30 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800bb14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb18:	b672      	cpsid	i
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	b662      	cpsie	i
 800bb28:	61fb      	str	r3, [r7, #28]
}
 800bb2a:	bf00      	nop
 800bb2c:	bf00      	nop
 800bb2e:	e7fd      	b.n	800bb2c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb30:	f002 f844 	bl	800dbbc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb34:	f3ef 8211 	mrs	r2, BASEPRI
 800bb38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb3c:	b672      	cpsid	i
 800bb3e:	f383 8811 	msr	BASEPRI, r3
 800bb42:	f3bf 8f6f 	isb	sy
 800bb46:	f3bf 8f4f 	dsb	sy
 800bb4a:	b662      	cpsie	i
 800bb4c:	61ba      	str	r2, [r7, #24]
 800bb4e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bb50:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bb52:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bb54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d302      	bcc.n	800bb66 <xQueueGenericSendFromISR+0xd2>
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d12c      	bne.n	800bbc0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bb66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	68b9      	ldr	r1, [r7, #8]
 800bb74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bb76:	f000 fbd1 	bl	800c31c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bb7a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800bb7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb82:	d112      	bne.n	800bbaa <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d016      	beq.n	800bbba <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb8e:	3324      	adds	r3, #36	@ 0x24
 800bb90:	4618      	mov	r0, r3
 800bb92:	f001 fa07 	bl	800cfa4 <xTaskRemoveFromEventList>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d00e      	beq.n	800bbba <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d00b      	beq.n	800bbba <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2201      	movs	r2, #1
 800bba6:	601a      	str	r2, [r3, #0]
 800bba8:	e007      	b.n	800bbba <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bbaa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bbae:	3301      	adds	r3, #1
 800bbb0:	b2db      	uxtb	r3, r3
 800bbb2:	b25a      	sxtb	r2, r3
 800bbb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bbba:	2301      	movs	r3, #1
 800bbbc:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800bbbe:	e001      	b.n	800bbc4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbc6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bbce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bbd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3738      	adds	r7, #56	@ 0x38
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b08e      	sub	sp, #56	@ 0x38
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
 800bbe2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bbe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d10d      	bne.n	800bc0a <xQueueGiveFromISR+0x30>
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf2:	b672      	cpsid	i
 800bbf4:	f383 8811 	msr	BASEPRI, r3
 800bbf8:	f3bf 8f6f 	isb	sy
 800bbfc:	f3bf 8f4f 	dsb	sy
 800bc00:	b662      	cpsie	i
 800bc02:	623b      	str	r3, [r7, #32]
}
 800bc04:	bf00      	nop
 800bc06:	bf00      	nop
 800bc08:	e7fd      	b.n	800bc06 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d00d      	beq.n	800bc2e <xQueueGiveFromISR+0x54>
	__asm volatile
 800bc12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc16:	b672      	cpsid	i
 800bc18:	f383 8811 	msr	BASEPRI, r3
 800bc1c:	f3bf 8f6f 	isb	sy
 800bc20:	f3bf 8f4f 	dsb	sy
 800bc24:	b662      	cpsie	i
 800bc26:	61fb      	str	r3, [r7, #28]
}
 800bc28:	bf00      	nop
 800bc2a:	bf00      	nop
 800bc2c:	e7fd      	b.n	800bc2a <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bc2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d103      	bne.n	800bc3e <xQueueGiveFromISR+0x64>
 800bc36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d101      	bne.n	800bc42 <xQueueGiveFromISR+0x68>
 800bc3e:	2301      	movs	r3, #1
 800bc40:	e000      	b.n	800bc44 <xQueueGiveFromISR+0x6a>
 800bc42:	2300      	movs	r3, #0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d10d      	bne.n	800bc64 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800bc48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc4c:	b672      	cpsid	i
 800bc4e:	f383 8811 	msr	BASEPRI, r3
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	f3bf 8f4f 	dsb	sy
 800bc5a:	b662      	cpsie	i
 800bc5c:	61bb      	str	r3, [r7, #24]
}
 800bc5e:	bf00      	nop
 800bc60:	bf00      	nop
 800bc62:	e7fd      	b.n	800bc60 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc64:	f001 ffaa 	bl	800dbbc <vPortValidateInterruptPriority>
	__asm volatile
 800bc68:	f3ef 8211 	mrs	r2, BASEPRI
 800bc6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc70:	b672      	cpsid	i
 800bc72:	f383 8811 	msr	BASEPRI, r3
 800bc76:	f3bf 8f6f 	isb	sy
 800bc7a:	f3bf 8f4f 	dsb	sy
 800bc7e:	b662      	cpsie	i
 800bc80:	617a      	str	r2, [r7, #20]
 800bc82:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bc84:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc86:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc8c:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bc8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc94:	429a      	cmp	r2, r3
 800bc96:	d22b      	bcs.n	800bcf0 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bc98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bc9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca4:	1c5a      	adds	r2, r3, #1
 800bca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bcaa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bcae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcb2:	d112      	bne.n	800bcda <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bcb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d016      	beq.n	800bcea <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcbe:	3324      	adds	r3, #36	@ 0x24
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f001 f96f 	bl	800cfa4 <xTaskRemoveFromEventList>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d00e      	beq.n	800bcea <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d00b      	beq.n	800bcea <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	601a      	str	r2, [r3, #0]
 800bcd8:	e007      	b.n	800bcea <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bcda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcde:	3301      	adds	r3, #1
 800bce0:	b2db      	uxtb	r3, r3
 800bce2:	b25a      	sxtb	r2, r3
 800bce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bcea:	2301      	movs	r3, #1
 800bcec:	637b      	str	r3, [r7, #52]	@ 0x34
 800bcee:	e001      	b.n	800bcf4 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bcf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcf6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f383 8811 	msr	BASEPRI, r3
}
 800bcfe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bd02:	4618      	mov	r0, r3
 800bd04:	3738      	adds	r7, #56	@ 0x38
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
	...

0800bd0c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b08c      	sub	sp, #48	@ 0x30
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	60f8      	str	r0, [r7, #12]
 800bd14:	60b9      	str	r1, [r7, #8]
 800bd16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bd18:	2300      	movs	r3, #0
 800bd1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bd20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d10d      	bne.n	800bd42 <xQueueReceive+0x36>
	__asm volatile
 800bd26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd2a:	b672      	cpsid	i
 800bd2c:	f383 8811 	msr	BASEPRI, r3
 800bd30:	f3bf 8f6f 	isb	sy
 800bd34:	f3bf 8f4f 	dsb	sy
 800bd38:	b662      	cpsie	i
 800bd3a:	623b      	str	r3, [r7, #32]
}
 800bd3c:	bf00      	nop
 800bd3e:	bf00      	nop
 800bd40:	e7fd      	b.n	800bd3e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd42:	68bb      	ldr	r3, [r7, #8]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d103      	bne.n	800bd50 <xQueueReceive+0x44>
 800bd48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d101      	bne.n	800bd54 <xQueueReceive+0x48>
 800bd50:	2301      	movs	r3, #1
 800bd52:	e000      	b.n	800bd56 <xQueueReceive+0x4a>
 800bd54:	2300      	movs	r3, #0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d10d      	bne.n	800bd76 <xQueueReceive+0x6a>
	__asm volatile
 800bd5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd5e:	b672      	cpsid	i
 800bd60:	f383 8811 	msr	BASEPRI, r3
 800bd64:	f3bf 8f6f 	isb	sy
 800bd68:	f3bf 8f4f 	dsb	sy
 800bd6c:	b662      	cpsie	i
 800bd6e:	61fb      	str	r3, [r7, #28]
}
 800bd70:	bf00      	nop
 800bd72:	bf00      	nop
 800bd74:	e7fd      	b.n	800bd72 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bd76:	f001 fae3 	bl	800d340 <xTaskGetSchedulerState>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d102      	bne.n	800bd86 <xQueueReceive+0x7a>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d101      	bne.n	800bd8a <xQueueReceive+0x7e>
 800bd86:	2301      	movs	r3, #1
 800bd88:	e000      	b.n	800bd8c <xQueueReceive+0x80>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d10d      	bne.n	800bdac <xQueueReceive+0xa0>
	__asm volatile
 800bd90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd94:	b672      	cpsid	i
 800bd96:	f383 8811 	msr	BASEPRI, r3
 800bd9a:	f3bf 8f6f 	isb	sy
 800bd9e:	f3bf 8f4f 	dsb	sy
 800bda2:	b662      	cpsie	i
 800bda4:	61bb      	str	r3, [r7, #24]
}
 800bda6:	bf00      	nop
 800bda8:	bf00      	nop
 800bdaa:	e7fd      	b.n	800bda8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bdac:	f001 fe1e 	bl	800d9ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdb4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bdb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d01f      	beq.n	800bdfc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bdbc:	68b9      	ldr	r1, [r7, #8]
 800bdbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdc0:	f000 fb16 	bl	800c3f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bdc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc6:	1e5a      	subs	r2, r3, #1
 800bdc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bdcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdce:	691b      	ldr	r3, [r3, #16]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d00f      	beq.n	800bdf4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bdd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd6:	3310      	adds	r3, #16
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f001 f8e3 	bl	800cfa4 <xTaskRemoveFromEventList>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d007      	beq.n	800bdf4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bde4:	4b3c      	ldr	r3, [pc, #240]	@ (800bed8 <xQueueReceive+0x1cc>)
 800bde6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdea:	601a      	str	r2, [r3, #0]
 800bdec:	f3bf 8f4f 	dsb	sy
 800bdf0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bdf4:	f001 fe30 	bl	800da58 <vPortExitCritical>
				return pdPASS;
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	e069      	b.n	800bed0 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d103      	bne.n	800be0a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be02:	f001 fe29 	bl	800da58 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be06:	2300      	movs	r3, #0
 800be08:	e062      	b.n	800bed0 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d106      	bne.n	800be1e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be10:	f107 0310 	add.w	r3, r7, #16
 800be14:	4618      	mov	r0, r3
 800be16:	f001 f92b 	bl	800d070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be1a:	2301      	movs	r3, #1
 800be1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be1e:	f001 fe1b 	bl	800da58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be22:	f000 fea5 	bl	800cb70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be26:	f001 fde1 	bl	800d9ec <vPortEnterCritical>
 800be2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be30:	b25b      	sxtb	r3, r3
 800be32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be36:	d103      	bne.n	800be40 <xQueueReceive+0x134>
 800be38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be3a:	2200      	movs	r2, #0
 800be3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800be46:	b25b      	sxtb	r3, r3
 800be48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be4c:	d103      	bne.n	800be56 <xQueueReceive+0x14a>
 800be4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be50:	2200      	movs	r2, #0
 800be52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be56:	f001 fdff 	bl	800da58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be5a:	1d3a      	adds	r2, r7, #4
 800be5c:	f107 0310 	add.w	r3, r7, #16
 800be60:	4611      	mov	r1, r2
 800be62:	4618      	mov	r0, r3
 800be64:	f001 f91a 	bl	800d09c <xTaskCheckForTimeOut>
 800be68:	4603      	mov	r3, r0
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d123      	bne.n	800beb6 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be70:	f000 fb36 	bl	800c4e0 <prvIsQueueEmpty>
 800be74:	4603      	mov	r3, r0
 800be76:	2b00      	cmp	r3, #0
 800be78:	d017      	beq.n	800beaa <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800be7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be7c:	3324      	adds	r3, #36	@ 0x24
 800be7e:	687a      	ldr	r2, [r7, #4]
 800be80:	4611      	mov	r1, r2
 800be82:	4618      	mov	r0, r3
 800be84:	f001 f866 	bl	800cf54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800be88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be8a:	f000 fad7 	bl	800c43c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800be8e:	f000 fe7d 	bl	800cb8c <xTaskResumeAll>
 800be92:	4603      	mov	r3, r0
 800be94:	2b00      	cmp	r3, #0
 800be96:	d189      	bne.n	800bdac <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800be98:	4b0f      	ldr	r3, [pc, #60]	@ (800bed8 <xQueueReceive+0x1cc>)
 800be9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be9e:	601a      	str	r2, [r3, #0]
 800bea0:	f3bf 8f4f 	dsb	sy
 800bea4:	f3bf 8f6f 	isb	sy
 800bea8:	e780      	b.n	800bdac <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800beaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800beac:	f000 fac6 	bl	800c43c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800beb0:	f000 fe6c 	bl	800cb8c <xTaskResumeAll>
 800beb4:	e77a      	b.n	800bdac <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800beb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800beb8:	f000 fac0 	bl	800c43c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bebc:	f000 fe66 	bl	800cb8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bec0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bec2:	f000 fb0d 	bl	800c4e0 <prvIsQueueEmpty>
 800bec6:	4603      	mov	r3, r0
 800bec8:	2b00      	cmp	r3, #0
 800beca:	f43f af6f 	beq.w	800bdac <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bece:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3730      	adds	r7, #48	@ 0x30
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	e000ed04 	.word	0xe000ed04

0800bedc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b08e      	sub	sp, #56	@ 0x38
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bee6:	2300      	movs	r3, #0
 800bee8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800beee:	2300      	movs	r3, #0
 800bef0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d10d      	bne.n	800bf14 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800bef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800befc:	b672      	cpsid	i
 800befe:	f383 8811 	msr	BASEPRI, r3
 800bf02:	f3bf 8f6f 	isb	sy
 800bf06:	f3bf 8f4f 	dsb	sy
 800bf0a:	b662      	cpsie	i
 800bf0c:	623b      	str	r3, [r7, #32]
}
 800bf0e:	bf00      	nop
 800bf10:	bf00      	nop
 800bf12:	e7fd      	b.n	800bf10 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d00d      	beq.n	800bf38 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800bf1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf20:	b672      	cpsid	i
 800bf22:	f383 8811 	msr	BASEPRI, r3
 800bf26:	f3bf 8f6f 	isb	sy
 800bf2a:	f3bf 8f4f 	dsb	sy
 800bf2e:	b662      	cpsie	i
 800bf30:	61fb      	str	r3, [r7, #28]
}
 800bf32:	bf00      	nop
 800bf34:	bf00      	nop
 800bf36:	e7fd      	b.n	800bf34 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf38:	f001 fa02 	bl	800d340 <xTaskGetSchedulerState>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d102      	bne.n	800bf48 <xQueueSemaphoreTake+0x6c>
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d101      	bne.n	800bf4c <xQueueSemaphoreTake+0x70>
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e000      	b.n	800bf4e <xQueueSemaphoreTake+0x72>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d10d      	bne.n	800bf6e <xQueueSemaphoreTake+0x92>
	__asm volatile
 800bf52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf56:	b672      	cpsid	i
 800bf58:	f383 8811 	msr	BASEPRI, r3
 800bf5c:	f3bf 8f6f 	isb	sy
 800bf60:	f3bf 8f4f 	dsb	sy
 800bf64:	b662      	cpsie	i
 800bf66:	61bb      	str	r3, [r7, #24]
}
 800bf68:	bf00      	nop
 800bf6a:	bf00      	nop
 800bf6c:	e7fd      	b.n	800bf6a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf6e:	f001 fd3d 	bl	800d9ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bf72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf76:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bf78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d024      	beq.n	800bfc8 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bf7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf80:	1e5a      	subs	r2, r3, #1
 800bf82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf84:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d104      	bne.n	800bf98 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bf8e:	f001 fba1 	bl	800d6d4 <pvTaskIncrementMutexHeldCount>
 800bf92:	4602      	mov	r2, r0
 800bf94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf96:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf9a:	691b      	ldr	r3, [r3, #16]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00f      	beq.n	800bfc0 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfa2:	3310      	adds	r3, #16
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f000 fffd 	bl	800cfa4 <xTaskRemoveFromEventList>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d007      	beq.n	800bfc0 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfb0:	4b55      	ldr	r3, [pc, #340]	@ (800c108 <xQueueSemaphoreTake+0x22c>)
 800bfb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfb6:	601a      	str	r2, [r3, #0]
 800bfb8:	f3bf 8f4f 	dsb	sy
 800bfbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfc0:	f001 fd4a 	bl	800da58 <vPortExitCritical>
				return pdPASS;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	e09a      	b.n	800c0fe <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d114      	bne.n	800bff8 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bfce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d00d      	beq.n	800bff0 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800bfd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfd8:	b672      	cpsid	i
 800bfda:	f383 8811 	msr	BASEPRI, r3
 800bfde:	f3bf 8f6f 	isb	sy
 800bfe2:	f3bf 8f4f 	dsb	sy
 800bfe6:	b662      	cpsie	i
 800bfe8:	617b      	str	r3, [r7, #20]
}
 800bfea:	bf00      	nop
 800bfec:	bf00      	nop
 800bfee:	e7fd      	b.n	800bfec <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bff0:	f001 fd32 	bl	800da58 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bff4:	2300      	movs	r3, #0
 800bff6:	e082      	b.n	800c0fe <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d106      	bne.n	800c00c <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bffe:	f107 030c 	add.w	r3, r7, #12
 800c002:	4618      	mov	r0, r3
 800c004:	f001 f834 	bl	800d070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c008:	2301      	movs	r3, #1
 800c00a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c00c:	f001 fd24 	bl	800da58 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c010:	f000 fdae 	bl	800cb70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c014:	f001 fcea 	bl	800d9ec <vPortEnterCritical>
 800c018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c01a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c01e:	b25b      	sxtb	r3, r3
 800c020:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c024:	d103      	bne.n	800c02e <xQueueSemaphoreTake+0x152>
 800c026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c028:	2200      	movs	r2, #0
 800c02a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c030:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c034:	b25b      	sxtb	r3, r3
 800c036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03a:	d103      	bne.n	800c044 <xQueueSemaphoreTake+0x168>
 800c03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c03e:	2200      	movs	r2, #0
 800c040:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c044:	f001 fd08 	bl	800da58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c048:	463a      	mov	r2, r7
 800c04a:	f107 030c 	add.w	r3, r7, #12
 800c04e:	4611      	mov	r1, r2
 800c050:	4618      	mov	r0, r3
 800c052:	f001 f823 	bl	800d09c <xTaskCheckForTimeOut>
 800c056:	4603      	mov	r3, r0
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d132      	bne.n	800c0c2 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c05c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c05e:	f000 fa3f 	bl	800c4e0 <prvIsQueueEmpty>
 800c062:	4603      	mov	r3, r0
 800c064:	2b00      	cmp	r3, #0
 800c066:	d026      	beq.n	800c0b6 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d109      	bne.n	800c084 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800c070:	f001 fcbc 	bl	800d9ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	4618      	mov	r0, r3
 800c07a:	f001 f97f 	bl	800d37c <xTaskPriorityInherit>
 800c07e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c080:	f001 fcea 	bl	800da58 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c086:	3324      	adds	r3, #36	@ 0x24
 800c088:	683a      	ldr	r2, [r7, #0]
 800c08a:	4611      	mov	r1, r2
 800c08c:	4618      	mov	r0, r3
 800c08e:	f000 ff61 	bl	800cf54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c092:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c094:	f000 f9d2 	bl	800c43c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c098:	f000 fd78 	bl	800cb8c <xTaskResumeAll>
 800c09c:	4603      	mov	r3, r0
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f47f af65 	bne.w	800bf6e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800c0a4:	4b18      	ldr	r3, [pc, #96]	@ (800c108 <xQueueSemaphoreTake+0x22c>)
 800c0a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0aa:	601a      	str	r2, [r3, #0]
 800c0ac:	f3bf 8f4f 	dsb	sy
 800c0b0:	f3bf 8f6f 	isb	sy
 800c0b4:	e75b      	b.n	800bf6e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c0b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0b8:	f000 f9c0 	bl	800c43c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0bc:	f000 fd66 	bl	800cb8c <xTaskResumeAll>
 800c0c0:	e755      	b.n	800bf6e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c0c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0c4:	f000 f9ba 	bl	800c43c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0c8:	f000 fd60 	bl	800cb8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0ce:	f000 fa07 	bl	800c4e0 <prvIsQueueEmpty>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f43f af4a 	beq.w	800bf6e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d00d      	beq.n	800c0fc <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800c0e0:	f001 fc84 	bl	800d9ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c0e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0e6:	f000 f901 	bl	800c2ec <prvGetDisinheritPriorityAfterTimeout>
 800c0ea:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ee:	689b      	ldr	r3, [r3, #8]
 800c0f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f001 fa4e 	bl	800d594 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c0f8:	f001 fcae 	bl	800da58 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c0fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3738      	adds	r7, #56	@ 0x38
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
 800c106:	bf00      	nop
 800c108:	e000ed04 	.word	0xe000ed04

0800c10c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b08e      	sub	sp, #56	@ 0x38
 800c110:	af00      	add	r7, sp, #0
 800c112:	60f8      	str	r0, [r7, #12]
 800c114:	60b9      	str	r1, [r7, #8]
 800c116:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d10d      	bne.n	800c13e <xQueueReceiveFromISR+0x32>
	__asm volatile
 800c122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c126:	b672      	cpsid	i
 800c128:	f383 8811 	msr	BASEPRI, r3
 800c12c:	f3bf 8f6f 	isb	sy
 800c130:	f3bf 8f4f 	dsb	sy
 800c134:	b662      	cpsie	i
 800c136:	623b      	str	r3, [r7, #32]
}
 800c138:	bf00      	nop
 800c13a:	bf00      	nop
 800c13c:	e7fd      	b.n	800c13a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d103      	bne.n	800c14c <xQueueReceiveFromISR+0x40>
 800c144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d101      	bne.n	800c150 <xQueueReceiveFromISR+0x44>
 800c14c:	2301      	movs	r3, #1
 800c14e:	e000      	b.n	800c152 <xQueueReceiveFromISR+0x46>
 800c150:	2300      	movs	r3, #0
 800c152:	2b00      	cmp	r3, #0
 800c154:	d10d      	bne.n	800c172 <xQueueReceiveFromISR+0x66>
	__asm volatile
 800c156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c15a:	b672      	cpsid	i
 800c15c:	f383 8811 	msr	BASEPRI, r3
 800c160:	f3bf 8f6f 	isb	sy
 800c164:	f3bf 8f4f 	dsb	sy
 800c168:	b662      	cpsie	i
 800c16a:	61fb      	str	r3, [r7, #28]
}
 800c16c:	bf00      	nop
 800c16e:	bf00      	nop
 800c170:	e7fd      	b.n	800c16e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c172:	f001 fd23 	bl	800dbbc <vPortValidateInterruptPriority>
	__asm volatile
 800c176:	f3ef 8211 	mrs	r2, BASEPRI
 800c17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c17e:	b672      	cpsid	i
 800c180:	f383 8811 	msr	BASEPRI, r3
 800c184:	f3bf 8f6f 	isb	sy
 800c188:	f3bf 8f4f 	dsb	sy
 800c18c:	b662      	cpsie	i
 800c18e:	61ba      	str	r2, [r7, #24]
 800c190:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c192:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c194:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c19a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d02f      	beq.n	800c202 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c1a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1ac:	68b9      	ldr	r1, [r7, #8]
 800c1ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c1b0:	f000 f91e 	bl	800c3f0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1b6:	1e5a      	subs	r2, r3, #1
 800c1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c1bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c1c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c4:	d112      	bne.n	800c1ec <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1c8:	691b      	ldr	r3, [r3, #16]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d016      	beq.n	800c1fc <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d0:	3310      	adds	r3, #16
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f000 fee6 	bl	800cfa4 <xTaskRemoveFromEventList>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d00e      	beq.n	800c1fc <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d00b      	beq.n	800c1fc <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	2201      	movs	r2, #1
 800c1e8:	601a      	str	r2, [r3, #0]
 800c1ea:	e007      	b.n	800c1fc <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c1ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	b25a      	sxtb	r2, r3
 800c1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800c200:	e001      	b.n	800c206 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800c202:	2300      	movs	r3, #0
 800c204:	637b      	str	r3, [r7, #52]	@ 0x34
 800c206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c208:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	f383 8811 	msr	BASEPRI, r3
}
 800c210:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c214:	4618      	mov	r0, r3
 800c216:	3738      	adds	r7, #56	@ 0x38
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}

0800c21c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b084      	sub	sp, #16
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d10d      	bne.n	800c246 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800c22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c22e:	b672      	cpsid	i
 800c230:	f383 8811 	msr	BASEPRI, r3
 800c234:	f3bf 8f6f 	isb	sy
 800c238:	f3bf 8f4f 	dsb	sy
 800c23c:	b662      	cpsie	i
 800c23e:	60bb      	str	r3, [r7, #8]
}
 800c240:	bf00      	nop
 800c242:	bf00      	nop
 800c244:	e7fd      	b.n	800c242 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800c246:	f001 fbd1 	bl	800d9ec <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c24e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c250:	f001 fc02 	bl	800da58 <vPortExitCritical>

	return uxReturn;
 800c254:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c256:	4618      	mov	r0, r3
 800c258:	3710      	adds	r7, #16
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800c25e:	b480      	push	{r7}
 800c260:	b087      	sub	sp, #28
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d10d      	bne.n	800c28c <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800c270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c274:	b672      	cpsid	i
 800c276:	f383 8811 	msr	BASEPRI, r3
 800c27a:	f3bf 8f6f 	isb	sy
 800c27e:	f3bf 8f4f 	dsb	sy
 800c282:	b662      	cpsie	i
 800c284:	60fb      	str	r3, [r7, #12]
}
 800c286:	bf00      	nop
 800c288:	bf00      	nop
 800c28a:	e7fd      	b.n	800c288 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800c28c:	697b      	ldr	r3, [r7, #20]
 800c28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c290:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800c292:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c294:	4618      	mov	r0, r3
 800c296:	371c      	adds	r7, #28
 800c298:	46bd      	mov	sp, r7
 800c29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29e:	4770      	bx	lr

0800c2a0 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b084      	sub	sp, #16
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d10d      	bne.n	800c2ce <vQueueDelete+0x2e>
	__asm volatile
 800c2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b6:	b672      	cpsid	i
 800c2b8:	f383 8811 	msr	BASEPRI, r3
 800c2bc:	f3bf 8f6f 	isb	sy
 800c2c0:	f3bf 8f4f 	dsb	sy
 800c2c4:	b662      	cpsie	i
 800c2c6:	60bb      	str	r3, [r7, #8]
}
 800c2c8:	bf00      	nop
 800c2ca:	bf00      	nop
 800c2cc:	e7fd      	b.n	800c2ca <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c2ce:	68f8      	ldr	r0, [r7, #12]
 800c2d0:	f000 f934 	bl	800c53c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d102      	bne.n	800c2e4 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f001 fd80 	bl	800dde4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c2e4:	bf00      	nop
 800c2e6:	3710      	adds	r7, #16
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b085      	sub	sp, #20
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d006      	beq.n	800c30a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f1c3 0307 	rsb	r3, r3, #7
 800c306:	60fb      	str	r3, [r7, #12]
 800c308:	e001      	b.n	800c30e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c30a:	2300      	movs	r3, #0
 800c30c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c30e:	68fb      	ldr	r3, [r7, #12]
	}
 800c310:	4618      	mov	r0, r3
 800c312:	3714      	adds	r7, #20
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr

0800c31c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b086      	sub	sp, #24
 800c320:	af00      	add	r7, sp, #0
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c328:	2300      	movs	r3, #0
 800c32a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c330:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c336:	2b00      	cmp	r3, #0
 800c338:	d10d      	bne.n	800c356 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d14d      	bne.n	800c3de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	4618      	mov	r0, r3
 800c348:	f001 f898 	bl	800d47c <xTaskPriorityDisinherit>
 800c34c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	2200      	movs	r2, #0
 800c352:	609a      	str	r2, [r3, #8]
 800c354:	e043      	b.n	800c3de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d119      	bne.n	800c390 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	6858      	ldr	r0, [r3, #4]
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c364:	461a      	mov	r2, r3
 800c366:	68b9      	ldr	r1, [r7, #8]
 800c368:	f012 fe8b 	bl	801f082 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	685a      	ldr	r2, [r3, #4]
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c374:	441a      	add	r2, r3
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	685a      	ldr	r2, [r3, #4]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	429a      	cmp	r2, r3
 800c384:	d32b      	bcc.n	800c3de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	681a      	ldr	r2, [r3, #0]
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	605a      	str	r2, [r3, #4]
 800c38e:	e026      	b.n	800c3de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	68d8      	ldr	r0, [r3, #12]
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c398:	461a      	mov	r2, r3
 800c39a:	68b9      	ldr	r1, [r7, #8]
 800c39c:	f012 fe71 	bl	801f082 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	68da      	ldr	r2, [r3, #12]
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3a8:	425b      	negs	r3, r3
 800c3aa:	441a      	add	r2, r3
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	68da      	ldr	r2, [r3, #12]
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	d207      	bcs.n	800c3cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	689a      	ldr	r2, [r3, #8]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3c4:	425b      	negs	r3, r3
 800c3c6:	441a      	add	r2, r3
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2b02      	cmp	r3, #2
 800c3d0:	d105      	bne.n	800c3de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c3d2:	693b      	ldr	r3, [r7, #16]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d002      	beq.n	800c3de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	1c5a      	adds	r2, r3, #1
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c3e6:	697b      	ldr	r3, [r7, #20]
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3718      	adds	r7, #24
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}

0800c3f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d018      	beq.n	800c434 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	68da      	ldr	r2, [r3, #12]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c40a:	441a      	add	r2, r3
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	68da      	ldr	r2, [r3, #12]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	689b      	ldr	r3, [r3, #8]
 800c418:	429a      	cmp	r2, r3
 800c41a:	d303      	bcc.n	800c424 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	68d9      	ldr	r1, [r3, #12]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c42c:	461a      	mov	r2, r3
 800c42e:	6838      	ldr	r0, [r7, #0]
 800c430:	f012 fe27 	bl	801f082 <memcpy>
	}
}
 800c434:	bf00      	nop
 800c436:	3708      	adds	r7, #8
 800c438:	46bd      	mov	sp, r7
 800c43a:	bd80      	pop	{r7, pc}

0800c43c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b084      	sub	sp, #16
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c444:	f001 fad2 	bl	800d9ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c44e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c450:	e011      	b.n	800c476 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c456:	2b00      	cmp	r3, #0
 800c458:	d012      	beq.n	800c480 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	3324      	adds	r3, #36	@ 0x24
 800c45e:	4618      	mov	r0, r3
 800c460:	f000 fda0 	bl	800cfa4 <xTaskRemoveFromEventList>
 800c464:	4603      	mov	r3, r0
 800c466:	2b00      	cmp	r3, #0
 800c468:	d001      	beq.n	800c46e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c46a:	f000 fe7f 	bl	800d16c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c46e:	7bfb      	ldrb	r3, [r7, #15]
 800c470:	3b01      	subs	r3, #1
 800c472:	b2db      	uxtb	r3, r3
 800c474:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	dce9      	bgt.n	800c452 <prvUnlockQueue+0x16>
 800c47e:	e000      	b.n	800c482 <prvUnlockQueue+0x46>
					break;
 800c480:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	22ff      	movs	r2, #255	@ 0xff
 800c486:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c48a:	f001 fae5 	bl	800da58 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c48e:	f001 faad 	bl	800d9ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c498:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c49a:	e011      	b.n	800c4c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	691b      	ldr	r3, [r3, #16]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d012      	beq.n	800c4ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	3310      	adds	r3, #16
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f000 fd7b 	bl	800cfa4 <xTaskRemoveFromEventList>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d001      	beq.n	800c4b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c4b4:	f000 fe5a 	bl	800d16c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c4b8:	7bbb      	ldrb	r3, [r7, #14]
 800c4ba:	3b01      	subs	r3, #1
 800c4bc:	b2db      	uxtb	r3, r3
 800c4be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	dce9      	bgt.n	800c49c <prvUnlockQueue+0x60>
 800c4c8:	e000      	b.n	800c4cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c4ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	22ff      	movs	r2, #255	@ 0xff
 800c4d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c4d4:	f001 fac0 	bl	800da58 <vPortExitCritical>
}
 800c4d8:	bf00      	nop
 800c4da:	3710      	adds	r7, #16
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4e8:	f001 fa80 	bl	800d9ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d102      	bne.n	800c4fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	60fb      	str	r3, [r7, #12]
 800c4f8:	e001      	b.n	800c4fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4fe:	f001 faab 	bl	800da58 <vPortExitCritical>

	return xReturn;
 800c502:	68fb      	ldr	r3, [r7, #12]
}
 800c504:	4618      	mov	r0, r3
 800c506:	3710      	adds	r7, #16
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}

0800c50c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b084      	sub	sp, #16
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c514:	f001 fa6a 	bl	800d9ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c520:	429a      	cmp	r2, r3
 800c522:	d102      	bne.n	800c52a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c524:	2301      	movs	r3, #1
 800c526:	60fb      	str	r3, [r7, #12]
 800c528:	e001      	b.n	800c52e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c52a:	2300      	movs	r3, #0
 800c52c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c52e:	f001 fa93 	bl	800da58 <vPortExitCritical>

	return xReturn;
 800c532:	68fb      	ldr	r3, [r7, #12]
}
 800c534:	4618      	mov	r0, r3
 800c536:	3710      	adds	r7, #16
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}

0800c53c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c53c:	b480      	push	{r7}
 800c53e:	b085      	sub	sp, #20
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c544:	2300      	movs	r3, #0
 800c546:	60fb      	str	r3, [r7, #12]
 800c548:	e016      	b.n	800c578 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c54a:	4a10      	ldr	r2, [pc, #64]	@ (800c58c <vQueueUnregisterQueue+0x50>)
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	00db      	lsls	r3, r3, #3
 800c550:	4413      	add	r3, r2
 800c552:	685b      	ldr	r3, [r3, #4]
 800c554:	687a      	ldr	r2, [r7, #4]
 800c556:	429a      	cmp	r2, r3
 800c558:	d10b      	bne.n	800c572 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c55a:	4a0c      	ldr	r2, [pc, #48]	@ (800c58c <vQueueUnregisterQueue+0x50>)
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2100      	movs	r1, #0
 800c560:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c564:	4a09      	ldr	r2, [pc, #36]	@ (800c58c <vQueueUnregisterQueue+0x50>)
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	00db      	lsls	r3, r3, #3
 800c56a:	4413      	add	r3, r2
 800c56c:	2200      	movs	r2, #0
 800c56e:	605a      	str	r2, [r3, #4]
				break;
 800c570:	e006      	b.n	800c580 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	3301      	adds	r3, #1
 800c576:	60fb      	str	r3, [r7, #12]
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	2b07      	cmp	r3, #7
 800c57c:	d9e5      	bls.n	800c54a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c57e:	bf00      	nop
 800c580:	bf00      	nop
 800c582:	3714      	adds	r7, #20
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr
 800c58c:	200068f8 	.word	0x200068f8

0800c590 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c590:	b580      	push	{r7, lr}
 800c592:	b08e      	sub	sp, #56	@ 0x38
 800c594:	af04      	add	r7, sp, #16
 800c596:	60f8      	str	r0, [r7, #12]
 800c598:	60b9      	str	r1, [r7, #8]
 800c59a:	607a      	str	r2, [r7, #4]
 800c59c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c59e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d10d      	bne.n	800c5c0 <xTaskCreateStatic+0x30>
	__asm volatile
 800c5a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5a8:	b672      	cpsid	i
 800c5aa:	f383 8811 	msr	BASEPRI, r3
 800c5ae:	f3bf 8f6f 	isb	sy
 800c5b2:	f3bf 8f4f 	dsb	sy
 800c5b6:	b662      	cpsie	i
 800c5b8:	623b      	str	r3, [r7, #32]
}
 800c5ba:	bf00      	nop
 800c5bc:	bf00      	nop
 800c5be:	e7fd      	b.n	800c5bc <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d10d      	bne.n	800c5e2 <xTaskCreateStatic+0x52>
	__asm volatile
 800c5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ca:	b672      	cpsid	i
 800c5cc:	f383 8811 	msr	BASEPRI, r3
 800c5d0:	f3bf 8f6f 	isb	sy
 800c5d4:	f3bf 8f4f 	dsb	sy
 800c5d8:	b662      	cpsie	i
 800c5da:	61fb      	str	r3, [r7, #28]
}
 800c5dc:	bf00      	nop
 800c5de:	bf00      	nop
 800c5e0:	e7fd      	b.n	800c5de <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c5e2:	23b0      	movs	r3, #176	@ 0xb0
 800c5e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	2bb0      	cmp	r3, #176	@ 0xb0
 800c5ea:	d00d      	beq.n	800c608 <xTaskCreateStatic+0x78>
	__asm volatile
 800c5ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f0:	b672      	cpsid	i
 800c5f2:	f383 8811 	msr	BASEPRI, r3
 800c5f6:	f3bf 8f6f 	isb	sy
 800c5fa:	f3bf 8f4f 	dsb	sy
 800c5fe:	b662      	cpsie	i
 800c600:	61bb      	str	r3, [r7, #24]
}
 800c602:	bf00      	nop
 800c604:	bf00      	nop
 800c606:	e7fd      	b.n	800c604 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c608:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d01e      	beq.n	800c64e <xTaskCreateStatic+0xbe>
 800c610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c612:	2b00      	cmp	r3, #0
 800c614:	d01b      	beq.n	800c64e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c618:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c61c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c61e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c622:	2202      	movs	r2, #2
 800c624:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c628:	2300      	movs	r3, #0
 800c62a:	9303      	str	r3, [sp, #12]
 800c62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c62e:	9302      	str	r3, [sp, #8]
 800c630:	f107 0314 	add.w	r3, r7, #20
 800c634:	9301      	str	r3, [sp, #4]
 800c636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c638:	9300      	str	r3, [sp, #0]
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	687a      	ldr	r2, [r7, #4]
 800c63e:	68b9      	ldr	r1, [r7, #8]
 800c640:	68f8      	ldr	r0, [r7, #12]
 800c642:	f000 f851 	bl	800c6e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c646:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c648:	f000 f8f0 	bl	800c82c <prvAddNewTaskToReadyList>
 800c64c:	e001      	b.n	800c652 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800c64e:	2300      	movs	r3, #0
 800c650:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c652:	697b      	ldr	r3, [r7, #20]
	}
 800c654:	4618      	mov	r0, r3
 800c656:	3728      	adds	r7, #40	@ 0x28
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}

0800c65c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b08c      	sub	sp, #48	@ 0x30
 800c660:	af04      	add	r7, sp, #16
 800c662:	60f8      	str	r0, [r7, #12]
 800c664:	60b9      	str	r1, [r7, #8]
 800c666:	603b      	str	r3, [r7, #0]
 800c668:	4613      	mov	r3, r2
 800c66a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c66c:	88fb      	ldrh	r3, [r7, #6]
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	4618      	mov	r0, r3
 800c672:	f001 fae9 	bl	800dc48 <pvPortMalloc>
 800c676:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c678:	697b      	ldr	r3, [r7, #20]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d00e      	beq.n	800c69c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c67e:	20b0      	movs	r0, #176	@ 0xb0
 800c680:	f001 fae2 	bl	800dc48 <pvPortMalloc>
 800c684:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c686:	69fb      	ldr	r3, [r7, #28]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d003      	beq.n	800c694 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c68c:	69fb      	ldr	r3, [r7, #28]
 800c68e:	697a      	ldr	r2, [r7, #20]
 800c690:	631a      	str	r2, [r3, #48]	@ 0x30
 800c692:	e005      	b.n	800c6a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c694:	6978      	ldr	r0, [r7, #20]
 800c696:	f001 fba5 	bl	800dde4 <vPortFree>
 800c69a:	e001      	b.n	800c6a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c69c:	2300      	movs	r3, #0
 800c69e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6a0:	69fb      	ldr	r3, [r7, #28]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d017      	beq.n	800c6d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6a6:	69fb      	ldr	r3, [r7, #28]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c6ae:	88fa      	ldrh	r2, [r7, #6]
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	9303      	str	r3, [sp, #12]
 800c6b4:	69fb      	ldr	r3, [r7, #28]
 800c6b6:	9302      	str	r3, [sp, #8]
 800c6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6ba:	9301      	str	r3, [sp, #4]
 800c6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6be:	9300      	str	r3, [sp, #0]
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	68b9      	ldr	r1, [r7, #8]
 800c6c4:	68f8      	ldr	r0, [r7, #12]
 800c6c6:	f000 f80f 	bl	800c6e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6ca:	69f8      	ldr	r0, [r7, #28]
 800c6cc:	f000 f8ae 	bl	800c82c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	61bb      	str	r3, [r7, #24]
 800c6d4:	e002      	b.n	800c6dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c6d6:	f04f 33ff 	mov.w	r3, #4294967295
 800c6da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c6dc:	69bb      	ldr	r3, [r7, #24]
	}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3720      	adds	r7, #32
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
	...

0800c6e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b088      	sub	sp, #32
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	60b9      	str	r1, [r7, #8]
 800c6f2:	607a      	str	r2, [r7, #4]
 800c6f4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c6fa:	6879      	ldr	r1, [r7, #4]
 800c6fc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800c700:	440b      	add	r3, r1
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	4413      	add	r3, r2
 800c706:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c708:	69bb      	ldr	r3, [r7, #24]
 800c70a:	f023 0307 	bic.w	r3, r3, #7
 800c70e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c710:	69bb      	ldr	r3, [r7, #24]
 800c712:	f003 0307 	and.w	r3, r3, #7
 800c716:	2b00      	cmp	r3, #0
 800c718:	d00d      	beq.n	800c736 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800c71a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c71e:	b672      	cpsid	i
 800c720:	f383 8811 	msr	BASEPRI, r3
 800c724:	f3bf 8f6f 	isb	sy
 800c728:	f3bf 8f4f 	dsb	sy
 800c72c:	b662      	cpsie	i
 800c72e:	617b      	str	r3, [r7, #20]
}
 800c730:	bf00      	nop
 800c732:	bf00      	nop
 800c734:	e7fd      	b.n	800c732 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d01f      	beq.n	800c77c <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c73c:	2300      	movs	r3, #0
 800c73e:	61fb      	str	r3, [r7, #28]
 800c740:	e012      	b.n	800c768 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c742:	68ba      	ldr	r2, [r7, #8]
 800c744:	69fb      	ldr	r3, [r7, #28]
 800c746:	4413      	add	r3, r2
 800c748:	7819      	ldrb	r1, [r3, #0]
 800c74a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c74c:	69fb      	ldr	r3, [r7, #28]
 800c74e:	4413      	add	r3, r2
 800c750:	3334      	adds	r3, #52	@ 0x34
 800c752:	460a      	mov	r2, r1
 800c754:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c756:	68ba      	ldr	r2, [r7, #8]
 800c758:	69fb      	ldr	r3, [r7, #28]
 800c75a:	4413      	add	r3, r2
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d006      	beq.n	800c770 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c762:	69fb      	ldr	r3, [r7, #28]
 800c764:	3301      	adds	r3, #1
 800c766:	61fb      	str	r3, [r7, #28]
 800c768:	69fb      	ldr	r3, [r7, #28]
 800c76a:	2b1f      	cmp	r3, #31
 800c76c:	d9e9      	bls.n	800c742 <prvInitialiseNewTask+0x5a>
 800c76e:	e000      	b.n	800c772 <prvInitialiseNewTask+0x8a>
			{
				break;
 800c770:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c774:	2200      	movs	r2, #0
 800c776:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800c77a:	e003      	b.n	800c784 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c77e:	2200      	movs	r2, #0
 800c780:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c786:	2b06      	cmp	r3, #6
 800c788:	d901      	bls.n	800c78e <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c78a:	2306      	movs	r3, #6
 800c78c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c792:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c798:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800c79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c79c:	2200      	movs	r2, #0
 800c79e:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a2:	3304      	adds	r3, #4
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f7fe fe34 	bl	800b412 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ac:	3318      	adds	r3, #24
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7fe fe2f 	bl	800b412 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7bc:	f1c3 0207 	rsb	r2, r3, #7
 800c7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7c8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c7ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7dc:	335c      	adds	r3, #92	@ 0x5c
 800c7de:	224c      	movs	r2, #76	@ 0x4c
 800c7e0:	2100      	movs	r1, #0
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f012 fa70 	bl	801ecc8 <memset>
 800c7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ea:	4a0d      	ldr	r2, [pc, #52]	@ (800c820 <prvInitialiseNewTask+0x138>)
 800c7ec:	661a      	str	r2, [r3, #96]	@ 0x60
 800c7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f0:	4a0c      	ldr	r2, [pc, #48]	@ (800c824 <prvInitialiseNewTask+0x13c>)
 800c7f2:	665a      	str	r2, [r3, #100]	@ 0x64
 800c7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f6:	4a0c      	ldr	r2, [pc, #48]	@ (800c828 <prvInitialiseNewTask+0x140>)
 800c7f8:	669a      	str	r2, [r3, #104]	@ 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c7fa:	683a      	ldr	r2, [r7, #0]
 800c7fc:	68f9      	ldr	r1, [r7, #12]
 800c7fe:	69b8      	ldr	r0, [r7, #24]
 800c800:	f000 ffe2 	bl	800d7c8 <pxPortInitialiseStack>
 800c804:	4602      	mov	r2, r0
 800c806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c808:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d002      	beq.n	800c816 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c814:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c816:	bf00      	nop
 800c818:	3720      	adds	r7, #32
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	200689e4 	.word	0x200689e4
 800c824:	20068a4c 	.word	0x20068a4c
 800c828:	20068ab4 	.word	0x20068ab4

0800c82c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b082      	sub	sp, #8
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c834:	f001 f8da 	bl	800d9ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c838:	4b2a      	ldr	r3, [pc, #168]	@ (800c8e4 <prvAddNewTaskToReadyList+0xb8>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	3301      	adds	r3, #1
 800c83e:	4a29      	ldr	r2, [pc, #164]	@ (800c8e4 <prvAddNewTaskToReadyList+0xb8>)
 800c840:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c842:	4b29      	ldr	r3, [pc, #164]	@ (800c8e8 <prvAddNewTaskToReadyList+0xbc>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d109      	bne.n	800c85e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c84a:	4a27      	ldr	r2, [pc, #156]	@ (800c8e8 <prvAddNewTaskToReadyList+0xbc>)
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c850:	4b24      	ldr	r3, [pc, #144]	@ (800c8e4 <prvAddNewTaskToReadyList+0xb8>)
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	2b01      	cmp	r3, #1
 800c856:	d110      	bne.n	800c87a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c858:	f000 fcac 	bl	800d1b4 <prvInitialiseTaskLists>
 800c85c:	e00d      	b.n	800c87a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c85e:	4b23      	ldr	r3, [pc, #140]	@ (800c8ec <prvAddNewTaskToReadyList+0xc0>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d109      	bne.n	800c87a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c866:	4b20      	ldr	r3, [pc, #128]	@ (800c8e8 <prvAddNewTaskToReadyList+0xbc>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c870:	429a      	cmp	r2, r3
 800c872:	d802      	bhi.n	800c87a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c874:	4a1c      	ldr	r2, [pc, #112]	@ (800c8e8 <prvAddNewTaskToReadyList+0xbc>)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c87a:	4b1d      	ldr	r3, [pc, #116]	@ (800c8f0 <prvAddNewTaskToReadyList+0xc4>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	3301      	adds	r3, #1
 800c880:	4a1b      	ldr	r2, [pc, #108]	@ (800c8f0 <prvAddNewTaskToReadyList+0xc4>)
 800c882:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c888:	2201      	movs	r2, #1
 800c88a:	409a      	lsls	r2, r3
 800c88c:	4b19      	ldr	r3, [pc, #100]	@ (800c8f4 <prvAddNewTaskToReadyList+0xc8>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4313      	orrs	r3, r2
 800c892:	4a18      	ldr	r2, [pc, #96]	@ (800c8f4 <prvAddNewTaskToReadyList+0xc8>)
 800c894:	6013      	str	r3, [r2, #0]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c89a:	4613      	mov	r3, r2
 800c89c:	009b      	lsls	r3, r3, #2
 800c89e:	4413      	add	r3, r2
 800c8a0:	009b      	lsls	r3, r3, #2
 800c8a2:	4a15      	ldr	r2, [pc, #84]	@ (800c8f8 <prvAddNewTaskToReadyList+0xcc>)
 800c8a4:	441a      	add	r2, r3
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	3304      	adds	r3, #4
 800c8aa:	4619      	mov	r1, r3
 800c8ac:	4610      	mov	r0, r2
 800c8ae:	f7fe fdbd 	bl	800b42c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c8b2:	f001 f8d1 	bl	800da58 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c8ec <prvAddNewTaskToReadyList+0xc0>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d00e      	beq.n	800c8dc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8be:	4b0a      	ldr	r3, [pc, #40]	@ (800c8e8 <prvAddNewTaskToReadyList+0xbc>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d207      	bcs.n	800c8dc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c8cc:	4b0b      	ldr	r3, [pc, #44]	@ (800c8fc <prvAddNewTaskToReadyList+0xd0>)
 800c8ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8d2:	601a      	str	r2, [r3, #0]
 800c8d4:	f3bf 8f4f 	dsb	sy
 800c8d8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8dc:	bf00      	nop
 800c8de:	3708      	adds	r7, #8
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	bd80      	pop	{r7, pc}
 800c8e4:	20006a38 	.word	0x20006a38
 800c8e8:	20006938 	.word	0x20006938
 800c8ec:	20006a44 	.word	0x20006a44
 800c8f0:	20006a54 	.word	0x20006a54
 800c8f4:	20006a40 	.word	0x20006a40
 800c8f8:	2000693c 	.word	0x2000693c
 800c8fc:	e000ed04 	.word	0xe000ed04

0800c900 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800c900:	b580      	push	{r7, lr}
 800c902:	b084      	sub	sp, #16
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c908:	f001 f870 	bl	800d9ec <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d102      	bne.n	800c918 <vTaskDelete+0x18>
 800c912:	4b3a      	ldr	r3, [pc, #232]	@ (800c9fc <vTaskDelete+0xfc>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	e000      	b.n	800c91a <vTaskDelete+0x1a>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	3304      	adds	r3, #4
 800c920:	4618      	mov	r0, r3
 800c922:	f7fe fde0 	bl	800b4e6 <uxListRemove>
 800c926:	4603      	mov	r3, r0
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d115      	bne.n	800c958 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c930:	4933      	ldr	r1, [pc, #204]	@ (800ca00 <vTaskDelete+0x100>)
 800c932:	4613      	mov	r3, r2
 800c934:	009b      	lsls	r3, r3, #2
 800c936:	4413      	add	r3, r2
 800c938:	009b      	lsls	r3, r3, #2
 800c93a:	440b      	add	r3, r1
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d10a      	bne.n	800c958 <vTaskDelete+0x58>
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c946:	2201      	movs	r2, #1
 800c948:	fa02 f303 	lsl.w	r3, r2, r3
 800c94c:	43da      	mvns	r2, r3
 800c94e:	4b2d      	ldr	r3, [pc, #180]	@ (800ca04 <vTaskDelete+0x104>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	4013      	ands	r3, r2
 800c954:	4a2b      	ldr	r2, [pc, #172]	@ (800ca04 <vTaskDelete+0x104>)
 800c956:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d004      	beq.n	800c96a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	3318      	adds	r3, #24
 800c964:	4618      	mov	r0, r3
 800c966:	f7fe fdbe 	bl	800b4e6 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800c96a:	4b27      	ldr	r3, [pc, #156]	@ (800ca08 <vTaskDelete+0x108>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	3301      	adds	r3, #1
 800c970:	4a25      	ldr	r2, [pc, #148]	@ (800ca08 <vTaskDelete+0x108>)
 800c972:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800c974:	4b21      	ldr	r3, [pc, #132]	@ (800c9fc <vTaskDelete+0xfc>)
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d10b      	bne.n	800c996 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	3304      	adds	r3, #4
 800c982:	4619      	mov	r1, r3
 800c984:	4821      	ldr	r0, [pc, #132]	@ (800ca0c <vTaskDelete+0x10c>)
 800c986:	f7fe fd51 	bl	800b42c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800c98a:	4b21      	ldr	r3, [pc, #132]	@ (800ca10 <vTaskDelete+0x110>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	3301      	adds	r3, #1
 800c990:	4a1f      	ldr	r2, [pc, #124]	@ (800ca10 <vTaskDelete+0x110>)
 800c992:	6013      	str	r3, [r2, #0]
 800c994:	e009      	b.n	800c9aa <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800c996:	4b1f      	ldr	r3, [pc, #124]	@ (800ca14 <vTaskDelete+0x114>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	3b01      	subs	r3, #1
 800c99c:	4a1d      	ldr	r2, [pc, #116]	@ (800ca14 <vTaskDelete+0x114>)
 800c99e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800c9a0:	68f8      	ldr	r0, [r7, #12]
 800c9a2:	f000 fc75 	bl	800d290 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800c9a6:	f000 fcab 	bl	800d300 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800c9aa:	f001 f855 	bl	800da58 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800c9ae:	4b1a      	ldr	r3, [pc, #104]	@ (800ca18 <vTaskDelete+0x118>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d01e      	beq.n	800c9f4 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800c9b6:	4b11      	ldr	r3, [pc, #68]	@ (800c9fc <vTaskDelete+0xfc>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	68fa      	ldr	r2, [r7, #12]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d119      	bne.n	800c9f4 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800c9c0:	4b16      	ldr	r3, [pc, #88]	@ (800ca1c <vTaskDelete+0x11c>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d00d      	beq.n	800c9e4 <vTaskDelete+0xe4>
	__asm volatile
 800c9c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9cc:	b672      	cpsid	i
 800c9ce:	f383 8811 	msr	BASEPRI, r3
 800c9d2:	f3bf 8f6f 	isb	sy
 800c9d6:	f3bf 8f4f 	dsb	sy
 800c9da:	b662      	cpsie	i
 800c9dc:	60bb      	str	r3, [r7, #8]
}
 800c9de:	bf00      	nop
 800c9e0:	bf00      	nop
 800c9e2:	e7fd      	b.n	800c9e0 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800c9e4:	4b0e      	ldr	r3, [pc, #56]	@ (800ca20 <vTaskDelete+0x120>)
 800c9e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9ea:	601a      	str	r2, [r3, #0]
 800c9ec:	f3bf 8f4f 	dsb	sy
 800c9f0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c9f4:	bf00      	nop
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	20006938 	.word	0x20006938
 800ca00:	2000693c 	.word	0x2000693c
 800ca04:	20006a40 	.word	0x20006a40
 800ca08:	20006a54 	.word	0x20006a54
 800ca0c:	20006a0c 	.word	0x20006a0c
 800ca10:	20006a20 	.word	0x20006a20
 800ca14:	20006a38 	.word	0x20006a38
 800ca18:	20006a44 	.word	0x20006a44
 800ca1c:	20006a60 	.word	0x20006a60
 800ca20:	e000ed04 	.word	0xe000ed04

0800ca24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d01a      	beq.n	800ca6c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ca36:	4b15      	ldr	r3, [pc, #84]	@ (800ca8c <vTaskDelay+0x68>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d00d      	beq.n	800ca5a <vTaskDelay+0x36>
	__asm volatile
 800ca3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca42:	b672      	cpsid	i
 800ca44:	f383 8811 	msr	BASEPRI, r3
 800ca48:	f3bf 8f6f 	isb	sy
 800ca4c:	f3bf 8f4f 	dsb	sy
 800ca50:	b662      	cpsie	i
 800ca52:	60bb      	str	r3, [r7, #8]
}
 800ca54:	bf00      	nop
 800ca56:	bf00      	nop
 800ca58:	e7fd      	b.n	800ca56 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800ca5a:	f000 f889 	bl	800cb70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ca5e:	2100      	movs	r1, #0
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f000 fe4b 	bl	800d6fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ca66:	f000 f891 	bl	800cb8c <xTaskResumeAll>
 800ca6a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d107      	bne.n	800ca82 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800ca72:	4b07      	ldr	r3, [pc, #28]	@ (800ca90 <vTaskDelay+0x6c>)
 800ca74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca78:	601a      	str	r2, [r3, #0]
 800ca7a:	f3bf 8f4f 	dsb	sy
 800ca7e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca82:	bf00      	nop
 800ca84:	3710      	adds	r7, #16
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
 800ca8a:	bf00      	nop
 800ca8c:	20006a60 	.word	0x20006a60
 800ca90:	e000ed04 	.word	0xe000ed04

0800ca94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b08a      	sub	sp, #40	@ 0x28
 800ca98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800caa2:	463a      	mov	r2, r7
 800caa4:	1d39      	adds	r1, r7, #4
 800caa6:	f107 0308 	add.w	r3, r7, #8
 800caaa:	4618      	mov	r0, r3
 800caac:	f7f4 f80a 	bl	8000ac4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cab0:	6839      	ldr	r1, [r7, #0]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	68ba      	ldr	r2, [r7, #8]
 800cab6:	9202      	str	r2, [sp, #8]
 800cab8:	9301      	str	r3, [sp, #4]
 800caba:	2300      	movs	r3, #0
 800cabc:	9300      	str	r3, [sp, #0]
 800cabe:	2300      	movs	r3, #0
 800cac0:	460a      	mov	r2, r1
 800cac2:	4923      	ldr	r1, [pc, #140]	@ (800cb50 <vTaskStartScheduler+0xbc>)
 800cac4:	4823      	ldr	r0, [pc, #140]	@ (800cb54 <vTaskStartScheduler+0xc0>)
 800cac6:	f7ff fd63 	bl	800c590 <xTaskCreateStatic>
 800caca:	4603      	mov	r3, r0
 800cacc:	4a22      	ldr	r2, [pc, #136]	@ (800cb58 <vTaskStartScheduler+0xc4>)
 800cace:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cad0:	4b21      	ldr	r3, [pc, #132]	@ (800cb58 <vTaskStartScheduler+0xc4>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d002      	beq.n	800cade <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cad8:	2301      	movs	r3, #1
 800cada:	617b      	str	r3, [r7, #20]
 800cadc:	e001      	b.n	800cae2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cade:	2300      	movs	r3, #0
 800cae0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d11d      	bne.n	800cb24 <vTaskStartScheduler+0x90>
	__asm volatile
 800cae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caec:	b672      	cpsid	i
 800caee:	f383 8811 	msr	BASEPRI, r3
 800caf2:	f3bf 8f6f 	isb	sy
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	b662      	cpsie	i
 800cafc:	613b      	str	r3, [r7, #16]
}
 800cafe:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb00:	4b16      	ldr	r3, [pc, #88]	@ (800cb5c <vTaskStartScheduler+0xc8>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	335c      	adds	r3, #92	@ 0x5c
 800cb06:	4a16      	ldr	r2, [pc, #88]	@ (800cb60 <vTaskStartScheduler+0xcc>)
 800cb08:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb0a:	4b16      	ldr	r3, [pc, #88]	@ (800cb64 <vTaskStartScheduler+0xd0>)
 800cb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800cb10:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb12:	4b15      	ldr	r3, [pc, #84]	@ (800cb68 <vTaskStartScheduler+0xd4>)
 800cb14:	2201      	movs	r2, #1
 800cb16:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb18:	4b14      	ldr	r3, [pc, #80]	@ (800cb6c <vTaskStartScheduler+0xd8>)
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb1e:	f000 fee7 	bl	800d8f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb22:	e011      	b.n	800cb48 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb2a:	d10d      	bne.n	800cb48 <vTaskStartScheduler+0xb4>
	__asm volatile
 800cb2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb30:	b672      	cpsid	i
 800cb32:	f383 8811 	msr	BASEPRI, r3
 800cb36:	f3bf 8f6f 	isb	sy
 800cb3a:	f3bf 8f4f 	dsb	sy
 800cb3e:	b662      	cpsie	i
 800cb40:	60fb      	str	r3, [r7, #12]
}
 800cb42:	bf00      	nop
 800cb44:	bf00      	nop
 800cb46:	e7fd      	b.n	800cb44 <vTaskStartScheduler+0xb0>
}
 800cb48:	bf00      	nop
 800cb4a:	3718      	adds	r7, #24
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	bd80      	pop	{r7, pc}
 800cb50:	08022c4c 	.word	0x08022c4c
 800cb54:	0800d185 	.word	0x0800d185
 800cb58:	20006a5c 	.word	0x20006a5c
 800cb5c:	20006938 	.word	0x20006938
 800cb60:	2000004c 	.word	0x2000004c
 800cb64:	20006a58 	.word	0x20006a58
 800cb68:	20006a44 	.word	0x20006a44
 800cb6c:	20006a3c 	.word	0x20006a3c

0800cb70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cb70:	b480      	push	{r7}
 800cb72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cb74:	4b04      	ldr	r3, [pc, #16]	@ (800cb88 <vTaskSuspendAll+0x18>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4a03      	ldr	r2, [pc, #12]	@ (800cb88 <vTaskSuspendAll+0x18>)
 800cb7c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cb7e:	bf00      	nop
 800cb80:	46bd      	mov	sp, r7
 800cb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb86:	4770      	bx	lr
 800cb88:	20006a60 	.word	0x20006a60

0800cb8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b084      	sub	sp, #16
 800cb90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cb92:	2300      	movs	r3, #0
 800cb94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cb96:	2300      	movs	r3, #0
 800cb98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cb9a:	4b43      	ldr	r3, [pc, #268]	@ (800cca8 <xTaskResumeAll+0x11c>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d10d      	bne.n	800cbbe <xTaskResumeAll+0x32>
	__asm volatile
 800cba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cba6:	b672      	cpsid	i
 800cba8:	f383 8811 	msr	BASEPRI, r3
 800cbac:	f3bf 8f6f 	isb	sy
 800cbb0:	f3bf 8f4f 	dsb	sy
 800cbb4:	b662      	cpsie	i
 800cbb6:	603b      	str	r3, [r7, #0]
}
 800cbb8:	bf00      	nop
 800cbba:	bf00      	nop
 800cbbc:	e7fd      	b.n	800cbba <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cbbe:	f000 ff15 	bl	800d9ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cbc2:	4b39      	ldr	r3, [pc, #228]	@ (800cca8 <xTaskResumeAll+0x11c>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	3b01      	subs	r3, #1
 800cbc8:	4a37      	ldr	r2, [pc, #220]	@ (800cca8 <xTaskResumeAll+0x11c>)
 800cbca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbcc:	4b36      	ldr	r3, [pc, #216]	@ (800cca8 <xTaskResumeAll+0x11c>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d161      	bne.n	800cc98 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cbd4:	4b35      	ldr	r3, [pc, #212]	@ (800ccac <xTaskResumeAll+0x120>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d05d      	beq.n	800cc98 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cbdc:	e02e      	b.n	800cc3c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbde:	4b34      	ldr	r3, [pc, #208]	@ (800ccb0 <xTaskResumeAll+0x124>)
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	68db      	ldr	r3, [r3, #12]
 800cbe4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	3318      	adds	r3, #24
 800cbea:	4618      	mov	r0, r3
 800cbec:	f7fe fc7b 	bl	800b4e6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	3304      	adds	r3, #4
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f7fe fc76 	bl	800b4e6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbfe:	2201      	movs	r2, #1
 800cc00:	409a      	lsls	r2, r3
 800cc02:	4b2c      	ldr	r3, [pc, #176]	@ (800ccb4 <xTaskResumeAll+0x128>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	4313      	orrs	r3, r2
 800cc08:	4a2a      	ldr	r2, [pc, #168]	@ (800ccb4 <xTaskResumeAll+0x128>)
 800cc0a:	6013      	str	r3, [r2, #0]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc10:	4613      	mov	r3, r2
 800cc12:	009b      	lsls	r3, r3, #2
 800cc14:	4413      	add	r3, r2
 800cc16:	009b      	lsls	r3, r3, #2
 800cc18:	4a27      	ldr	r2, [pc, #156]	@ (800ccb8 <xTaskResumeAll+0x12c>)
 800cc1a:	441a      	add	r2, r3
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	3304      	adds	r3, #4
 800cc20:	4619      	mov	r1, r3
 800cc22:	4610      	mov	r0, r2
 800cc24:	f7fe fc02 	bl	800b42c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc2c:	4b23      	ldr	r3, [pc, #140]	@ (800ccbc <xTaskResumeAll+0x130>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc32:	429a      	cmp	r2, r3
 800cc34:	d302      	bcc.n	800cc3c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800cc36:	4b22      	ldr	r3, [pc, #136]	@ (800ccc0 <xTaskResumeAll+0x134>)
 800cc38:	2201      	movs	r2, #1
 800cc3a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc3c:	4b1c      	ldr	r3, [pc, #112]	@ (800ccb0 <xTaskResumeAll+0x124>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1cc      	bne.n	800cbde <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d001      	beq.n	800cc4e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cc4a:	f000 fb59 	bl	800d300 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cc4e:	4b1d      	ldr	r3, [pc, #116]	@ (800ccc4 <xTaskResumeAll+0x138>)
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d010      	beq.n	800cc7c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cc5a:	f000 f859 	bl	800cd10 <xTaskIncrementTick>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d002      	beq.n	800cc6a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800cc64:	4b16      	ldr	r3, [pc, #88]	@ (800ccc0 <xTaskResumeAll+0x134>)
 800cc66:	2201      	movs	r2, #1
 800cc68:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	3b01      	subs	r3, #1
 800cc6e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d1f1      	bne.n	800cc5a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800cc76:	4b13      	ldr	r3, [pc, #76]	@ (800ccc4 <xTaskResumeAll+0x138>)
 800cc78:	2200      	movs	r2, #0
 800cc7a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cc7c:	4b10      	ldr	r3, [pc, #64]	@ (800ccc0 <xTaskResumeAll+0x134>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d009      	beq.n	800cc98 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cc84:	2301      	movs	r3, #1
 800cc86:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cc88:	4b0f      	ldr	r3, [pc, #60]	@ (800ccc8 <xTaskResumeAll+0x13c>)
 800cc8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc8e:	601a      	str	r2, [r3, #0]
 800cc90:	f3bf 8f4f 	dsb	sy
 800cc94:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc98:	f000 fede 	bl	800da58 <vPortExitCritical>

	return xAlreadyYielded;
 800cc9c:	68bb      	ldr	r3, [r7, #8]
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3710      	adds	r7, #16
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	20006a60 	.word	0x20006a60
 800ccac:	20006a38 	.word	0x20006a38
 800ccb0:	200069f8 	.word	0x200069f8
 800ccb4:	20006a40 	.word	0x20006a40
 800ccb8:	2000693c 	.word	0x2000693c
 800ccbc:	20006938 	.word	0x20006938
 800ccc0:	20006a4c 	.word	0x20006a4c
 800ccc4:	20006a48 	.word	0x20006a48
 800ccc8:	e000ed04 	.word	0xe000ed04

0800cccc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cccc:	b480      	push	{r7}
 800ccce:	b083      	sub	sp, #12
 800ccd0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ccd2:	4b05      	ldr	r3, [pc, #20]	@ (800cce8 <xTaskGetTickCount+0x1c>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ccd8:	687b      	ldr	r3, [r7, #4]
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	370c      	adds	r7, #12
 800ccde:	46bd      	mov	sp, r7
 800cce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce4:	4770      	bx	lr
 800cce6:	bf00      	nop
 800cce8:	20006a3c 	.word	0x20006a3c

0800ccec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b082      	sub	sp, #8
 800ccf0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ccf2:	f000 ff63 	bl	800dbbc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ccfa:	4b04      	ldr	r3, [pc, #16]	@ (800cd0c <xTaskGetTickCountFromISR+0x20>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cd00:	683b      	ldr	r3, [r7, #0]
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3708      	adds	r7, #8
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop
 800cd0c:	20006a3c 	.word	0x20006a3c

0800cd10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b086      	sub	sp, #24
 800cd14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cd16:	2300      	movs	r3, #0
 800cd18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd1a:	4b50      	ldr	r3, [pc, #320]	@ (800ce5c <xTaskIncrementTick+0x14c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	f040 808b 	bne.w	800ce3a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cd24:	4b4e      	ldr	r3, [pc, #312]	@ (800ce60 <xTaskIncrementTick+0x150>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	3301      	adds	r3, #1
 800cd2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd2c:	4a4c      	ldr	r2, [pc, #304]	@ (800ce60 <xTaskIncrementTick+0x150>)
 800cd2e:	693b      	ldr	r3, [r7, #16]
 800cd30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d123      	bne.n	800cd80 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd38:	4b4a      	ldr	r3, [pc, #296]	@ (800ce64 <xTaskIncrementTick+0x154>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d00d      	beq.n	800cd5e <xTaskIncrementTick+0x4e>
	__asm volatile
 800cd42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd46:	b672      	cpsid	i
 800cd48:	f383 8811 	msr	BASEPRI, r3
 800cd4c:	f3bf 8f6f 	isb	sy
 800cd50:	f3bf 8f4f 	dsb	sy
 800cd54:	b662      	cpsie	i
 800cd56:	603b      	str	r3, [r7, #0]
}
 800cd58:	bf00      	nop
 800cd5a:	bf00      	nop
 800cd5c:	e7fd      	b.n	800cd5a <xTaskIncrementTick+0x4a>
 800cd5e:	4b41      	ldr	r3, [pc, #260]	@ (800ce64 <xTaskIncrementTick+0x154>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	60fb      	str	r3, [r7, #12]
 800cd64:	4b40      	ldr	r3, [pc, #256]	@ (800ce68 <xTaskIncrementTick+0x158>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	4a3e      	ldr	r2, [pc, #248]	@ (800ce64 <xTaskIncrementTick+0x154>)
 800cd6a:	6013      	str	r3, [r2, #0]
 800cd6c:	4a3e      	ldr	r2, [pc, #248]	@ (800ce68 <xTaskIncrementTick+0x158>)
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6013      	str	r3, [r2, #0]
 800cd72:	4b3e      	ldr	r3, [pc, #248]	@ (800ce6c <xTaskIncrementTick+0x15c>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	3301      	adds	r3, #1
 800cd78:	4a3c      	ldr	r2, [pc, #240]	@ (800ce6c <xTaskIncrementTick+0x15c>)
 800cd7a:	6013      	str	r3, [r2, #0]
 800cd7c:	f000 fac0 	bl	800d300 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cd80:	4b3b      	ldr	r3, [pc, #236]	@ (800ce70 <xTaskIncrementTick+0x160>)
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	693a      	ldr	r2, [r7, #16]
 800cd86:	429a      	cmp	r2, r3
 800cd88:	d348      	bcc.n	800ce1c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd8a:	4b36      	ldr	r3, [pc, #216]	@ (800ce64 <xTaskIncrementTick+0x154>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d104      	bne.n	800cd9e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd94:	4b36      	ldr	r3, [pc, #216]	@ (800ce70 <xTaskIncrementTick+0x160>)
 800cd96:	f04f 32ff 	mov.w	r2, #4294967295
 800cd9a:	601a      	str	r2, [r3, #0]
					break;
 800cd9c:	e03e      	b.n	800ce1c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd9e:	4b31      	ldr	r3, [pc, #196]	@ (800ce64 <xTaskIncrementTick+0x154>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68db      	ldr	r3, [r3, #12]
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	685b      	ldr	r3, [r3, #4]
 800cdac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cdae:	693a      	ldr	r2, [r7, #16]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d203      	bcs.n	800cdbe <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cdb6:	4a2e      	ldr	r2, [pc, #184]	@ (800ce70 <xTaskIncrementTick+0x160>)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cdbc:	e02e      	b.n	800ce1c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	3304      	adds	r3, #4
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	f7fe fb8f 	bl	800b4e6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cdc8:	68bb      	ldr	r3, [r7, #8]
 800cdca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d004      	beq.n	800cdda <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cdd0:	68bb      	ldr	r3, [r7, #8]
 800cdd2:	3318      	adds	r3, #24
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f7fe fb86 	bl	800b4e6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdde:	2201      	movs	r2, #1
 800cde0:	409a      	lsls	r2, r3
 800cde2:	4b24      	ldr	r3, [pc, #144]	@ (800ce74 <xTaskIncrementTick+0x164>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4313      	orrs	r3, r2
 800cde8:	4a22      	ldr	r2, [pc, #136]	@ (800ce74 <xTaskIncrementTick+0x164>)
 800cdea:	6013      	str	r3, [r2, #0]
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdf0:	4613      	mov	r3, r2
 800cdf2:	009b      	lsls	r3, r3, #2
 800cdf4:	4413      	add	r3, r2
 800cdf6:	009b      	lsls	r3, r3, #2
 800cdf8:	4a1f      	ldr	r2, [pc, #124]	@ (800ce78 <xTaskIncrementTick+0x168>)
 800cdfa:	441a      	add	r2, r3
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	3304      	adds	r3, #4
 800ce00:	4619      	mov	r1, r3
 800ce02:	4610      	mov	r0, r2
 800ce04:	f7fe fb12 	bl	800b42c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce0c:	4b1b      	ldr	r3, [pc, #108]	@ (800ce7c <xTaskIncrementTick+0x16c>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d3b9      	bcc.n	800cd8a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800ce16:	2301      	movs	r3, #1
 800ce18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce1a:	e7b6      	b.n	800cd8a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ce1c:	4b17      	ldr	r3, [pc, #92]	@ (800ce7c <xTaskIncrementTick+0x16c>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce22:	4915      	ldr	r1, [pc, #84]	@ (800ce78 <xTaskIncrementTick+0x168>)
 800ce24:	4613      	mov	r3, r2
 800ce26:	009b      	lsls	r3, r3, #2
 800ce28:	4413      	add	r3, r2
 800ce2a:	009b      	lsls	r3, r3, #2
 800ce2c:	440b      	add	r3, r1
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b01      	cmp	r3, #1
 800ce32:	d907      	bls.n	800ce44 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800ce34:	2301      	movs	r3, #1
 800ce36:	617b      	str	r3, [r7, #20]
 800ce38:	e004      	b.n	800ce44 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ce3a:	4b11      	ldr	r3, [pc, #68]	@ (800ce80 <xTaskIncrementTick+0x170>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	3301      	adds	r3, #1
 800ce40:	4a0f      	ldr	r2, [pc, #60]	@ (800ce80 <xTaskIncrementTick+0x170>)
 800ce42:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ce44:	4b0f      	ldr	r3, [pc, #60]	@ (800ce84 <xTaskIncrementTick+0x174>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d001      	beq.n	800ce50 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ce50:	697b      	ldr	r3, [r7, #20]
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3718      	adds	r7, #24
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
 800ce5a:	bf00      	nop
 800ce5c:	20006a60 	.word	0x20006a60
 800ce60:	20006a3c 	.word	0x20006a3c
 800ce64:	200069f0 	.word	0x200069f0
 800ce68:	200069f4 	.word	0x200069f4
 800ce6c:	20006a50 	.word	0x20006a50
 800ce70:	20006a58 	.word	0x20006a58
 800ce74:	20006a40 	.word	0x20006a40
 800ce78:	2000693c 	.word	0x2000693c
 800ce7c:	20006938 	.word	0x20006938
 800ce80:	20006a48 	.word	0x20006a48
 800ce84:	20006a4c 	.word	0x20006a4c

0800ce88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b087      	sub	sp, #28
 800ce8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ce8e:	4b2b      	ldr	r3, [pc, #172]	@ (800cf3c <vTaskSwitchContext+0xb4>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d003      	beq.n	800ce9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ce96:	4b2a      	ldr	r3, [pc, #168]	@ (800cf40 <vTaskSwitchContext+0xb8>)
 800ce98:	2201      	movs	r2, #1
 800ce9a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ce9c:	e047      	b.n	800cf2e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ce9e:	4b28      	ldr	r3, [pc, #160]	@ (800cf40 <vTaskSwitchContext+0xb8>)
 800cea0:	2200      	movs	r2, #0
 800cea2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cea4:	4b27      	ldr	r3, [pc, #156]	@ (800cf44 <vTaskSwitchContext+0xbc>)
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	fab3 f383 	clz	r3, r3
 800ceb0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ceb2:	7afb      	ldrb	r3, [r7, #11]
 800ceb4:	f1c3 031f 	rsb	r3, r3, #31
 800ceb8:	617b      	str	r3, [r7, #20]
 800ceba:	4923      	ldr	r1, [pc, #140]	@ (800cf48 <vTaskSwitchContext+0xc0>)
 800cebc:	697a      	ldr	r2, [r7, #20]
 800cebe:	4613      	mov	r3, r2
 800cec0:	009b      	lsls	r3, r3, #2
 800cec2:	4413      	add	r3, r2
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	440b      	add	r3, r1
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d10d      	bne.n	800ceea <vTaskSwitchContext+0x62>
	__asm volatile
 800cece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ced2:	b672      	cpsid	i
 800ced4:	f383 8811 	msr	BASEPRI, r3
 800ced8:	f3bf 8f6f 	isb	sy
 800cedc:	f3bf 8f4f 	dsb	sy
 800cee0:	b662      	cpsie	i
 800cee2:	607b      	str	r3, [r7, #4]
}
 800cee4:	bf00      	nop
 800cee6:	bf00      	nop
 800cee8:	e7fd      	b.n	800cee6 <vTaskSwitchContext+0x5e>
 800ceea:	697a      	ldr	r2, [r7, #20]
 800ceec:	4613      	mov	r3, r2
 800ceee:	009b      	lsls	r3, r3, #2
 800cef0:	4413      	add	r3, r2
 800cef2:	009b      	lsls	r3, r3, #2
 800cef4:	4a14      	ldr	r2, [pc, #80]	@ (800cf48 <vTaskSwitchContext+0xc0>)
 800cef6:	4413      	add	r3, r2
 800cef8:	613b      	str	r3, [r7, #16]
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	685b      	ldr	r3, [r3, #4]
 800cefe:	685a      	ldr	r2, [r3, #4]
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	605a      	str	r2, [r3, #4]
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	685a      	ldr	r2, [r3, #4]
 800cf08:	693b      	ldr	r3, [r7, #16]
 800cf0a:	3308      	adds	r3, #8
 800cf0c:	429a      	cmp	r2, r3
 800cf0e:	d104      	bne.n	800cf1a <vTaskSwitchContext+0x92>
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	685b      	ldr	r3, [r3, #4]
 800cf14:	685a      	ldr	r2, [r3, #4]
 800cf16:	693b      	ldr	r3, [r7, #16]
 800cf18:	605a      	str	r2, [r3, #4]
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	685b      	ldr	r3, [r3, #4]
 800cf1e:	68db      	ldr	r3, [r3, #12]
 800cf20:	4a0a      	ldr	r2, [pc, #40]	@ (800cf4c <vTaskSwitchContext+0xc4>)
 800cf22:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf24:	4b09      	ldr	r3, [pc, #36]	@ (800cf4c <vTaskSwitchContext+0xc4>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	335c      	adds	r3, #92	@ 0x5c
 800cf2a:	4a09      	ldr	r2, [pc, #36]	@ (800cf50 <vTaskSwitchContext+0xc8>)
 800cf2c:	6013      	str	r3, [r2, #0]
}
 800cf2e:	bf00      	nop
 800cf30:	371c      	adds	r7, #28
 800cf32:	46bd      	mov	sp, r7
 800cf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf38:	4770      	bx	lr
 800cf3a:	bf00      	nop
 800cf3c:	20006a60 	.word	0x20006a60
 800cf40:	20006a4c 	.word	0x20006a4c
 800cf44:	20006a40 	.word	0x20006a40
 800cf48:	2000693c 	.word	0x2000693c
 800cf4c:	20006938 	.word	0x20006938
 800cf50:	2000004c 	.word	0x2000004c

0800cf54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b084      	sub	sp, #16
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d10d      	bne.n	800cf80 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800cf64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf68:	b672      	cpsid	i
 800cf6a:	f383 8811 	msr	BASEPRI, r3
 800cf6e:	f3bf 8f6f 	isb	sy
 800cf72:	f3bf 8f4f 	dsb	sy
 800cf76:	b662      	cpsie	i
 800cf78:	60fb      	str	r3, [r7, #12]
}
 800cf7a:	bf00      	nop
 800cf7c:	bf00      	nop
 800cf7e:	e7fd      	b.n	800cf7c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf80:	4b07      	ldr	r3, [pc, #28]	@ (800cfa0 <vTaskPlaceOnEventList+0x4c>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	3318      	adds	r3, #24
 800cf86:	4619      	mov	r1, r3
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f7fe fa73 	bl	800b474 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cf8e:	2101      	movs	r1, #1
 800cf90:	6838      	ldr	r0, [r7, #0]
 800cf92:	f000 fbb3 	bl	800d6fc <prvAddCurrentTaskToDelayedList>
}
 800cf96:	bf00      	nop
 800cf98:	3710      	adds	r7, #16
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	20006938 	.word	0x20006938

0800cfa4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b086      	sub	sp, #24
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	68db      	ldr	r3, [r3, #12]
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d10d      	bne.n	800cfd6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800cfba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfbe:	b672      	cpsid	i
 800cfc0:	f383 8811 	msr	BASEPRI, r3
 800cfc4:	f3bf 8f6f 	isb	sy
 800cfc8:	f3bf 8f4f 	dsb	sy
 800cfcc:	b662      	cpsie	i
 800cfce:	60fb      	str	r3, [r7, #12]
}
 800cfd0:	bf00      	nop
 800cfd2:	bf00      	nop
 800cfd4:	e7fd      	b.n	800cfd2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cfd6:	693b      	ldr	r3, [r7, #16]
 800cfd8:	3318      	adds	r3, #24
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f7fe fa83 	bl	800b4e6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfe0:	4b1d      	ldr	r3, [pc, #116]	@ (800d058 <xTaskRemoveFromEventList+0xb4>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d11c      	bne.n	800d022 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	3304      	adds	r3, #4
 800cfec:	4618      	mov	r0, r3
 800cfee:	f7fe fa7a 	bl	800b4e6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cff6:	2201      	movs	r2, #1
 800cff8:	409a      	lsls	r2, r3
 800cffa:	4b18      	ldr	r3, [pc, #96]	@ (800d05c <xTaskRemoveFromEventList+0xb8>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4313      	orrs	r3, r2
 800d000:	4a16      	ldr	r2, [pc, #88]	@ (800d05c <xTaskRemoveFromEventList+0xb8>)
 800d002:	6013      	str	r3, [r2, #0]
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d008:	4613      	mov	r3, r2
 800d00a:	009b      	lsls	r3, r3, #2
 800d00c:	4413      	add	r3, r2
 800d00e:	009b      	lsls	r3, r3, #2
 800d010:	4a13      	ldr	r2, [pc, #76]	@ (800d060 <xTaskRemoveFromEventList+0xbc>)
 800d012:	441a      	add	r2, r3
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	3304      	adds	r3, #4
 800d018:	4619      	mov	r1, r3
 800d01a:	4610      	mov	r0, r2
 800d01c:	f7fe fa06 	bl	800b42c <vListInsertEnd>
 800d020:	e005      	b.n	800d02e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	3318      	adds	r3, #24
 800d026:	4619      	mov	r1, r3
 800d028:	480e      	ldr	r0, [pc, #56]	@ (800d064 <xTaskRemoveFromEventList+0xc0>)
 800d02a:	f7fe f9ff 	bl	800b42c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d032:	4b0d      	ldr	r3, [pc, #52]	@ (800d068 <xTaskRemoveFromEventList+0xc4>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d038:	429a      	cmp	r2, r3
 800d03a:	d905      	bls.n	800d048 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d03c:	2301      	movs	r3, #1
 800d03e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d040:	4b0a      	ldr	r3, [pc, #40]	@ (800d06c <xTaskRemoveFromEventList+0xc8>)
 800d042:	2201      	movs	r2, #1
 800d044:	601a      	str	r2, [r3, #0]
 800d046:	e001      	b.n	800d04c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d048:	2300      	movs	r3, #0
 800d04a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d04c:	697b      	ldr	r3, [r7, #20]
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3718      	adds	r7, #24
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}
 800d056:	bf00      	nop
 800d058:	20006a60 	.word	0x20006a60
 800d05c:	20006a40 	.word	0x20006a40
 800d060:	2000693c 	.word	0x2000693c
 800d064:	200069f8 	.word	0x200069f8
 800d068:	20006938 	.word	0x20006938
 800d06c:	20006a4c 	.word	0x20006a4c

0800d070 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d070:	b480      	push	{r7}
 800d072:	b083      	sub	sp, #12
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d078:	4b06      	ldr	r3, [pc, #24]	@ (800d094 <vTaskInternalSetTimeOutState+0x24>)
 800d07a:	681a      	ldr	r2, [r3, #0]
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d080:	4b05      	ldr	r3, [pc, #20]	@ (800d098 <vTaskInternalSetTimeOutState+0x28>)
 800d082:	681a      	ldr	r2, [r3, #0]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	605a      	str	r2, [r3, #4]
}
 800d088:	bf00      	nop
 800d08a:	370c      	adds	r7, #12
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr
 800d094:	20006a50 	.word	0x20006a50
 800d098:	20006a3c 	.word	0x20006a3c

0800d09c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b088      	sub	sp, #32
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
 800d0a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d10d      	bne.n	800d0c8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800d0ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0b0:	b672      	cpsid	i
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	b662      	cpsie	i
 800d0c0:	613b      	str	r3, [r7, #16]
}
 800d0c2:	bf00      	nop
 800d0c4:	bf00      	nop
 800d0c6:	e7fd      	b.n	800d0c4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d10d      	bne.n	800d0ea <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800d0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0d2:	b672      	cpsid	i
 800d0d4:	f383 8811 	msr	BASEPRI, r3
 800d0d8:	f3bf 8f6f 	isb	sy
 800d0dc:	f3bf 8f4f 	dsb	sy
 800d0e0:	b662      	cpsie	i
 800d0e2:	60fb      	str	r3, [r7, #12]
}
 800d0e4:	bf00      	nop
 800d0e6:	bf00      	nop
 800d0e8:	e7fd      	b.n	800d0e6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800d0ea:	f000 fc7f 	bl	800d9ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d0ee:	4b1d      	ldr	r3, [pc, #116]	@ (800d164 <xTaskCheckForTimeOut+0xc8>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	685b      	ldr	r3, [r3, #4]
 800d0f8:	69ba      	ldr	r2, [r7, #24]
 800d0fa:	1ad3      	subs	r3, r2, r3
 800d0fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d106:	d102      	bne.n	800d10e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d108:	2300      	movs	r3, #0
 800d10a:	61fb      	str	r3, [r7, #28]
 800d10c:	e023      	b.n	800d156 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681a      	ldr	r2, [r3, #0]
 800d112:	4b15      	ldr	r3, [pc, #84]	@ (800d168 <xTaskCheckForTimeOut+0xcc>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	429a      	cmp	r2, r3
 800d118:	d007      	beq.n	800d12a <xTaskCheckForTimeOut+0x8e>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	685b      	ldr	r3, [r3, #4]
 800d11e:	69ba      	ldr	r2, [r7, #24]
 800d120:	429a      	cmp	r2, r3
 800d122:	d302      	bcc.n	800d12a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d124:	2301      	movs	r3, #1
 800d126:	61fb      	str	r3, [r7, #28]
 800d128:	e015      	b.n	800d156 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	697a      	ldr	r2, [r7, #20]
 800d130:	429a      	cmp	r2, r3
 800d132:	d20b      	bcs.n	800d14c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	681a      	ldr	r2, [r3, #0]
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	1ad2      	subs	r2, r2, r3
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f7ff ff95 	bl	800d070 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d146:	2300      	movs	r3, #0
 800d148:	61fb      	str	r3, [r7, #28]
 800d14a:	e004      	b.n	800d156 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	2200      	movs	r2, #0
 800d150:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d152:	2301      	movs	r3, #1
 800d154:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d156:	f000 fc7f 	bl	800da58 <vPortExitCritical>

	return xReturn;
 800d15a:	69fb      	ldr	r3, [r7, #28]
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3720      	adds	r7, #32
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}
 800d164:	20006a3c 	.word	0x20006a3c
 800d168:	20006a50 	.word	0x20006a50

0800d16c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d16c:	b480      	push	{r7}
 800d16e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d170:	4b03      	ldr	r3, [pc, #12]	@ (800d180 <vTaskMissedYield+0x14>)
 800d172:	2201      	movs	r2, #1
 800d174:	601a      	str	r2, [r3, #0]
}
 800d176:	bf00      	nop
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr
 800d180:	20006a4c 	.word	0x20006a4c

0800d184 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b082      	sub	sp, #8
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d18c:	f000 f852 	bl	800d234 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d190:	4b06      	ldr	r3, [pc, #24]	@ (800d1ac <prvIdleTask+0x28>)
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	2b01      	cmp	r3, #1
 800d196:	d9f9      	bls.n	800d18c <prvIdleTask+0x8>
			{
				taskYIELD();
 800d198:	4b05      	ldr	r3, [pc, #20]	@ (800d1b0 <prvIdleTask+0x2c>)
 800d19a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d19e:	601a      	str	r2, [r3, #0]
 800d1a0:	f3bf 8f4f 	dsb	sy
 800d1a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d1a8:	e7f0      	b.n	800d18c <prvIdleTask+0x8>
 800d1aa:	bf00      	nop
 800d1ac:	2000693c 	.word	0x2000693c
 800d1b0:	e000ed04 	.word	0xe000ed04

0800d1b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b082      	sub	sp, #8
 800d1b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	607b      	str	r3, [r7, #4]
 800d1be:	e00c      	b.n	800d1da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	4613      	mov	r3, r2
 800d1c4:	009b      	lsls	r3, r3, #2
 800d1c6:	4413      	add	r3, r2
 800d1c8:	009b      	lsls	r3, r3, #2
 800d1ca:	4a12      	ldr	r2, [pc, #72]	@ (800d214 <prvInitialiseTaskLists+0x60>)
 800d1cc:	4413      	add	r3, r2
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7fe f8ff 	bl	800b3d2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	607b      	str	r3, [r7, #4]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2b06      	cmp	r3, #6
 800d1de:	d9ef      	bls.n	800d1c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d1e0:	480d      	ldr	r0, [pc, #52]	@ (800d218 <prvInitialiseTaskLists+0x64>)
 800d1e2:	f7fe f8f6 	bl	800b3d2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d1e6:	480d      	ldr	r0, [pc, #52]	@ (800d21c <prvInitialiseTaskLists+0x68>)
 800d1e8:	f7fe f8f3 	bl	800b3d2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d1ec:	480c      	ldr	r0, [pc, #48]	@ (800d220 <prvInitialiseTaskLists+0x6c>)
 800d1ee:	f7fe f8f0 	bl	800b3d2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d1f2:	480c      	ldr	r0, [pc, #48]	@ (800d224 <prvInitialiseTaskLists+0x70>)
 800d1f4:	f7fe f8ed 	bl	800b3d2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d1f8:	480b      	ldr	r0, [pc, #44]	@ (800d228 <prvInitialiseTaskLists+0x74>)
 800d1fa:	f7fe f8ea 	bl	800b3d2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d1fe:	4b0b      	ldr	r3, [pc, #44]	@ (800d22c <prvInitialiseTaskLists+0x78>)
 800d200:	4a05      	ldr	r2, [pc, #20]	@ (800d218 <prvInitialiseTaskLists+0x64>)
 800d202:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d204:	4b0a      	ldr	r3, [pc, #40]	@ (800d230 <prvInitialiseTaskLists+0x7c>)
 800d206:	4a05      	ldr	r2, [pc, #20]	@ (800d21c <prvInitialiseTaskLists+0x68>)
 800d208:	601a      	str	r2, [r3, #0]
}
 800d20a:	bf00      	nop
 800d20c:	3708      	adds	r7, #8
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	2000693c 	.word	0x2000693c
 800d218:	200069c8 	.word	0x200069c8
 800d21c:	200069dc 	.word	0x200069dc
 800d220:	200069f8 	.word	0x200069f8
 800d224:	20006a0c 	.word	0x20006a0c
 800d228:	20006a24 	.word	0x20006a24
 800d22c:	200069f0 	.word	0x200069f0
 800d230:	200069f4 	.word	0x200069f4

0800d234 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b082      	sub	sp, #8
 800d238:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d23a:	e019      	b.n	800d270 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d23c:	f000 fbd6 	bl	800d9ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d240:	4b10      	ldr	r3, [pc, #64]	@ (800d284 <prvCheckTasksWaitingTermination+0x50>)
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	68db      	ldr	r3, [r3, #12]
 800d246:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	3304      	adds	r3, #4
 800d24c:	4618      	mov	r0, r3
 800d24e:	f7fe f94a 	bl	800b4e6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d252:	4b0d      	ldr	r3, [pc, #52]	@ (800d288 <prvCheckTasksWaitingTermination+0x54>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	3b01      	subs	r3, #1
 800d258:	4a0b      	ldr	r2, [pc, #44]	@ (800d288 <prvCheckTasksWaitingTermination+0x54>)
 800d25a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d25c:	4b0b      	ldr	r3, [pc, #44]	@ (800d28c <prvCheckTasksWaitingTermination+0x58>)
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	3b01      	subs	r3, #1
 800d262:	4a0a      	ldr	r2, [pc, #40]	@ (800d28c <prvCheckTasksWaitingTermination+0x58>)
 800d264:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d266:	f000 fbf7 	bl	800da58 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f000 f810 	bl	800d290 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d270:	4b06      	ldr	r3, [pc, #24]	@ (800d28c <prvCheckTasksWaitingTermination+0x58>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d1e1      	bne.n	800d23c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d278:	bf00      	nop
 800d27a:	bf00      	nop
 800d27c:	3708      	adds	r7, #8
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}
 800d282:	bf00      	nop
 800d284:	20006a0c 	.word	0x20006a0c
 800d288:	20006a38 	.word	0x20006a38
 800d28c:	20006a20 	.word	0x20006a20

0800d290 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	335c      	adds	r3, #92	@ 0x5c
 800d29c:	4618      	mov	r0, r3
 800d29e:	f011 fe2f 	bl	801ef00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d108      	bne.n	800d2be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f000 fd97 	bl	800dde4 <vPortFree>
				vPortFree( pxTCB );
 800d2b6:	6878      	ldr	r0, [r7, #4]
 800d2b8:	f000 fd94 	bl	800dde4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d2bc:	e01b      	b.n	800d2f6 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d2c4:	2b01      	cmp	r3, #1
 800d2c6:	d103      	bne.n	800d2d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f000 fd8b 	bl	800dde4 <vPortFree>
	}
 800d2ce:	e012      	b.n	800d2f6 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d2d6:	2b02      	cmp	r3, #2
 800d2d8:	d00d      	beq.n	800d2f6 <prvDeleteTCB+0x66>
	__asm volatile
 800d2da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2de:	b672      	cpsid	i
 800d2e0:	f383 8811 	msr	BASEPRI, r3
 800d2e4:	f3bf 8f6f 	isb	sy
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	b662      	cpsie	i
 800d2ee:	60fb      	str	r3, [r7, #12]
}
 800d2f0:	bf00      	nop
 800d2f2:	bf00      	nop
 800d2f4:	e7fd      	b.n	800d2f2 <prvDeleteTCB+0x62>
	}
 800d2f6:	bf00      	nop
 800d2f8:	3710      	adds	r7, #16
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd80      	pop	{r7, pc}
	...

0800d300 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d300:	b480      	push	{r7}
 800d302:	b083      	sub	sp, #12
 800d304:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d306:	4b0c      	ldr	r3, [pc, #48]	@ (800d338 <prvResetNextTaskUnblockTime+0x38>)
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d104      	bne.n	800d31a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d310:	4b0a      	ldr	r3, [pc, #40]	@ (800d33c <prvResetNextTaskUnblockTime+0x3c>)
 800d312:	f04f 32ff 	mov.w	r2, #4294967295
 800d316:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d318:	e008      	b.n	800d32c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d31a:	4b07      	ldr	r3, [pc, #28]	@ (800d338 <prvResetNextTaskUnblockTime+0x38>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	68db      	ldr	r3, [r3, #12]
 800d320:	68db      	ldr	r3, [r3, #12]
 800d322:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	4a04      	ldr	r2, [pc, #16]	@ (800d33c <prvResetNextTaskUnblockTime+0x3c>)
 800d32a:	6013      	str	r3, [r2, #0]
}
 800d32c:	bf00      	nop
 800d32e:	370c      	adds	r7, #12
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr
 800d338:	200069f0 	.word	0x200069f0
 800d33c:	20006a58 	.word	0x20006a58

0800d340 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d346:	4b0b      	ldr	r3, [pc, #44]	@ (800d374 <xTaskGetSchedulerState+0x34>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d102      	bne.n	800d354 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d34e:	2301      	movs	r3, #1
 800d350:	607b      	str	r3, [r7, #4]
 800d352:	e008      	b.n	800d366 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d354:	4b08      	ldr	r3, [pc, #32]	@ (800d378 <xTaskGetSchedulerState+0x38>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d102      	bne.n	800d362 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d35c:	2302      	movs	r3, #2
 800d35e:	607b      	str	r3, [r7, #4]
 800d360:	e001      	b.n	800d366 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d362:	2300      	movs	r3, #0
 800d364:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d366:	687b      	ldr	r3, [r7, #4]
	}
 800d368:	4618      	mov	r0, r3
 800d36a:	370c      	adds	r7, #12
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr
 800d374:	20006a44 	.word	0x20006a44
 800d378:	20006a60 	.word	0x20006a60

0800d37c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d388:	2300      	movs	r3, #0
 800d38a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d069      	beq.n	800d466 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d396:	4b36      	ldr	r3, [pc, #216]	@ (800d470 <xTaskPriorityInherit+0xf4>)
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d259      	bcs.n	800d454 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d3a0:	68bb      	ldr	r3, [r7, #8]
 800d3a2:	699b      	ldr	r3, [r3, #24]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	db06      	blt.n	800d3b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3a8:	4b31      	ldr	r3, [pc, #196]	@ (800d470 <xTaskPriorityInherit+0xf4>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3ae:	f1c3 0207 	rsb	r2, r3, #7
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	6959      	ldr	r1, [r3, #20]
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3be:	4613      	mov	r3, r2
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	4413      	add	r3, r2
 800d3c4:	009b      	lsls	r3, r3, #2
 800d3c6:	4a2b      	ldr	r2, [pc, #172]	@ (800d474 <xTaskPriorityInherit+0xf8>)
 800d3c8:	4413      	add	r3, r2
 800d3ca:	4299      	cmp	r1, r3
 800d3cc:	d13a      	bne.n	800d444 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	3304      	adds	r3, #4
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	f7fe f887 	bl	800b4e6 <uxListRemove>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d115      	bne.n	800d40a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3e2:	4924      	ldr	r1, [pc, #144]	@ (800d474 <xTaskPriorityInherit+0xf8>)
 800d3e4:	4613      	mov	r3, r2
 800d3e6:	009b      	lsls	r3, r3, #2
 800d3e8:	4413      	add	r3, r2
 800d3ea:	009b      	lsls	r3, r3, #2
 800d3ec:	440b      	add	r3, r1
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10a      	bne.n	800d40a <xTaskPriorityInherit+0x8e>
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	fa02 f303 	lsl.w	r3, r2, r3
 800d3fe:	43da      	mvns	r2, r3
 800d400:	4b1d      	ldr	r3, [pc, #116]	@ (800d478 <xTaskPriorityInherit+0xfc>)
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4013      	ands	r3, r2
 800d406:	4a1c      	ldr	r2, [pc, #112]	@ (800d478 <xTaskPriorityInherit+0xfc>)
 800d408:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d40a:	4b19      	ldr	r3, [pc, #100]	@ (800d470 <xTaskPriorityInherit+0xf4>)
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d418:	2201      	movs	r2, #1
 800d41a:	409a      	lsls	r2, r3
 800d41c:	4b16      	ldr	r3, [pc, #88]	@ (800d478 <xTaskPriorityInherit+0xfc>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	4313      	orrs	r3, r2
 800d422:	4a15      	ldr	r2, [pc, #84]	@ (800d478 <xTaskPriorityInherit+0xfc>)
 800d424:	6013      	str	r3, [r2, #0]
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d42a:	4613      	mov	r3, r2
 800d42c:	009b      	lsls	r3, r3, #2
 800d42e:	4413      	add	r3, r2
 800d430:	009b      	lsls	r3, r3, #2
 800d432:	4a10      	ldr	r2, [pc, #64]	@ (800d474 <xTaskPriorityInherit+0xf8>)
 800d434:	441a      	add	r2, r3
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	3304      	adds	r3, #4
 800d43a:	4619      	mov	r1, r3
 800d43c:	4610      	mov	r0, r2
 800d43e:	f7fd fff5 	bl	800b42c <vListInsertEnd>
 800d442:	e004      	b.n	800d44e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d444:	4b0a      	ldr	r3, [pc, #40]	@ (800d470 <xTaskPriorityInherit+0xf4>)
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d44a:	68bb      	ldr	r3, [r7, #8]
 800d44c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d44e:	2301      	movs	r3, #1
 800d450:	60fb      	str	r3, [r7, #12]
 800d452:	e008      	b.n	800d466 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d458:	4b05      	ldr	r3, [pc, #20]	@ (800d470 <xTaskPriorityInherit+0xf4>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d45e:	429a      	cmp	r2, r3
 800d460:	d201      	bcs.n	800d466 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d462:	2301      	movs	r3, #1
 800d464:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d466:	68fb      	ldr	r3, [r7, #12]
	}
 800d468:	4618      	mov	r0, r3
 800d46a:	3710      	adds	r7, #16
 800d46c:	46bd      	mov	sp, r7
 800d46e:	bd80      	pop	{r7, pc}
 800d470:	20006938 	.word	0x20006938
 800d474:	2000693c 	.word	0x2000693c
 800d478:	20006a40 	.word	0x20006a40

0800d47c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b086      	sub	sp, #24
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d488:	2300      	movs	r3, #0
 800d48a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d074      	beq.n	800d57c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d492:	4b3d      	ldr	r3, [pc, #244]	@ (800d588 <xTaskPriorityDisinherit+0x10c>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	693a      	ldr	r2, [r7, #16]
 800d498:	429a      	cmp	r2, r3
 800d49a:	d00d      	beq.n	800d4b8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800d49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a0:	b672      	cpsid	i
 800d4a2:	f383 8811 	msr	BASEPRI, r3
 800d4a6:	f3bf 8f6f 	isb	sy
 800d4aa:	f3bf 8f4f 	dsb	sy
 800d4ae:	b662      	cpsie	i
 800d4b0:	60fb      	str	r3, [r7, #12]
}
 800d4b2:	bf00      	nop
 800d4b4:	bf00      	nop
 800d4b6:	e7fd      	b.n	800d4b4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d10d      	bne.n	800d4dc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800d4c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4c4:	b672      	cpsid	i
 800d4c6:	f383 8811 	msr	BASEPRI, r3
 800d4ca:	f3bf 8f6f 	isb	sy
 800d4ce:	f3bf 8f4f 	dsb	sy
 800d4d2:	b662      	cpsie	i
 800d4d4:	60bb      	str	r3, [r7, #8]
}
 800d4d6:	bf00      	nop
 800d4d8:	bf00      	nop
 800d4da:	e7fd      	b.n	800d4d8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4e0:	1e5a      	subs	r2, r3, #1
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d4e6:	693b      	ldr	r3, [r7, #16]
 800d4e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4ea:	693b      	ldr	r3, [r7, #16]
 800d4ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4ee:	429a      	cmp	r2, r3
 800d4f0:	d044      	beq.n	800d57c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d140      	bne.n	800d57c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4fa:	693b      	ldr	r3, [r7, #16]
 800d4fc:	3304      	adds	r3, #4
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7fd fff1 	bl	800b4e6 <uxListRemove>
 800d504:	4603      	mov	r3, r0
 800d506:	2b00      	cmp	r3, #0
 800d508:	d115      	bne.n	800d536 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d50e:	491f      	ldr	r1, [pc, #124]	@ (800d58c <xTaskPriorityDisinherit+0x110>)
 800d510:	4613      	mov	r3, r2
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	4413      	add	r3, r2
 800d516:	009b      	lsls	r3, r3, #2
 800d518:	440b      	add	r3, r1
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d10a      	bne.n	800d536 <xTaskPriorityDisinherit+0xba>
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d524:	2201      	movs	r2, #1
 800d526:	fa02 f303 	lsl.w	r3, r2, r3
 800d52a:	43da      	mvns	r2, r3
 800d52c:	4b18      	ldr	r3, [pc, #96]	@ (800d590 <xTaskPriorityDisinherit+0x114>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	4013      	ands	r3, r2
 800d532:	4a17      	ldr	r2, [pc, #92]	@ (800d590 <xTaskPriorityDisinherit+0x114>)
 800d534:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d53e:	693b      	ldr	r3, [r7, #16]
 800d540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d542:	f1c3 0207 	rsb	r2, r3, #7
 800d546:	693b      	ldr	r3, [r7, #16]
 800d548:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d54e:	2201      	movs	r2, #1
 800d550:	409a      	lsls	r2, r3
 800d552:	4b0f      	ldr	r3, [pc, #60]	@ (800d590 <xTaskPriorityDisinherit+0x114>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	4313      	orrs	r3, r2
 800d558:	4a0d      	ldr	r2, [pc, #52]	@ (800d590 <xTaskPriorityDisinherit+0x114>)
 800d55a:	6013      	str	r3, [r2, #0]
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d560:	4613      	mov	r3, r2
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	4413      	add	r3, r2
 800d566:	009b      	lsls	r3, r3, #2
 800d568:	4a08      	ldr	r2, [pc, #32]	@ (800d58c <xTaskPriorityDisinherit+0x110>)
 800d56a:	441a      	add	r2, r3
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	3304      	adds	r3, #4
 800d570:	4619      	mov	r1, r3
 800d572:	4610      	mov	r0, r2
 800d574:	f7fd ff5a 	bl	800b42c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d578:	2301      	movs	r3, #1
 800d57a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d57c:	697b      	ldr	r3, [r7, #20]
	}
 800d57e:	4618      	mov	r0, r3
 800d580:	3718      	adds	r7, #24
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}
 800d586:	bf00      	nop
 800d588:	20006938 	.word	0x20006938
 800d58c:	2000693c 	.word	0x2000693c
 800d590:	20006a40 	.word	0x20006a40

0800d594 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d594:	b580      	push	{r7, lr}
 800d596:	b088      	sub	sp, #32
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	f000 8089 	beq.w	800d6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d5ae:	69bb      	ldr	r3, [r7, #24]
 800d5b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d10d      	bne.n	800d5d2 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800d5b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5ba:	b672      	cpsid	i
 800d5bc:	f383 8811 	msr	BASEPRI, r3
 800d5c0:	f3bf 8f6f 	isb	sy
 800d5c4:	f3bf 8f4f 	dsb	sy
 800d5c8:	b662      	cpsie	i
 800d5ca:	60fb      	str	r3, [r7, #12]
}
 800d5cc:	bf00      	nop
 800d5ce:	bf00      	nop
 800d5d0:	e7fd      	b.n	800d5ce <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d5d2:	69bb      	ldr	r3, [r7, #24]
 800d5d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5d6:	683a      	ldr	r2, [r7, #0]
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	d902      	bls.n	800d5e2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	61fb      	str	r3, [r7, #28]
 800d5e0:	e002      	b.n	800d5e8 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d5e2:	69bb      	ldr	r3, [r7, #24]
 800d5e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5e6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d5e8:	69bb      	ldr	r3, [r7, #24]
 800d5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5ec:	69fa      	ldr	r2, [r7, #28]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d066      	beq.n	800d6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5f6:	697a      	ldr	r2, [r7, #20]
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d161      	bne.n	800d6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d5fc:	4b32      	ldr	r3, [pc, #200]	@ (800d6c8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	69ba      	ldr	r2, [r7, #24]
 800d602:	429a      	cmp	r2, r3
 800d604:	d10d      	bne.n	800d622 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800d606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d60a:	b672      	cpsid	i
 800d60c:	f383 8811 	msr	BASEPRI, r3
 800d610:	f3bf 8f6f 	isb	sy
 800d614:	f3bf 8f4f 	dsb	sy
 800d618:	b662      	cpsie	i
 800d61a:	60bb      	str	r3, [r7, #8]
}
 800d61c:	bf00      	nop
 800d61e:	bf00      	nop
 800d620:	e7fd      	b.n	800d61e <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d622:	69bb      	ldr	r3, [r7, #24]
 800d624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d626:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	69fa      	ldr	r2, [r7, #28]
 800d62c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d62e:	69bb      	ldr	r3, [r7, #24]
 800d630:	699b      	ldr	r3, [r3, #24]
 800d632:	2b00      	cmp	r3, #0
 800d634:	db04      	blt.n	800d640 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d636:	69fb      	ldr	r3, [r7, #28]
 800d638:	f1c3 0207 	rsb	r2, r3, #7
 800d63c:	69bb      	ldr	r3, [r7, #24]
 800d63e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d640:	69bb      	ldr	r3, [r7, #24]
 800d642:	6959      	ldr	r1, [r3, #20]
 800d644:	693a      	ldr	r2, [r7, #16]
 800d646:	4613      	mov	r3, r2
 800d648:	009b      	lsls	r3, r3, #2
 800d64a:	4413      	add	r3, r2
 800d64c:	009b      	lsls	r3, r3, #2
 800d64e:	4a1f      	ldr	r2, [pc, #124]	@ (800d6cc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d650:	4413      	add	r3, r2
 800d652:	4299      	cmp	r1, r3
 800d654:	d134      	bne.n	800d6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d656:	69bb      	ldr	r3, [r7, #24]
 800d658:	3304      	adds	r3, #4
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7fd ff43 	bl	800b4e6 <uxListRemove>
 800d660:	4603      	mov	r3, r0
 800d662:	2b00      	cmp	r3, #0
 800d664:	d115      	bne.n	800d692 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d666:	69bb      	ldr	r3, [r7, #24]
 800d668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d66a:	4918      	ldr	r1, [pc, #96]	@ (800d6cc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d66c:	4613      	mov	r3, r2
 800d66e:	009b      	lsls	r3, r3, #2
 800d670:	4413      	add	r3, r2
 800d672:	009b      	lsls	r3, r3, #2
 800d674:	440b      	add	r3, r1
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d10a      	bne.n	800d692 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800d67c:	69bb      	ldr	r3, [r7, #24]
 800d67e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d680:	2201      	movs	r2, #1
 800d682:	fa02 f303 	lsl.w	r3, r2, r3
 800d686:	43da      	mvns	r2, r3
 800d688:	4b11      	ldr	r3, [pc, #68]	@ (800d6d0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	4013      	ands	r3, r2
 800d68e:	4a10      	ldr	r2, [pc, #64]	@ (800d6d0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d690:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d692:	69bb      	ldr	r3, [r7, #24]
 800d694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d696:	2201      	movs	r2, #1
 800d698:	409a      	lsls	r2, r3
 800d69a:	4b0d      	ldr	r3, [pc, #52]	@ (800d6d0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	4313      	orrs	r3, r2
 800d6a0:	4a0b      	ldr	r2, [pc, #44]	@ (800d6d0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d6a2:	6013      	str	r3, [r2, #0]
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6a8:	4613      	mov	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4a06      	ldr	r2, [pc, #24]	@ (800d6cc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d6b2:	441a      	add	r2, r3
 800d6b4:	69bb      	ldr	r3, [r7, #24]
 800d6b6:	3304      	adds	r3, #4
 800d6b8:	4619      	mov	r1, r3
 800d6ba:	4610      	mov	r0, r2
 800d6bc:	f7fd feb6 	bl	800b42c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d6c0:	bf00      	nop
 800d6c2:	3720      	adds	r7, #32
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}
 800d6c8:	20006938 	.word	0x20006938
 800d6cc:	2000693c 	.word	0x2000693c
 800d6d0:	20006a40 	.word	0x20006a40

0800d6d4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d6d4:	b480      	push	{r7}
 800d6d6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d6d8:	4b07      	ldr	r3, [pc, #28]	@ (800d6f8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d004      	beq.n	800d6ea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d6e0:	4b05      	ldr	r3, [pc, #20]	@ (800d6f8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d6e6:	3201      	adds	r2, #1
 800d6e8:	659a      	str	r2, [r3, #88]	@ 0x58
		}

		return pxCurrentTCB;
 800d6ea:	4b03      	ldr	r3, [pc, #12]	@ (800d6f8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
	}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f6:	4770      	bx	lr
 800d6f8:	20006938 	.word	0x20006938

0800d6fc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b084      	sub	sp, #16
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
 800d704:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d706:	4b29      	ldr	r3, [pc, #164]	@ (800d7ac <prvAddCurrentTaskToDelayedList+0xb0>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d70c:	4b28      	ldr	r3, [pc, #160]	@ (800d7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	3304      	adds	r3, #4
 800d712:	4618      	mov	r0, r3
 800d714:	f7fd fee7 	bl	800b4e6 <uxListRemove>
 800d718:	4603      	mov	r3, r0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d10b      	bne.n	800d736 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d71e:	4b24      	ldr	r3, [pc, #144]	@ (800d7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d724:	2201      	movs	r2, #1
 800d726:	fa02 f303 	lsl.w	r3, r2, r3
 800d72a:	43da      	mvns	r2, r3
 800d72c:	4b21      	ldr	r3, [pc, #132]	@ (800d7b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	4013      	ands	r3, r2
 800d732:	4a20      	ldr	r2, [pc, #128]	@ (800d7b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d734:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d73c:	d10a      	bne.n	800d754 <prvAddCurrentTaskToDelayedList+0x58>
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d007      	beq.n	800d754 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d744:	4b1a      	ldr	r3, [pc, #104]	@ (800d7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	3304      	adds	r3, #4
 800d74a:	4619      	mov	r1, r3
 800d74c:	481a      	ldr	r0, [pc, #104]	@ (800d7b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d74e:	f7fd fe6d 	bl	800b42c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d752:	e026      	b.n	800d7a2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d754:	68fa      	ldr	r2, [r7, #12]
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	4413      	add	r3, r2
 800d75a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d75c:	4b14      	ldr	r3, [pc, #80]	@ (800d7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	68ba      	ldr	r2, [r7, #8]
 800d762:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d764:	68ba      	ldr	r2, [r7, #8]
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	429a      	cmp	r2, r3
 800d76a:	d209      	bcs.n	800d780 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d76c:	4b13      	ldr	r3, [pc, #76]	@ (800d7bc <prvAddCurrentTaskToDelayedList+0xc0>)
 800d76e:	681a      	ldr	r2, [r3, #0]
 800d770:	4b0f      	ldr	r3, [pc, #60]	@ (800d7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	3304      	adds	r3, #4
 800d776:	4619      	mov	r1, r3
 800d778:	4610      	mov	r0, r2
 800d77a:	f7fd fe7b 	bl	800b474 <vListInsert>
}
 800d77e:	e010      	b.n	800d7a2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d780:	4b0f      	ldr	r3, [pc, #60]	@ (800d7c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d782:	681a      	ldr	r2, [r3, #0]
 800d784:	4b0a      	ldr	r3, [pc, #40]	@ (800d7b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	3304      	adds	r3, #4
 800d78a:	4619      	mov	r1, r3
 800d78c:	4610      	mov	r0, r2
 800d78e:	f7fd fe71 	bl	800b474 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d792:	4b0c      	ldr	r3, [pc, #48]	@ (800d7c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	68ba      	ldr	r2, [r7, #8]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d202      	bcs.n	800d7a2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d79c:	4a09      	ldr	r2, [pc, #36]	@ (800d7c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	6013      	str	r3, [r2, #0]
}
 800d7a2:	bf00      	nop
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
 800d7aa:	bf00      	nop
 800d7ac:	20006a3c 	.word	0x20006a3c
 800d7b0:	20006938 	.word	0x20006938
 800d7b4:	20006a40 	.word	0x20006a40
 800d7b8:	20006a24 	.word	0x20006a24
 800d7bc:	200069f4 	.word	0x200069f4
 800d7c0:	200069f0 	.word	0x200069f0
 800d7c4:	20006a58 	.word	0x20006a58

0800d7c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b085      	sub	sp, #20
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	60f8      	str	r0, [r7, #12]
 800d7d0:	60b9      	str	r1, [r7, #8]
 800d7d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	3b04      	subs	r3, #4
 800d7d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d7e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	3b04      	subs	r3, #4
 800d7e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	f023 0201 	bic.w	r2, r3, #1
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	3b04      	subs	r3, #4
 800d7f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d7f8:	4a0c      	ldr	r2, [pc, #48]	@ (800d82c <pxPortInitialiseStack+0x64>)
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	3b14      	subs	r3, #20
 800d802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d804:	687a      	ldr	r2, [r7, #4]
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	3b04      	subs	r3, #4
 800d80e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	f06f 0202 	mvn.w	r2, #2
 800d816:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	3b20      	subs	r3, #32
 800d81c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d81e:	68fb      	ldr	r3, [r7, #12]
}
 800d820:	4618      	mov	r0, r3
 800d822:	3714      	adds	r7, #20
 800d824:	46bd      	mov	sp, r7
 800d826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82a:	4770      	bx	lr
 800d82c:	0800d831 	.word	0x0800d831

0800d830 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d830:	b480      	push	{r7}
 800d832:	b085      	sub	sp, #20
 800d834:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d836:	2300      	movs	r3, #0
 800d838:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d83a:	4b15      	ldr	r3, [pc, #84]	@ (800d890 <prvTaskExitError+0x60>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d842:	d00d      	beq.n	800d860 <prvTaskExitError+0x30>
	__asm volatile
 800d844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d848:	b672      	cpsid	i
 800d84a:	f383 8811 	msr	BASEPRI, r3
 800d84e:	f3bf 8f6f 	isb	sy
 800d852:	f3bf 8f4f 	dsb	sy
 800d856:	b662      	cpsie	i
 800d858:	60fb      	str	r3, [r7, #12]
}
 800d85a:	bf00      	nop
 800d85c:	bf00      	nop
 800d85e:	e7fd      	b.n	800d85c <prvTaskExitError+0x2c>
	__asm volatile
 800d860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d864:	b672      	cpsid	i
 800d866:	f383 8811 	msr	BASEPRI, r3
 800d86a:	f3bf 8f6f 	isb	sy
 800d86e:	f3bf 8f4f 	dsb	sy
 800d872:	b662      	cpsie	i
 800d874:	60bb      	str	r3, [r7, #8]
}
 800d876:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d878:	bf00      	nop
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d0fc      	beq.n	800d87a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d880:	bf00      	nop
 800d882:	bf00      	nop
 800d884:	3714      	adds	r7, #20
 800d886:	46bd      	mov	sp, r7
 800d888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88c:	4770      	bx	lr
 800d88e:	bf00      	nop
 800d890:	20000030 	.word	0x20000030
	...

0800d8a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d8a0:	4b07      	ldr	r3, [pc, #28]	@ (800d8c0 <pxCurrentTCBConst2>)
 800d8a2:	6819      	ldr	r1, [r3, #0]
 800d8a4:	6808      	ldr	r0, [r1, #0]
 800d8a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8aa:	f380 8809 	msr	PSP, r0
 800d8ae:	f3bf 8f6f 	isb	sy
 800d8b2:	f04f 0000 	mov.w	r0, #0
 800d8b6:	f380 8811 	msr	BASEPRI, r0
 800d8ba:	4770      	bx	lr
 800d8bc:	f3af 8000 	nop.w

0800d8c0 <pxCurrentTCBConst2>:
 800d8c0:	20006938 	.word	0x20006938
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d8c4:	bf00      	nop
 800d8c6:	bf00      	nop

0800d8c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d8c8:	4808      	ldr	r0, [pc, #32]	@ (800d8ec <prvPortStartFirstTask+0x24>)
 800d8ca:	6800      	ldr	r0, [r0, #0]
 800d8cc:	6800      	ldr	r0, [r0, #0]
 800d8ce:	f380 8808 	msr	MSP, r0
 800d8d2:	f04f 0000 	mov.w	r0, #0
 800d8d6:	f380 8814 	msr	CONTROL, r0
 800d8da:	b662      	cpsie	i
 800d8dc:	b661      	cpsie	f
 800d8de:	f3bf 8f4f 	dsb	sy
 800d8e2:	f3bf 8f6f 	isb	sy
 800d8e6:	df00      	svc	0
 800d8e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d8ea:	bf00      	nop
 800d8ec:	e000ed08 	.word	0xe000ed08

0800d8f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d8f6:	4b37      	ldr	r3, [pc, #220]	@ (800d9d4 <xPortStartScheduler+0xe4>)
 800d8f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	781b      	ldrb	r3, [r3, #0]
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	22ff      	movs	r2, #255	@ 0xff
 800d906:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	781b      	ldrb	r3, [r3, #0]
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d910:	78fb      	ldrb	r3, [r7, #3]
 800d912:	b2db      	uxtb	r3, r3
 800d914:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d918:	b2da      	uxtb	r2, r3
 800d91a:	4b2f      	ldr	r3, [pc, #188]	@ (800d9d8 <xPortStartScheduler+0xe8>)
 800d91c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d91e:	4b2f      	ldr	r3, [pc, #188]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d920:	2207      	movs	r2, #7
 800d922:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d924:	e009      	b.n	800d93a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d926:	4b2d      	ldr	r3, [pc, #180]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	3b01      	subs	r3, #1
 800d92c:	4a2b      	ldr	r2, [pc, #172]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d92e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d930:	78fb      	ldrb	r3, [r7, #3]
 800d932:	b2db      	uxtb	r3, r3
 800d934:	005b      	lsls	r3, r3, #1
 800d936:	b2db      	uxtb	r3, r3
 800d938:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d93a:	78fb      	ldrb	r3, [r7, #3]
 800d93c:	b2db      	uxtb	r3, r3
 800d93e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d942:	2b80      	cmp	r3, #128	@ 0x80
 800d944:	d0ef      	beq.n	800d926 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d946:	4b25      	ldr	r3, [pc, #148]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	f1c3 0307 	rsb	r3, r3, #7
 800d94e:	2b04      	cmp	r3, #4
 800d950:	d00d      	beq.n	800d96e <xPortStartScheduler+0x7e>
	__asm volatile
 800d952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d956:	b672      	cpsid	i
 800d958:	f383 8811 	msr	BASEPRI, r3
 800d95c:	f3bf 8f6f 	isb	sy
 800d960:	f3bf 8f4f 	dsb	sy
 800d964:	b662      	cpsie	i
 800d966:	60bb      	str	r3, [r7, #8]
}
 800d968:	bf00      	nop
 800d96a:	bf00      	nop
 800d96c:	e7fd      	b.n	800d96a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d96e:	4b1b      	ldr	r3, [pc, #108]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	021b      	lsls	r3, r3, #8
 800d974:	4a19      	ldr	r2, [pc, #100]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d976:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d978:	4b18      	ldr	r3, [pc, #96]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d980:	4a16      	ldr	r2, [pc, #88]	@ (800d9dc <xPortStartScheduler+0xec>)
 800d982:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	b2da      	uxtb	r2, r3
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d98c:	4b14      	ldr	r3, [pc, #80]	@ (800d9e0 <xPortStartScheduler+0xf0>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	4a13      	ldr	r2, [pc, #76]	@ (800d9e0 <xPortStartScheduler+0xf0>)
 800d992:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d996:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d998:	4b11      	ldr	r3, [pc, #68]	@ (800d9e0 <xPortStartScheduler+0xf0>)
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	4a10      	ldr	r2, [pc, #64]	@ (800d9e0 <xPortStartScheduler+0xf0>)
 800d99e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d9a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d9a4:	f000 f8dc 	bl	800db60 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d9a8:	4b0e      	ldr	r3, [pc, #56]	@ (800d9e4 <xPortStartScheduler+0xf4>)
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d9ae:	f000 f8fb 	bl	800dba8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d9b2:	4b0d      	ldr	r3, [pc, #52]	@ (800d9e8 <xPortStartScheduler+0xf8>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	4a0c      	ldr	r2, [pc, #48]	@ (800d9e8 <xPortStartScheduler+0xf8>)
 800d9b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d9bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d9be:	f7ff ff83 	bl	800d8c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d9c2:	f7ff fa61 	bl	800ce88 <vTaskSwitchContext>
	prvTaskExitError();
 800d9c6:	f7ff ff33 	bl	800d830 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d9ca:	2300      	movs	r3, #0
}
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	3710      	adds	r7, #16
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}
 800d9d4:	e000e400 	.word	0xe000e400
 800d9d8:	20006a64 	.word	0x20006a64
 800d9dc:	20006a68 	.word	0x20006a68
 800d9e0:	e000ed20 	.word	0xe000ed20
 800d9e4:	20000030 	.word	0x20000030
 800d9e8:	e000ef34 	.word	0xe000ef34

0800d9ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b083      	sub	sp, #12
 800d9f0:	af00      	add	r7, sp, #0
	__asm volatile
 800d9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9f6:	b672      	cpsid	i
 800d9f8:	f383 8811 	msr	BASEPRI, r3
 800d9fc:	f3bf 8f6f 	isb	sy
 800da00:	f3bf 8f4f 	dsb	sy
 800da04:	b662      	cpsie	i
 800da06:	607b      	str	r3, [r7, #4]
}
 800da08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800da0a:	4b11      	ldr	r3, [pc, #68]	@ (800da50 <vPortEnterCritical+0x64>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	3301      	adds	r3, #1
 800da10:	4a0f      	ldr	r2, [pc, #60]	@ (800da50 <vPortEnterCritical+0x64>)
 800da12:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800da14:	4b0e      	ldr	r3, [pc, #56]	@ (800da50 <vPortEnterCritical+0x64>)
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d112      	bne.n	800da42 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800da1c:	4b0d      	ldr	r3, [pc, #52]	@ (800da54 <vPortEnterCritical+0x68>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	b2db      	uxtb	r3, r3
 800da22:	2b00      	cmp	r3, #0
 800da24:	d00d      	beq.n	800da42 <vPortEnterCritical+0x56>
	__asm volatile
 800da26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da2a:	b672      	cpsid	i
 800da2c:	f383 8811 	msr	BASEPRI, r3
 800da30:	f3bf 8f6f 	isb	sy
 800da34:	f3bf 8f4f 	dsb	sy
 800da38:	b662      	cpsie	i
 800da3a:	603b      	str	r3, [r7, #0]
}
 800da3c:	bf00      	nop
 800da3e:	bf00      	nop
 800da40:	e7fd      	b.n	800da3e <vPortEnterCritical+0x52>
	}
}
 800da42:	bf00      	nop
 800da44:	370c      	adds	r7, #12
 800da46:	46bd      	mov	sp, r7
 800da48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4c:	4770      	bx	lr
 800da4e:	bf00      	nop
 800da50:	20000030 	.word	0x20000030
 800da54:	e000ed04 	.word	0xe000ed04

0800da58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800da58:	b480      	push	{r7}
 800da5a:	b083      	sub	sp, #12
 800da5c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800da5e:	4b13      	ldr	r3, [pc, #76]	@ (800daac <vPortExitCritical+0x54>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d10d      	bne.n	800da82 <vPortExitCritical+0x2a>
	__asm volatile
 800da66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da6a:	b672      	cpsid	i
 800da6c:	f383 8811 	msr	BASEPRI, r3
 800da70:	f3bf 8f6f 	isb	sy
 800da74:	f3bf 8f4f 	dsb	sy
 800da78:	b662      	cpsie	i
 800da7a:	607b      	str	r3, [r7, #4]
}
 800da7c:	bf00      	nop
 800da7e:	bf00      	nop
 800da80:	e7fd      	b.n	800da7e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800da82:	4b0a      	ldr	r3, [pc, #40]	@ (800daac <vPortExitCritical+0x54>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	3b01      	subs	r3, #1
 800da88:	4a08      	ldr	r2, [pc, #32]	@ (800daac <vPortExitCritical+0x54>)
 800da8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800da8c:	4b07      	ldr	r3, [pc, #28]	@ (800daac <vPortExitCritical+0x54>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d105      	bne.n	800daa0 <vPortExitCritical+0x48>
 800da94:	2300      	movs	r3, #0
 800da96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	f383 8811 	msr	BASEPRI, r3
}
 800da9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800daa0:	bf00      	nop
 800daa2:	370c      	adds	r7, #12
 800daa4:	46bd      	mov	sp, r7
 800daa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daaa:	4770      	bx	lr
 800daac:	20000030 	.word	0x20000030

0800dab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dab0:	f3ef 8009 	mrs	r0, PSP
 800dab4:	f3bf 8f6f 	isb	sy
 800dab8:	4b15      	ldr	r3, [pc, #84]	@ (800db10 <pxCurrentTCBConst>)
 800daba:	681a      	ldr	r2, [r3, #0]
 800dabc:	f01e 0f10 	tst.w	lr, #16
 800dac0:	bf08      	it	eq
 800dac2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dac6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daca:	6010      	str	r0, [r2, #0]
 800dacc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dad0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dad4:	b672      	cpsid	i
 800dad6:	f380 8811 	msr	BASEPRI, r0
 800dada:	f3bf 8f4f 	dsb	sy
 800dade:	f3bf 8f6f 	isb	sy
 800dae2:	b662      	cpsie	i
 800dae4:	f7ff f9d0 	bl	800ce88 <vTaskSwitchContext>
 800dae8:	f04f 0000 	mov.w	r0, #0
 800daec:	f380 8811 	msr	BASEPRI, r0
 800daf0:	bc09      	pop	{r0, r3}
 800daf2:	6819      	ldr	r1, [r3, #0]
 800daf4:	6808      	ldr	r0, [r1, #0]
 800daf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dafa:	f01e 0f10 	tst.w	lr, #16
 800dafe:	bf08      	it	eq
 800db00:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800db04:	f380 8809 	msr	PSP, r0
 800db08:	f3bf 8f6f 	isb	sy
 800db0c:	4770      	bx	lr
 800db0e:	bf00      	nop

0800db10 <pxCurrentTCBConst>:
 800db10:	20006938 	.word	0x20006938
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800db14:	bf00      	nop
 800db16:	bf00      	nop

0800db18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b082      	sub	sp, #8
 800db1c:	af00      	add	r7, sp, #0
	__asm volatile
 800db1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db22:	b672      	cpsid	i
 800db24:	f383 8811 	msr	BASEPRI, r3
 800db28:	f3bf 8f6f 	isb	sy
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	b662      	cpsie	i
 800db32:	607b      	str	r3, [r7, #4]
}
 800db34:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800db36:	f7ff f8eb 	bl	800cd10 <xTaskIncrementTick>
 800db3a:	4603      	mov	r3, r0
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d003      	beq.n	800db48 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800db40:	4b06      	ldr	r3, [pc, #24]	@ (800db5c <SysTick_Handler+0x44>)
 800db42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db46:	601a      	str	r2, [r3, #0]
 800db48:	2300      	movs	r3, #0
 800db4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	f383 8811 	msr	BASEPRI, r3
}
 800db52:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800db54:	bf00      	nop
 800db56:	3708      	adds	r7, #8
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}
 800db5c:	e000ed04 	.word	0xe000ed04

0800db60 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800db60:	b480      	push	{r7}
 800db62:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800db64:	4b0b      	ldr	r3, [pc, #44]	@ (800db94 <vPortSetupTimerInterrupt+0x34>)
 800db66:	2200      	movs	r2, #0
 800db68:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800db6a:	4b0b      	ldr	r3, [pc, #44]	@ (800db98 <vPortSetupTimerInterrupt+0x38>)
 800db6c:	2200      	movs	r2, #0
 800db6e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800db70:	4b0a      	ldr	r3, [pc, #40]	@ (800db9c <vPortSetupTimerInterrupt+0x3c>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	4a0a      	ldr	r2, [pc, #40]	@ (800dba0 <vPortSetupTimerInterrupt+0x40>)
 800db76:	fba2 2303 	umull	r2, r3, r2, r3
 800db7a:	099b      	lsrs	r3, r3, #6
 800db7c:	4a09      	ldr	r2, [pc, #36]	@ (800dba4 <vPortSetupTimerInterrupt+0x44>)
 800db7e:	3b01      	subs	r3, #1
 800db80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800db82:	4b04      	ldr	r3, [pc, #16]	@ (800db94 <vPortSetupTimerInterrupt+0x34>)
 800db84:	2207      	movs	r2, #7
 800db86:	601a      	str	r2, [r3, #0]
}
 800db88:	bf00      	nop
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr
 800db92:	bf00      	nop
 800db94:	e000e010 	.word	0xe000e010
 800db98:	e000e018 	.word	0xe000e018
 800db9c:	20000010 	.word	0x20000010
 800dba0:	10624dd3 	.word	0x10624dd3
 800dba4:	e000e014 	.word	0xe000e014

0800dba8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dba8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800dbb8 <vPortEnableVFP+0x10>
 800dbac:	6801      	ldr	r1, [r0, #0]
 800dbae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800dbb2:	6001      	str	r1, [r0, #0]
 800dbb4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dbb6:	bf00      	nop
 800dbb8:	e000ed88 	.word	0xe000ed88

0800dbbc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b085      	sub	sp, #20
 800dbc0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dbc2:	f3ef 8305 	mrs	r3, IPSR
 800dbc6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	2b0f      	cmp	r3, #15
 800dbcc:	d917      	bls.n	800dbfe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dbce:	4a1a      	ldr	r2, [pc, #104]	@ (800dc38 <vPortValidateInterruptPriority+0x7c>)
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	4413      	add	r3, r2
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dbd8:	4b18      	ldr	r3, [pc, #96]	@ (800dc3c <vPortValidateInterruptPriority+0x80>)
 800dbda:	781b      	ldrb	r3, [r3, #0]
 800dbdc:	7afa      	ldrb	r2, [r7, #11]
 800dbde:	429a      	cmp	r2, r3
 800dbe0:	d20d      	bcs.n	800dbfe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800dbe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbe6:	b672      	cpsid	i
 800dbe8:	f383 8811 	msr	BASEPRI, r3
 800dbec:	f3bf 8f6f 	isb	sy
 800dbf0:	f3bf 8f4f 	dsb	sy
 800dbf4:	b662      	cpsie	i
 800dbf6:	607b      	str	r3, [r7, #4]
}
 800dbf8:	bf00      	nop
 800dbfa:	bf00      	nop
 800dbfc:	e7fd      	b.n	800dbfa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dbfe:	4b10      	ldr	r3, [pc, #64]	@ (800dc40 <vPortValidateInterruptPriority+0x84>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dc06:	4b0f      	ldr	r3, [pc, #60]	@ (800dc44 <vPortValidateInterruptPriority+0x88>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d90d      	bls.n	800dc2a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800dc0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc12:	b672      	cpsid	i
 800dc14:	f383 8811 	msr	BASEPRI, r3
 800dc18:	f3bf 8f6f 	isb	sy
 800dc1c:	f3bf 8f4f 	dsb	sy
 800dc20:	b662      	cpsie	i
 800dc22:	603b      	str	r3, [r7, #0]
}
 800dc24:	bf00      	nop
 800dc26:	bf00      	nop
 800dc28:	e7fd      	b.n	800dc26 <vPortValidateInterruptPriority+0x6a>
	}
 800dc2a:	bf00      	nop
 800dc2c:	3714      	adds	r7, #20
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc34:	4770      	bx	lr
 800dc36:	bf00      	nop
 800dc38:	e000e3f0 	.word	0xe000e3f0
 800dc3c:	20006a64 	.word	0x20006a64
 800dc40:	e000ed0c 	.word	0xe000ed0c
 800dc44:	20006a68 	.word	0x20006a68

0800dc48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b08a      	sub	sp, #40	@ 0x28
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dc50:	2300      	movs	r3, #0
 800dc52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dc54:	f7fe ff8c 	bl	800cb70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dc58:	4b5d      	ldr	r3, [pc, #372]	@ (800ddd0 <pvPortMalloc+0x188>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d101      	bne.n	800dc64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dc60:	f000 f920 	bl	800dea4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dc64:	4b5b      	ldr	r3, [pc, #364]	@ (800ddd4 <pvPortMalloc+0x18c>)
 800dc66:	681a      	ldr	r2, [r3, #0]
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	4013      	ands	r3, r2
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	f040 8094 	bne.w	800dd9a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d020      	beq.n	800dcba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800dc78:	2208      	movs	r2, #8
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	4413      	add	r3, r2
 800dc7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f003 0307 	and.w	r3, r3, #7
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d017      	beq.n	800dcba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f023 0307 	bic.w	r3, r3, #7
 800dc90:	3308      	adds	r3, #8
 800dc92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f003 0307 	and.w	r3, r3, #7
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d00d      	beq.n	800dcba <pvPortMalloc+0x72>
	__asm volatile
 800dc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dca2:	b672      	cpsid	i
 800dca4:	f383 8811 	msr	BASEPRI, r3
 800dca8:	f3bf 8f6f 	isb	sy
 800dcac:	f3bf 8f4f 	dsb	sy
 800dcb0:	b662      	cpsie	i
 800dcb2:	617b      	str	r3, [r7, #20]
}
 800dcb4:	bf00      	nop
 800dcb6:	bf00      	nop
 800dcb8:	e7fd      	b.n	800dcb6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d06c      	beq.n	800dd9a <pvPortMalloc+0x152>
 800dcc0:	4b45      	ldr	r3, [pc, #276]	@ (800ddd8 <pvPortMalloc+0x190>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	687a      	ldr	r2, [r7, #4]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d867      	bhi.n	800dd9a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dcca:	4b44      	ldr	r3, [pc, #272]	@ (800dddc <pvPortMalloc+0x194>)
 800dccc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dcce:	4b43      	ldr	r3, [pc, #268]	@ (800dddc <pvPortMalloc+0x194>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dcd4:	e004      	b.n	800dce0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800dcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dcda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce2:	685b      	ldr	r3, [r3, #4]
 800dce4:	687a      	ldr	r2, [r7, #4]
 800dce6:	429a      	cmp	r2, r3
 800dce8:	d903      	bls.n	800dcf2 <pvPortMalloc+0xaa>
 800dcea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d1f1      	bne.n	800dcd6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dcf2:	4b37      	ldr	r3, [pc, #220]	@ (800ddd0 <pvPortMalloc+0x188>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d04e      	beq.n	800dd9a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dcfc:	6a3b      	ldr	r3, [r7, #32]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2208      	movs	r2, #8
 800dd02:	4413      	add	r3, r2
 800dd04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dd06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd08:	681a      	ldr	r2, [r3, #0]
 800dd0a:	6a3b      	ldr	r3, [r7, #32]
 800dd0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd10:	685a      	ldr	r2, [r3, #4]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	1ad2      	subs	r2, r2, r3
 800dd16:	2308      	movs	r3, #8
 800dd18:	005b      	lsls	r3, r3, #1
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	d922      	bls.n	800dd64 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dd1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	4413      	add	r3, r2
 800dd24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd26:	69bb      	ldr	r3, [r7, #24]
 800dd28:	f003 0307 	and.w	r3, r3, #7
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d00d      	beq.n	800dd4c <pvPortMalloc+0x104>
	__asm volatile
 800dd30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd34:	b672      	cpsid	i
 800dd36:	f383 8811 	msr	BASEPRI, r3
 800dd3a:	f3bf 8f6f 	isb	sy
 800dd3e:	f3bf 8f4f 	dsb	sy
 800dd42:	b662      	cpsie	i
 800dd44:	613b      	str	r3, [r7, #16]
}
 800dd46:	bf00      	nop
 800dd48:	bf00      	nop
 800dd4a:	e7fd      	b.n	800dd48 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4e:	685a      	ldr	r2, [r3, #4]
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	1ad2      	subs	r2, r2, r3
 800dd54:	69bb      	ldr	r3, [r7, #24]
 800dd56:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5a:	687a      	ldr	r2, [r7, #4]
 800dd5c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dd5e:	69b8      	ldr	r0, [r7, #24]
 800dd60:	f000 f904 	bl	800df6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dd64:	4b1c      	ldr	r3, [pc, #112]	@ (800ddd8 <pvPortMalloc+0x190>)
 800dd66:	681a      	ldr	r2, [r3, #0]
 800dd68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd6a:	685b      	ldr	r3, [r3, #4]
 800dd6c:	1ad3      	subs	r3, r2, r3
 800dd6e:	4a1a      	ldr	r2, [pc, #104]	@ (800ddd8 <pvPortMalloc+0x190>)
 800dd70:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dd72:	4b19      	ldr	r3, [pc, #100]	@ (800ddd8 <pvPortMalloc+0x190>)
 800dd74:	681a      	ldr	r2, [r3, #0]
 800dd76:	4b1a      	ldr	r3, [pc, #104]	@ (800dde0 <pvPortMalloc+0x198>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	429a      	cmp	r2, r3
 800dd7c:	d203      	bcs.n	800dd86 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dd7e:	4b16      	ldr	r3, [pc, #88]	@ (800ddd8 <pvPortMalloc+0x190>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	4a17      	ldr	r2, [pc, #92]	@ (800dde0 <pvPortMalloc+0x198>)
 800dd84:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd88:	685a      	ldr	r2, [r3, #4]
 800dd8a:	4b12      	ldr	r3, [pc, #72]	@ (800ddd4 <pvPortMalloc+0x18c>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	431a      	orrs	r2, r3
 800dd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd92:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dd94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd96:	2200      	movs	r2, #0
 800dd98:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dd9a:	f7fe fef7 	bl	800cb8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd9e:	69fb      	ldr	r3, [r7, #28]
 800dda0:	f003 0307 	and.w	r3, r3, #7
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d00d      	beq.n	800ddc4 <pvPortMalloc+0x17c>
	__asm volatile
 800dda8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddac:	b672      	cpsid	i
 800ddae:	f383 8811 	msr	BASEPRI, r3
 800ddb2:	f3bf 8f6f 	isb	sy
 800ddb6:	f3bf 8f4f 	dsb	sy
 800ddba:	b662      	cpsie	i
 800ddbc:	60fb      	str	r3, [r7, #12]
}
 800ddbe:	bf00      	nop
 800ddc0:	bf00      	nop
 800ddc2:	e7fd      	b.n	800ddc0 <pvPortMalloc+0x178>
	return pvReturn;
 800ddc4:	69fb      	ldr	r3, [r7, #28]
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	3728      	adds	r7, #40	@ 0x28
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	20064674 	.word	0x20064674
 800ddd4:	20064680 	.word	0x20064680
 800ddd8:	20064678 	.word	0x20064678
 800dddc:	2006466c 	.word	0x2006466c
 800dde0:	2006467c 	.word	0x2006467c

0800dde4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b086      	sub	sp, #24
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d04e      	beq.n	800de94 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ddf6:	2308      	movs	r3, #8
 800ddf8:	425b      	negs	r3, r3
 800ddfa:	697a      	ldr	r2, [r7, #20]
 800ddfc:	4413      	add	r3, r2
 800ddfe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800de04:	693b      	ldr	r3, [r7, #16]
 800de06:	685a      	ldr	r2, [r3, #4]
 800de08:	4b24      	ldr	r3, [pc, #144]	@ (800de9c <vPortFree+0xb8>)
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4013      	ands	r3, r2
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d10d      	bne.n	800de2e <vPortFree+0x4a>
	__asm volatile
 800de12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de16:	b672      	cpsid	i
 800de18:	f383 8811 	msr	BASEPRI, r3
 800de1c:	f3bf 8f6f 	isb	sy
 800de20:	f3bf 8f4f 	dsb	sy
 800de24:	b662      	cpsie	i
 800de26:	60fb      	str	r3, [r7, #12]
}
 800de28:	bf00      	nop
 800de2a:	bf00      	nop
 800de2c:	e7fd      	b.n	800de2a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800de2e:	693b      	ldr	r3, [r7, #16]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2b00      	cmp	r3, #0
 800de34:	d00d      	beq.n	800de52 <vPortFree+0x6e>
	__asm volatile
 800de36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de3a:	b672      	cpsid	i
 800de3c:	f383 8811 	msr	BASEPRI, r3
 800de40:	f3bf 8f6f 	isb	sy
 800de44:	f3bf 8f4f 	dsb	sy
 800de48:	b662      	cpsie	i
 800de4a:	60bb      	str	r3, [r7, #8]
}
 800de4c:	bf00      	nop
 800de4e:	bf00      	nop
 800de50:	e7fd      	b.n	800de4e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800de52:	693b      	ldr	r3, [r7, #16]
 800de54:	685a      	ldr	r2, [r3, #4]
 800de56:	4b11      	ldr	r3, [pc, #68]	@ (800de9c <vPortFree+0xb8>)
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	4013      	ands	r3, r2
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d019      	beq.n	800de94 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800de60:	693b      	ldr	r3, [r7, #16]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	2b00      	cmp	r3, #0
 800de66:	d115      	bne.n	800de94 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	685a      	ldr	r2, [r3, #4]
 800de6c:	4b0b      	ldr	r3, [pc, #44]	@ (800de9c <vPortFree+0xb8>)
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	43db      	mvns	r3, r3
 800de72:	401a      	ands	r2, r3
 800de74:	693b      	ldr	r3, [r7, #16]
 800de76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800de78:	f7fe fe7a 	bl	800cb70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	685a      	ldr	r2, [r3, #4]
 800de80:	4b07      	ldr	r3, [pc, #28]	@ (800dea0 <vPortFree+0xbc>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4413      	add	r3, r2
 800de86:	4a06      	ldr	r2, [pc, #24]	@ (800dea0 <vPortFree+0xbc>)
 800de88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800de8a:	6938      	ldr	r0, [r7, #16]
 800de8c:	f000 f86e 	bl	800df6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800de90:	f7fe fe7c 	bl	800cb8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800de94:	bf00      	nop
 800de96:	3718      	adds	r7, #24
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}
 800de9c:	20064680 	.word	0x20064680
 800dea0:	20064678 	.word	0x20064678

0800dea4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dea4:	b480      	push	{r7}
 800dea6:	b085      	sub	sp, #20
 800dea8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800deaa:	4b29      	ldr	r3, [pc, #164]	@ (800df50 <prvHeapInit+0xac>)
 800deac:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800deae:	4b29      	ldr	r3, [pc, #164]	@ (800df54 <prvHeapInit+0xb0>)
 800deb0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	f003 0307 	and.w	r3, r3, #7
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d00c      	beq.n	800ded6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	3307      	adds	r3, #7
 800dec0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	f023 0307 	bic.w	r3, r3, #7
 800dec8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800deca:	68ba      	ldr	r2, [r7, #8]
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	1ad3      	subs	r3, r2, r3
 800ded0:	4a20      	ldr	r2, [pc, #128]	@ (800df54 <prvHeapInit+0xb0>)
 800ded2:	4413      	add	r3, r2
 800ded4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800deda:	4a1f      	ldr	r2, [pc, #124]	@ (800df58 <prvHeapInit+0xb4>)
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dee0:	4b1d      	ldr	r3, [pc, #116]	@ (800df58 <prvHeapInit+0xb4>)
 800dee2:	2200      	movs	r2, #0
 800dee4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	68ba      	ldr	r2, [r7, #8]
 800deea:	4413      	add	r3, r2
 800deec:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800deee:	2208      	movs	r2, #8
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	1a9b      	subs	r3, r3, r2
 800def4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	f023 0307 	bic.w	r3, r3, #7
 800defc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	4a16      	ldr	r2, [pc, #88]	@ (800df5c <prvHeapInit+0xb8>)
 800df02:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800df04:	4b15      	ldr	r3, [pc, #84]	@ (800df5c <prvHeapInit+0xb8>)
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	2200      	movs	r2, #0
 800df0a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800df0c:	4b13      	ldr	r3, [pc, #76]	@ (800df5c <prvHeapInit+0xb8>)
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	2200      	movs	r2, #0
 800df12:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	1ad2      	subs	r2, r2, r3
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800df22:	4b0e      	ldr	r3, [pc, #56]	@ (800df5c <prvHeapInit+0xb8>)
 800df24:	681a      	ldr	r2, [r3, #0]
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	4a0c      	ldr	r2, [pc, #48]	@ (800df60 <prvHeapInit+0xbc>)
 800df30:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	685b      	ldr	r3, [r3, #4]
 800df36:	4a0b      	ldr	r2, [pc, #44]	@ (800df64 <prvHeapInit+0xc0>)
 800df38:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800df3a:	4b0b      	ldr	r3, [pc, #44]	@ (800df68 <prvHeapInit+0xc4>)
 800df3c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800df40:	601a      	str	r2, [r3, #0]
}
 800df42:	bf00      	nop
 800df44:	3714      	adds	r7, #20
 800df46:	46bd      	mov	sp, r7
 800df48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4c:	4770      	bx	lr
 800df4e:	bf00      	nop
 800df50:	0005dc00 	.word	0x0005dc00
 800df54:	20006a6c 	.word	0x20006a6c
 800df58:	2006466c 	.word	0x2006466c
 800df5c:	20064674 	.word	0x20064674
 800df60:	2006467c 	.word	0x2006467c
 800df64:	20064678 	.word	0x20064678
 800df68:	20064680 	.word	0x20064680

0800df6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800df6c:	b480      	push	{r7}
 800df6e:	b085      	sub	sp, #20
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800df74:	4b28      	ldr	r3, [pc, #160]	@ (800e018 <prvInsertBlockIntoFreeList+0xac>)
 800df76:	60fb      	str	r3, [r7, #12]
 800df78:	e002      	b.n	800df80 <prvInsertBlockIntoFreeList+0x14>
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	60fb      	str	r3, [r7, #12]
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	687a      	ldr	r2, [r7, #4]
 800df86:	429a      	cmp	r2, r3
 800df88:	d8f7      	bhi.n	800df7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	685b      	ldr	r3, [r3, #4]
 800df92:	68ba      	ldr	r2, [r7, #8]
 800df94:	4413      	add	r3, r2
 800df96:	687a      	ldr	r2, [r7, #4]
 800df98:	429a      	cmp	r2, r3
 800df9a:	d108      	bne.n	800dfae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	685a      	ldr	r2, [r3, #4]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	441a      	add	r2, r3
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	685b      	ldr	r3, [r3, #4]
 800dfb6:	68ba      	ldr	r2, [r7, #8]
 800dfb8:	441a      	add	r2, r3
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	429a      	cmp	r2, r3
 800dfc0:	d118      	bne.n	800dff4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681a      	ldr	r2, [r3, #0]
 800dfc6:	4b15      	ldr	r3, [pc, #84]	@ (800e01c <prvInsertBlockIntoFreeList+0xb0>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	429a      	cmp	r2, r3
 800dfcc:	d00d      	beq.n	800dfea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	685a      	ldr	r2, [r3, #4]
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	685b      	ldr	r3, [r3, #4]
 800dfd8:	441a      	add	r2, r3
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	681a      	ldr	r2, [r3, #0]
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	601a      	str	r2, [r3, #0]
 800dfe8:	e008      	b.n	800dffc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dfea:	4b0c      	ldr	r3, [pc, #48]	@ (800e01c <prvInsertBlockIntoFreeList+0xb0>)
 800dfec:	681a      	ldr	r2, [r3, #0]
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	601a      	str	r2, [r3, #0]
 800dff2:	e003      	b.n	800dffc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	681a      	ldr	r2, [r3, #0]
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dffc:	68fa      	ldr	r2, [r7, #12]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	429a      	cmp	r2, r3
 800e002:	d002      	beq.n	800e00a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	687a      	ldr	r2, [r7, #4]
 800e008:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e00a:	bf00      	nop
 800e00c:	3714      	adds	r7, #20
 800e00e:	46bd      	mov	sp, r7
 800e010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e014:	4770      	bx	lr
 800e016:	bf00      	nop
 800e018:	2006466c 	.word	0x2006466c
 800e01c:	20064674 	.word	0x20064674

0800e020 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	330c      	adds	r3, #12
 800e030:	461a      	mov	r2, r3
 800e032:	6839      	ldr	r1, [r7, #0]
 800e034:	6878      	ldr	r0, [r7, #4]
 800e036:	f002 fc63 	bl	8010900 <tcpip_send_msg_wait_sem>
 800e03a:	4603      	mov	r3, r0
 800e03c:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e03e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e042:	2b00      	cmp	r3, #0
 800e044:	d103      	bne.n	800e04e <netconn_apimsg+0x2e>
    return apimsg->err;
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e04c:	e001      	b.n	800e052 <netconn_apimsg+0x32>
  }
  return err;
 800e04e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e052:	4618      	mov	r0, r3
 800e054:	3710      	adds	r7, #16
 800e056:	46bd      	mov	sp, r7
 800e058:	bd80      	pop	{r7, pc}
	...

0800e05c <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b08c      	sub	sp, #48	@ 0x30
 800e060:	af00      	add	r7, sp, #0
 800e062:	4603      	mov	r3, r0
 800e064:	603a      	str	r2, [r7, #0]
 800e066:	71fb      	strb	r3, [r7, #7]
 800e068:	460b      	mov	r3, r1
 800e06a:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800e06c:	79fb      	ldrb	r3, [r7, #7]
 800e06e:	6839      	ldr	r1, [r7, #0]
 800e070:	4618      	mov	r0, r3
 800e072:	f001 f981 	bl	800f378 <netconn_alloc>
 800e076:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800e078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d054      	beq.n	800e128 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800e07e:	79bb      	ldrb	r3, [r7, #6]
 800e080:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800e082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e084:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800e086:	f107 0308 	add.w	r3, r7, #8
 800e08a:	4619      	mov	r1, r3
 800e08c:	4829      	ldr	r0, [pc, #164]	@ (800e134 <netconn_new_with_proto_and_callback+0xd8>)
 800e08e:	f7ff ffc7 	bl	800e020 <netconn_apimsg>
 800e092:	4603      	mov	r3, r0
 800e094:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800e098:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d043      	beq.n	800e128 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800e0a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d005      	beq.n	800e0b4 <netconn_new_with_proto_and_callback+0x58>
 800e0a8:	4b23      	ldr	r3, [pc, #140]	@ (800e138 <netconn_new_with_proto_and_callback+0xdc>)
 800e0aa:	22a3      	movs	r2, #163	@ 0xa3
 800e0ac:	4923      	ldr	r1, [pc, #140]	@ (800e13c <netconn_new_with_proto_and_callback+0xe0>)
 800e0ae:	4824      	ldr	r0, [pc, #144]	@ (800e140 <netconn_new_with_proto_and_callback+0xe4>)
 800e0b0:	f010 fc04 	bl	801e8bc <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800e0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0b6:	3310      	adds	r3, #16
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	f00f fb10 	bl	801d6de <sys_mbox_valid>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d105      	bne.n	800e0d0 <netconn_new_with_proto_and_callback+0x74>
 800e0c4:	4b1c      	ldr	r3, [pc, #112]	@ (800e138 <netconn_new_with_proto_and_callback+0xdc>)
 800e0c6:	22a4      	movs	r2, #164	@ 0xa4
 800e0c8:	491e      	ldr	r1, [pc, #120]	@ (800e144 <netconn_new_with_proto_and_callback+0xe8>)
 800e0ca:	481d      	ldr	r0, [pc, #116]	@ (800e140 <netconn_new_with_proto_and_callback+0xe4>)
 800e0cc:	f010 fbf6 	bl	801e8bc <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800e0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d2:	3314      	adds	r3, #20
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	f00f fb02 	bl	801d6de <sys_mbox_valid>
 800e0da:	4603      	mov	r3, r0
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d005      	beq.n	800e0ec <netconn_new_with_proto_and_callback+0x90>
 800e0e0:	4b15      	ldr	r3, [pc, #84]	@ (800e138 <netconn_new_with_proto_and_callback+0xdc>)
 800e0e2:	22a6      	movs	r2, #166	@ 0xa6
 800e0e4:	4918      	ldr	r1, [pc, #96]	@ (800e148 <netconn_new_with_proto_and_callback+0xec>)
 800e0e6:	4816      	ldr	r0, [pc, #88]	@ (800e140 <netconn_new_with_proto_and_callback+0xe4>)
 800e0e8:	f010 fbe8 	bl	801e8bc <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800e0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ee:	330c      	adds	r3, #12
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f00f fb85 	bl	801d800 <sys_sem_valid>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d105      	bne.n	800e108 <netconn_new_with_proto_and_callback+0xac>
 800e0fc:	4b0e      	ldr	r3, [pc, #56]	@ (800e138 <netconn_new_with_proto_and_callback+0xdc>)
 800e0fe:	22a9      	movs	r2, #169	@ 0xa9
 800e100:	4912      	ldr	r1, [pc, #72]	@ (800e14c <netconn_new_with_proto_and_callback+0xf0>)
 800e102:	480f      	ldr	r0, [pc, #60]	@ (800e140 <netconn_new_with_proto_and_callback+0xe4>)
 800e104:	f010 fbda 	bl	801e8bc <iprintf>
      sys_sem_free(&conn->op_completed);
 800e108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e10a:	330c      	adds	r3, #12
 800e10c:	4618      	mov	r0, r3
 800e10e:	f00f fb6a 	bl	801d7e6 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800e112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e114:	3310      	adds	r3, #16
 800e116:	4618      	mov	r0, r3
 800e118:	f00f fa5a 	bl	801d5d0 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800e11c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e11e:	2007      	movs	r0, #7
 800e120:	f004 f984 	bl	801242c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800e124:	2300      	movs	r3, #0
 800e126:	e000      	b.n	800e12a <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800e128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3730      	adds	r7, #48	@ 0x30
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
 800e132:	bf00      	nop
 800e134:	0800f34d 	.word	0x0800f34d
 800e138:	08022c54 	.word	0x08022c54
 800e13c:	08022c88 	.word	0x08022c88
 800e140:	08022cac 	.word	0x08022cac
 800e144:	08022cd4 	.word	0x08022cd4
 800e148:	08022cec 	.word	0x08022cec
 800e14c:	08022d10 	.word	0x08022d10

0800e150 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b08c      	sub	sp, #48	@ 0x30
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d101      	bne.n	800e162 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800e15e:	2300      	movs	r3, #0
 800e160:	e014      	b.n	800e18c <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800e166:	2329      	movs	r3, #41	@ 0x29
 800e168:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800e16a:	f107 030c 	add.w	r3, r7, #12
 800e16e:	4619      	mov	r1, r3
 800e170:	4808      	ldr	r0, [pc, #32]	@ (800e194 <netconn_prepare_delete+0x44>)
 800e172:	f7ff ff55 	bl	800e020 <netconn_apimsg>
 800e176:	4603      	mov	r3, r0
 800e178:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800e17c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800e180:	2b00      	cmp	r3, #0
 800e182:	d002      	beq.n	800e18a <netconn_prepare_delete+0x3a>
    return err;
 800e184:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800e188:	e000      	b.n	800e18c <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800e18a:	2300      	movs	r3, #0
}
 800e18c:	4618      	mov	r0, r3
 800e18e:	3730      	adds	r7, #48	@ 0x30
 800e190:	46bd      	mov	sp, r7
 800e192:	bd80      	pop	{r7, pc}
 800e194:	0800f8c1 	.word	0x0800f8c1

0800e198 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b084      	sub	sp, #16
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d101      	bne.n	800e1aa <netconn_delete+0x12>
    return ERR_OK;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	e00d      	b.n	800e1c6 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800e1aa:	6878      	ldr	r0, [r7, #4]
 800e1ac:	f7ff ffd0 	bl	800e150 <netconn_prepare_delete>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800e1b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d102      	bne.n	800e1c2 <netconn_delete+0x2a>
    netconn_free(conn);
 800e1bc:	6878      	ldr	r0, [r7, #4]
 800e1be:	f001 f94d 	bl	800f45c <netconn_free>
  }
  return err;
 800e1c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3710      	adds	r7, #16
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}
	...

0800e1d0 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b08e      	sub	sp, #56	@ 0x38
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	60f8      	str	r0, [r7, #12]
 800e1d8:	60b9      	str	r1, [r7, #8]
 800e1da:	4613      	mov	r3, r2
 800e1dc:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d109      	bne.n	800e1f8 <netconn_bind+0x28>
 800e1e4:	4b11      	ldr	r3, [pc, #68]	@ (800e22c <netconn_bind+0x5c>)
 800e1e6:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800e1ea:	4911      	ldr	r1, [pc, #68]	@ (800e230 <netconn_bind+0x60>)
 800e1ec:	4811      	ldr	r0, [pc, #68]	@ (800e234 <netconn_bind+0x64>)
 800e1ee:	f010 fb65 	bl	801e8bc <iprintf>
 800e1f2:	f06f 030f 	mvn.w	r3, #15
 800e1f6:	e015      	b.n	800e224 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d101      	bne.n	800e202 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800e1fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e238 <netconn_bind+0x68>)
 800e200:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800e20a:	88fb      	ldrh	r3, [r7, #6]
 800e20c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800e20e:	f107 0314 	add.w	r3, r7, #20
 800e212:	4619      	mov	r1, r3
 800e214:	4809      	ldr	r0, [pc, #36]	@ (800e23c <netconn_bind+0x6c>)
 800e216:	f7ff ff03 	bl	800e020 <netconn_apimsg>
 800e21a:	4603      	mov	r3, r0
 800e21c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800e220:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e224:	4618      	mov	r0, r3
 800e226:	3738      	adds	r7, #56	@ 0x38
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	08022c54 	.word	0x08022c54
 800e230:	08022d8c 	.word	0x08022d8c
 800e234:	08022cac 	.word	0x08022cac
 800e238:	08026408 	.word	0x08026408
 800e23c:	0800fa8d 	.word	0x0800fa8d

0800e240 <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b08e      	sub	sp, #56	@ 0x38
 800e244:	af00      	add	r7, sp, #0
 800e246:	60f8      	str	r0, [r7, #12]
 800e248:	60b9      	str	r1, [r7, #8]
 800e24a:	4613      	mov	r3, r2
 800e24c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d109      	bne.n	800e268 <netconn_connect+0x28>
 800e254:	4b11      	ldr	r3, [pc, #68]	@ (800e29c <netconn_connect+0x5c>)
 800e256:	f44f 72bf 	mov.w	r2, #382	@ 0x17e
 800e25a:	4911      	ldr	r1, [pc, #68]	@ (800e2a0 <netconn_connect+0x60>)
 800e25c:	4811      	ldr	r0, [pc, #68]	@ (800e2a4 <netconn_connect+0x64>)
 800e25e:	f010 fb2d 	bl	801e8bc <iprintf>
 800e262:	f06f 030f 	mvn.w	r3, #15
 800e266:	e015      	b.n	800e294 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d101      	bne.n	800e272 <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800e26e:	4b0e      	ldr	r3, [pc, #56]	@ (800e2a8 <netconn_connect+0x68>)
 800e270:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800e276:	68bb      	ldr	r3, [r7, #8]
 800e278:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800e27a:	88fb      	ldrh	r3, [r7, #6]
 800e27c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800e27e:	f107 0314 	add.w	r3, r7, #20
 800e282:	4619      	mov	r1, r3
 800e284:	4809      	ldr	r0, [pc, #36]	@ (800e2ac <netconn_connect+0x6c>)
 800e286:	f7ff fecb 	bl	800e020 <netconn_apimsg>
 800e28a:	4603      	mov	r3, r0
 800e28c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800e290:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e294:	4618      	mov	r0, r3
 800e296:	3738      	adds	r7, #56	@ 0x38
 800e298:	46bd      	mov	sp, r7
 800e29a:	bd80      	pop	{r7, pc}
 800e29c:	08022c54 	.word	0x08022c54
 800e2a0:	08022dc8 	.word	0x08022dc8
 800e2a4:	08022cac 	.word	0x08022cac
 800e2a8:	08026408 	.word	0x08026408
 800e2ac:	0800fc29 	.word	0x0800fc29

0800e2b0 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b08c      	sub	sp, #48	@ 0x30
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d109      	bne.n	800e2d6 <netconn_listen_with_backlog+0x26>
 800e2c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e2f8 <netconn_listen_with_backlog+0x48>)
 800e2c4:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800e2c8:	490c      	ldr	r1, [pc, #48]	@ (800e2fc <netconn_listen_with_backlog+0x4c>)
 800e2ca:	480d      	ldr	r0, [pc, #52]	@ (800e300 <netconn_listen_with_backlog+0x50>)
 800e2cc:	f010 faf6 	bl	801e8bc <iprintf>
 800e2d0:	f06f 030f 	mvn.w	r3, #15
 800e2d4:	e00c      	b.n	800e2f0 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800e2da:	f107 030c 	add.w	r3, r7, #12
 800e2de:	4619      	mov	r1, r3
 800e2e0:	4808      	ldr	r0, [pc, #32]	@ (800e304 <netconn_listen_with_backlog+0x54>)
 800e2e2:	f7ff fe9d 	bl	800e020 <netconn_apimsg>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800e2ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	3730      	adds	r7, #48	@ 0x30
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bd80      	pop	{r7, pc}
 800e2f8:	08022c54 	.word	0x08022c54
 800e2fc:	08022e0c 	.word	0x08022e0c
 800e300:	08022cac 	.word	0x08022cac
 800e304:	0800fdb1 	.word	0x0800fdb1

0800e308 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b086      	sub	sp, #24
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
 800e310:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d109      	bne.n	800e32c <netconn_accept+0x24>
 800e318:	4b42      	ldr	r3, [pc, #264]	@ (800e424 <netconn_accept+0x11c>)
 800e31a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800e31e:	4942      	ldr	r1, [pc, #264]	@ (800e428 <netconn_accept+0x120>)
 800e320:	4842      	ldr	r0, [pc, #264]	@ (800e42c <netconn_accept+0x124>)
 800e322:	f010 facb 	bl	801e8bc <iprintf>
 800e326:	f06f 030f 	mvn.w	r3, #15
 800e32a:	e077      	b.n	800e41c <netconn_accept+0x114>
  *new_conn = NULL;
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	2200      	movs	r2, #0
 800e330:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d109      	bne.n	800e34c <netconn_accept+0x44>
 800e338:	4b3a      	ldr	r3, [pc, #232]	@ (800e424 <netconn_accept+0x11c>)
 800e33a:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800e33e:	493c      	ldr	r1, [pc, #240]	@ (800e430 <netconn_accept+0x128>)
 800e340:	483a      	ldr	r0, [pc, #232]	@ (800e42c <netconn_accept+0x124>)
 800e342:	f010 fabb 	bl	801e8bc <iprintf>
 800e346:	f06f 030f 	mvn.w	r3, #15
 800e34a:	e067      	b.n	800e41c <netconn_accept+0x114>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f000 fb88 	bl	800ea62 <netconn_err>
 800e352:	4603      	mov	r3, r0
 800e354:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800e356:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d002      	beq.n	800e364 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800e35e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e362:	e05b      	b.n	800e41c <netconn_accept+0x114>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	3314      	adds	r3, #20
 800e368:	4618      	mov	r0, r3
 800e36a:	f00f f9b8 	bl	801d6de <sys_mbox_valid>
 800e36e:	4603      	mov	r3, r0
 800e370:	2b00      	cmp	r3, #0
 800e372:	d006      	beq.n	800e382 <netconn_accept+0x7a>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e37a:	f003 0301 	and.w	r3, r3, #1
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d002      	beq.n	800e388 <netconn_accept+0x80>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800e382:	f06f 030e 	mvn.w	r3, #14
 800e386:	e049      	b.n	800e41c <netconn_accept+0x114>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e38e:	f003 0302 	and.w	r3, r3, #2
 800e392:	2b00      	cmp	r3, #0
 800e394:	d00e      	beq.n	800e3b4 <netconn_accept+0xac>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	3314      	adds	r3, #20
 800e39a:	f107 020c 	add.w	r2, r7, #12
 800e39e:	4611      	mov	r1, r2
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f00f f980 	bl	801d6a6 <sys_arch_mbox_tryfetch>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3ac:	d113      	bne.n	800e3d6 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800e3ae:	f06f 0306 	mvn.w	r3, #6
 800e3b2:	e033      	b.n	800e41c <netconn_accept+0x114>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f103 0014 	add.w	r0, r3, #20
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	69da      	ldr	r2, [r3, #28]
 800e3be:	f107 030c 	add.w	r3, r7, #12
 800e3c2:	4619      	mov	r1, r3
 800e3c4:	f00f f930 	bl	801d628 <sys_arch_mbox_fetch>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3ce:	d102      	bne.n	800e3d6 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800e3d0:	f06f 0302 	mvn.w	r3, #2
 800e3d4:	e022      	b.n	800e41c <netconn_accept+0x114>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d005      	beq.n	800e3ea <netconn_accept+0xe2>
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	2101      	movs	r1, #1
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	f107 0213 	add.w	r2, r7, #19
 800e3f0:	4611      	mov	r1, r2
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f000 fb86 	bl	800eb04 <lwip_netconn_is_err_msg>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d002      	beq.n	800e404 <netconn_accept+0xfc>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800e3fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e402:	e00b      	b.n	800e41c <netconn_accept+0x114>
  }
  if (accept_ptr == NULL) {
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d102      	bne.n	800e410 <netconn_accept+0x108>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800e40a:	f06f 030e 	mvn.w	r3, #14
 800e40e:	e005      	b.n	800e41c <netconn_accept+0x114>
  }
  newconn = (struct netconn *)accept_ptr;
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	697a      	ldr	r2, [r7, #20]
 800e418:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e41a:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	3718      	adds	r7, #24
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}
 800e424:	08022c54 	.word	0x08022c54
 800e428:	08022e2c 	.word	0x08022e2c
 800e42c:	08022cac 	.word	0x08022cac
 800e430:	08022e4c 	.word	0x08022e4c

0800e434 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b088      	sub	sp, #32
 800e438:	af00      	add	r7, sp, #0
 800e43a:	60f8      	str	r0, [r7, #12]
 800e43c:	60b9      	str	r1, [r7, #8]
 800e43e:	4613      	mov	r3, r2
 800e440:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800e442:	2300      	movs	r3, #0
 800e444:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d109      	bne.n	800e460 <netconn_recv_data+0x2c>
 800e44c:	4b5e      	ldr	r3, [pc, #376]	@ (800e5c8 <netconn_recv_data+0x194>)
 800e44e:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800e452:	495e      	ldr	r1, [pc, #376]	@ (800e5cc <netconn_recv_data+0x198>)
 800e454:	485e      	ldr	r0, [pc, #376]	@ (800e5d0 <netconn_recv_data+0x19c>)
 800e456:	f010 fa31 	bl	801e8bc <iprintf>
 800e45a:	f06f 030f 	mvn.w	r3, #15
 800e45e:	e0ae      	b.n	800e5be <netconn_recv_data+0x18a>
  *new_buf = NULL;
 800e460:	68bb      	ldr	r3, [r7, #8]
 800e462:	2200      	movs	r2, #0
 800e464:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d109      	bne.n	800e480 <netconn_recv_data+0x4c>
 800e46c:	4b56      	ldr	r3, [pc, #344]	@ (800e5c8 <netconn_recv_data+0x194>)
 800e46e:	f240 224a 	movw	r2, #586	@ 0x24a
 800e472:	4958      	ldr	r1, [pc, #352]	@ (800e5d4 <netconn_recv_data+0x1a0>)
 800e474:	4856      	ldr	r0, [pc, #344]	@ (800e5d0 <netconn_recv_data+0x19c>)
 800e476:	f010 fa21 	bl	801e8bc <iprintf>
 800e47a:	f06f 030f 	mvn.w	r3, #15
 800e47e:	e09e      	b.n	800e5be <netconn_recv_data+0x18a>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	3310      	adds	r3, #16
 800e484:	4618      	mov	r0, r3
 800e486:	f00f f92a 	bl	801d6de <sys_mbox_valid>
 800e48a:	4603      	mov	r3, r0
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d10e      	bne.n	800e4ae <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800e490:	68f8      	ldr	r0, [r7, #12]
 800e492:	f000 fae6 	bl	800ea62 <netconn_err>
 800e496:	4603      	mov	r3, r0
 800e498:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800e49a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d002      	beq.n	800e4a8 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800e4a2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e4a6:	e08a      	b.n	800e5be <netconn_recv_data+0x18a>
    }
    return ERR_CONN;
 800e4a8:	f06f 030a 	mvn.w	r3, #10
 800e4ac:	e087      	b.n	800e5be <netconn_recv_data+0x18a>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e4b4:	f003 0302 	and.w	r3, r3, #2
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d110      	bne.n	800e4de <netconn_recv_data+0xaa>
 800e4bc:	79fb      	ldrb	r3, [r7, #7]
 800e4be:	f003 0304 	and.w	r3, r3, #4
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d10b      	bne.n	800e4de <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e4cc:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d104      	bne.n	800e4de <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d024      	beq.n	800e528 <netconn_recv_data+0xf4>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	3310      	adds	r3, #16
 800e4e2:	f107 0218 	add.w	r2, r7, #24
 800e4e6:	4611      	mov	r1, r2
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f00f f8dc 	bl	801d6a6 <sys_arch_mbox_tryfetch>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4f4:	d129      	bne.n	800e54a <netconn_recv_data+0x116>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800e4f6:	68f8      	ldr	r0, [r7, #12]
 800e4f8:	f000 fab3 	bl	800ea62 <netconn_err>
 800e4fc:	4603      	mov	r3, r0
 800e4fe:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800e500:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d002      	beq.n	800e50e <netconn_recv_data+0xda>
        /* return pending error */
        return err;
 800e508:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e50c:	e057      	b.n	800e5be <netconn_recv_data+0x18a>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e514:	f003 0301 	and.w	r3, r3, #1
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d002      	beq.n	800e522 <netconn_recv_data+0xee>
        return ERR_CONN;
 800e51c:	f06f 030a 	mvn.w	r3, #10
 800e520:	e04d      	b.n	800e5be <netconn_recv_data+0x18a>
      }
      return ERR_WOULDBLOCK;
 800e522:	f06f 0306 	mvn.w	r3, #6
 800e526:	e04a      	b.n	800e5be <netconn_recv_data+0x18a>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	f103 0010 	add.w	r0, r3, #16
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	69da      	ldr	r2, [r3, #28]
 800e532:	f107 0318 	add.w	r3, r7, #24
 800e536:	4619      	mov	r1, r3
 800e538:	f00f f876 	bl	801d628 <sys_arch_mbox_fetch>
 800e53c:	4603      	mov	r3, r0
 800e53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e542:	d102      	bne.n	800e54a <netconn_recv_data+0x116>
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800e544:	f06f 0302 	mvn.w	r3, #2
 800e548:	e039      	b.n	800e5be <netconn_recv_data+0x18a>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	781b      	ldrb	r3, [r3, #0]
 800e54e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e552:	2b10      	cmp	r3, #16
 800e554:	d117      	bne.n	800e586 <netconn_recv_data+0x152>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800e556:	69bb      	ldr	r3, [r7, #24]
 800e558:	f107 0217 	add.w	r2, r7, #23
 800e55c:	4611      	mov	r1, r2
 800e55e:	4618      	mov	r0, r3
 800e560:	f000 fad0 	bl	800eb04 <lwip_netconn_is_err_msg>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d009      	beq.n	800e57e <netconn_recv_data+0x14a>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800e56a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e56e:	f113 0f0f 	cmn.w	r3, #15
 800e572:	d101      	bne.n	800e578 <netconn_recv_data+0x144>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800e574:	2300      	movs	r3, #0
 800e576:	e022      	b.n	800e5be <netconn_recv_data+0x18a>
      }
      return err;
 800e578:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e57c:	e01f      	b.n	800e5be <netconn_recv_data+0x18a>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800e57e:	69bb      	ldr	r3, [r7, #24]
 800e580:	891b      	ldrh	r3, [r3, #8]
 800e582:	83fb      	strh	r3, [r7, #30]
 800e584:	e00d      	b.n	800e5a2 <netconn_recv_data+0x16e>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800e586:	69bb      	ldr	r3, [r7, #24]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d106      	bne.n	800e59a <netconn_recv_data+0x166>
 800e58c:	4b0e      	ldr	r3, [pc, #56]	@ (800e5c8 <netconn_recv_data+0x194>)
 800e58e:	f240 2291 	movw	r2, #657	@ 0x291
 800e592:	4911      	ldr	r1, [pc, #68]	@ (800e5d8 <netconn_recv_data+0x1a4>)
 800e594:	480e      	ldr	r0, [pc, #56]	@ (800e5d0 <netconn_recv_data+0x19c>)
 800e596:	f010 f991 	bl	801e8bc <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800e59a:	69bb      	ldr	r3, [r7, #24]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	891b      	ldrh	r3, [r3, #8]
 800e5a0:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d005      	beq.n	800e5b6 <netconn_recv_data+0x182>
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5ae:	8bfa      	ldrh	r2, [r7, #30]
 800e5b0:	2101      	movs	r1, #1
 800e5b2:	68f8      	ldr	r0, [r7, #12]
 800e5b4:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800e5b6:	69ba      	ldr	r2, [r7, #24]
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e5bc:	2300      	movs	r3, #0
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3720      	adds	r7, #32
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}
 800e5c6:	bf00      	nop
 800e5c8:	08022c54 	.word	0x08022c54
 800e5cc:	08022e6c 	.word	0x08022e6c
 800e5d0:	08022cac 	.word	0x08022cac
 800e5d4:	08022e8c 	.word	0x08022e8c
 800e5d8:	08022ea8 	.word	0x08022ea8

0800e5dc <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b084      	sub	sp, #16
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	60f8      	str	r0, [r7, #12]
 800e5e4:	60b9      	str	r1, [r7, #8]
 800e5e6:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d005      	beq.n	800e5fa <netconn_tcp_recvd_msg+0x1e>
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e5f6:	2b10      	cmp	r3, #16
 800e5f8:	d009      	beq.n	800e60e <netconn_tcp_recvd_msg+0x32>
 800e5fa:	4b0c      	ldr	r3, [pc, #48]	@ (800e62c <netconn_tcp_recvd_msg+0x50>)
 800e5fc:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800e600:	490b      	ldr	r1, [pc, #44]	@ (800e630 <netconn_tcp_recvd_msg+0x54>)
 800e602:	480c      	ldr	r0, [pc, #48]	@ (800e634 <netconn_tcp_recvd_msg+0x58>)
 800e604:	f010 f95a 	bl	801e8bc <iprintf>
 800e608:	f06f 030f 	mvn.w	r3, #15
 800e60c:	e00a      	b.n	800e624 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	68fa      	ldr	r2, [r7, #12]
 800e612:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	68ba      	ldr	r2, [r7, #8]
 800e618:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800e61a:	6879      	ldr	r1, [r7, #4]
 800e61c:	4806      	ldr	r0, [pc, #24]	@ (800e638 <netconn_tcp_recvd_msg+0x5c>)
 800e61e:	f7ff fcff 	bl	800e020 <netconn_apimsg>
 800e622:	4603      	mov	r3, r0
}
 800e624:	4618      	mov	r0, r3
 800e626:	3710      	adds	r7, #16
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}
 800e62c:	08022c54 	.word	0x08022c54
 800e630:	08022eb4 	.word	0x08022eb4
 800e634:	08022cac 	.word	0x08022cac
 800e638:	0800fee1 	.word	0x0800fee1

0800e63c <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b090      	sub	sp, #64	@ 0x40
 800e640:	af00      	add	r7, sp, #0
 800e642:	60f8      	str	r0, [r7, #12]
 800e644:	60b9      	str	r1, [r7, #8]
 800e646:	4613      	mov	r3, r2
 800e648:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	3310      	adds	r3, #16
 800e64e:	4618      	mov	r0, r3
 800e650:	f00f f845 	bl	801d6de <sys_mbox_valid>
 800e654:	4603      	mov	r3, r0
 800e656:	2b00      	cmp	r3, #0
 800e658:	d102      	bne.n	800e660 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800e65a:	f06f 030a 	mvn.w	r3, #10
 800e65e:	e072      	b.n	800e746 <netconn_recv_data_tcp+0x10a>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e666:	b25b      	sxtb	r3, r3
 800e668:	2b00      	cmp	r3, #0
 800e66a:	da09      	bge.n	800e680 <netconn_recv_data_tcp+0x44>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e676:	b2da      	uxtb	r2, r3
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	f883 2020 	strb.w	r2, [r3, #32]
    goto handle_fin;
 800e67e:	e03b      	b.n	800e6f8 <netconn_recv_data_tcp+0xbc>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800e680:	79fb      	ldrb	r3, [r7, #7]
 800e682:	461a      	mov	r2, r3
 800e684:	68b9      	ldr	r1, [r7, #8]
 800e686:	68f8      	ldr	r0, [r7, #12]
 800e688:	f7ff fed4 	bl	800e434 <netconn_recv_data>
 800e68c:	4603      	mov	r3, r0
 800e68e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800e692:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e696:	2b00      	cmp	r3, #0
 800e698:	d002      	beq.n	800e6a0 <netconn_recv_data_tcp+0x64>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800e69a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e69e:	e052      	b.n	800e746 <netconn_recv_data_tcp+0x10a>
  }
  buf = *new_buf;
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800e6a6:	79fb      	ldrb	r3, [r7, #7]
 800e6a8:	f003 0308 	and.w	r3, r3, #8
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d10e      	bne.n	800e6ce <netconn_recv_data_tcp+0x92>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800e6b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d002      	beq.n	800e6bc <netconn_recv_data_tcp+0x80>
 800e6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6b8:	891b      	ldrh	r3, [r3, #8]
 800e6ba:	e000      	b.n	800e6be <netconn_recv_data_tcp+0x82>
 800e6bc:	2301      	movs	r3, #1
 800e6be:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800e6c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e6c2:	f107 0214 	add.w	r2, r7, #20
 800e6c6:	4619      	mov	r1, r3
 800e6c8:	68f8      	ldr	r0, [r7, #12]
 800e6ca:	f7ff ff87 	bl	800e5dc <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800e6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d136      	bne.n	800e742 <netconn_recv_data_tcp+0x106>
    if (apiflags & NETCONN_NOFIN) {
 800e6d4:	79fb      	ldrb	r3, [r7, #7]
 800e6d6:	f003 0310 	and.w	r3, r3, #16
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d00b      	beq.n	800e6f6 <netconn_recv_data_tcp+0xba>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e6e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e6e8:	b2da      	uxtb	r2, r3
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	f883 2020 	strb.w	r2, [r3, #32]
      return ERR_WOULDBLOCK;
 800e6f0:	f06f 0306 	mvn.w	r3, #6
 800e6f4:	e027      	b.n	800e746 <netconn_recv_data_tcp+0x10a>
    } else {
handle_fin:
 800e6f6:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d005      	beq.n	800e70c <netconn_recv_data_tcp+0xd0>
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e704:	2200      	movs	r2, #0
 800e706:	2101      	movs	r1, #1
 800e708:	68f8      	ldr	r0, [r7, #12]
 800e70a:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	685b      	ldr	r3, [r3, #4]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d10f      	bne.n	800e734 <netconn_recv_data_tcp+0xf8>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800e714:	68f8      	ldr	r0, [r7, #12]
 800e716:	f000 f9a4 	bl	800ea62 <netconn_err>
 800e71a:	4603      	mov	r3, r0
 800e71c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800e720:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e724:	2b00      	cmp	r3, #0
 800e726:	d002      	beq.n	800e72e <netconn_recv_data_tcp+0xf2>
          return err;
 800e728:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e72c:	e00b      	b.n	800e746 <netconn_recv_data_tcp+0x10a>
        }
        return ERR_RST;
 800e72e:	f06f 030d 	mvn.w	r3, #13
 800e732:	e008      	b.n	800e746 <netconn_recv_data_tcp+0x10a>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800e734:	2101      	movs	r1, #1
 800e736:	68f8      	ldr	r0, [r7, #12]
 800e738:	f000 f956 	bl	800e9e8 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800e73c:	f06f 030e 	mvn.w	r3, #14
 800e740:	e001      	b.n	800e746 <netconn_recv_data_tcp+0x10a>
    }
  }
  return err;
 800e742:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e746:	4618      	mov	r0, r3
 800e748:	3740      	adds	r7, #64	@ 0x40
 800e74a:	46bd      	mov	sp, r7
 800e74c:	bd80      	pop	{r7, pc}
	...

0800e750 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b086      	sub	sp, #24
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
 800e758:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800e75a:	2300      	movs	r3, #0
 800e75c:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d109      	bne.n	800e778 <netconn_recv+0x28>
 800e764:	4b32      	ldr	r3, [pc, #200]	@ (800e830 <netconn_recv+0xe0>)
 800e766:	f240 3263 	movw	r2, #867	@ 0x363
 800e76a:	4932      	ldr	r1, [pc, #200]	@ (800e834 <netconn_recv+0xe4>)
 800e76c:	4832      	ldr	r0, [pc, #200]	@ (800e838 <netconn_recv+0xe8>)
 800e76e:	f010 f8a5 	bl	801e8bc <iprintf>
 800e772:	f06f 030f 	mvn.w	r3, #15
 800e776:	e056      	b.n	800e826 <netconn_recv+0xd6>
  *new_buf = NULL;
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	2200      	movs	r2, #0
 800e77c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d109      	bne.n	800e798 <netconn_recv+0x48>
 800e784:	4b2a      	ldr	r3, [pc, #168]	@ (800e830 <netconn_recv+0xe0>)
 800e786:	f240 3265 	movw	r2, #869	@ 0x365
 800e78a:	492c      	ldr	r1, [pc, #176]	@ (800e83c <netconn_recv+0xec>)
 800e78c:	482a      	ldr	r0, [pc, #168]	@ (800e838 <netconn_recv+0xe8>)
 800e78e:	f010 f895 	bl	801e8bc <iprintf>
 800e792:	f06f 030f 	mvn.w	r3, #15
 800e796:	e046      	b.n	800e826 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	781b      	ldrb	r3, [r3, #0]
 800e79c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e7a0:	2b10      	cmp	r3, #16
 800e7a2:	d13a      	bne.n	800e81a <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e7a8:	2006      	movs	r0, #6
 800e7aa:	f003 fdc9 	bl	8012340 <memp_malloc>
 800e7ae:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d102      	bne.n	800e7bc <netconn_recv+0x6c>
      return ERR_MEM;
 800e7b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e7ba:	e034      	b.n	800e826 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800e7bc:	f107 030c 	add.w	r3, r7, #12
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	4619      	mov	r1, r3
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f7ff ff39 	bl	800e63c <netconn_recv_data_tcp>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e7ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d006      	beq.n	800e7e4 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800e7d6:	6979      	ldr	r1, [r7, #20]
 800e7d8:	2006      	movs	r0, #6
 800e7da:	f003 fe27 	bl	801242c <memp_free>
      return err;
 800e7de:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e7e2:	e020      	b.n	800e826 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d106      	bne.n	800e7f8 <netconn_recv+0xa8>
 800e7ea:	4b11      	ldr	r3, [pc, #68]	@ (800e830 <netconn_recv+0xe0>)
 800e7ec:	f240 3279 	movw	r2, #889	@ 0x379
 800e7f0:	4913      	ldr	r1, [pc, #76]	@ (800e840 <netconn_recv+0xf0>)
 800e7f2:	4811      	ldr	r0, [pc, #68]	@ (800e838 <netconn_recv+0xe8>)
 800e7f4:	f010 f862 	bl	801e8bc <iprintf>

    buf->p = p;
 800e7f8:	68fa      	ldr	r2, [r7, #12]
 800e7fa:	697b      	ldr	r3, [r7, #20]
 800e7fc:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800e7fe:	68fa      	ldr	r2, [r7, #12]
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	2200      	movs	r2, #0
 800e808:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	2200      	movs	r2, #0
 800e80e:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800e810:	683b      	ldr	r3, [r7, #0]
 800e812:	697a      	ldr	r2, [r7, #20]
 800e814:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800e816:	2300      	movs	r3, #0
 800e818:	e005      	b.n	800e826 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800e81a:	2200      	movs	r2, #0
 800e81c:	6839      	ldr	r1, [r7, #0]
 800e81e:	6878      	ldr	r0, [r7, #4]
 800e820:	f7ff fe08 	bl	800e434 <netconn_recv_data>
 800e824:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800e826:	4618      	mov	r0, r3
 800e828:	3718      	adds	r7, #24
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}
 800e82e:	bf00      	nop
 800e830:	08022c54 	.word	0x08022c54
 800e834:	08022e6c 	.word	0x08022e6c
 800e838:	08022cac 	.word	0x08022cac
 800e83c:	08022e8c 	.word	0x08022e8c
 800e840:	08022f04 	.word	0x08022f04

0800e844 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b088      	sub	sp, #32
 800e848:	af02      	add	r7, sp, #8
 800e84a:	60f8      	str	r0, [r7, #12]
 800e84c:	60b9      	str	r1, [r7, #8]
 800e84e:	607a      	str	r2, [r7, #4]
 800e850:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800e852:	68bb      	ldr	r3, [r7, #8]
 800e854:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800e85a:	78fa      	ldrb	r2, [r7, #3]
 800e85c:	f107 0110 	add.w	r1, r7, #16
 800e860:	6a3b      	ldr	r3, [r7, #32]
 800e862:	9300      	str	r3, [sp, #0]
 800e864:	4613      	mov	r3, r2
 800e866:	2201      	movs	r2, #1
 800e868:	68f8      	ldr	r0, [r7, #12]
 800e86a:	f000 f805 	bl	800e878 <netconn_write_vectors_partly>
 800e86e:	4603      	mov	r3, r0
}
 800e870:	4618      	mov	r0, r3
 800e872:	3718      	adds	r7, #24
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b092      	sub	sp, #72	@ 0x48
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	60f8      	str	r0, [r7, #12]
 800e880:	60b9      	str	r1, [r7, #8]
 800e882:	4611      	mov	r1, r2
 800e884:	461a      	mov	r2, r3
 800e886:	460b      	mov	r3, r1
 800e888:	80fb      	strh	r3, [r7, #6]
 800e88a:	4613      	mov	r3, r2
 800e88c:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d109      	bne.n	800e8a8 <netconn_write_vectors_partly+0x30>
 800e894:	4b4e      	ldr	r3, [pc, #312]	@ (800e9d0 <netconn_write_vectors_partly+0x158>)
 800e896:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800e89a:	494e      	ldr	r1, [pc, #312]	@ (800e9d4 <netconn_write_vectors_partly+0x15c>)
 800e89c:	484e      	ldr	r0, [pc, #312]	@ (800e9d8 <netconn_write_vectors_partly+0x160>)
 800e89e:	f010 f80d 	bl	801e8bc <iprintf>
 800e8a2:	f06f 030f 	mvn.w	r3, #15
 800e8a6:	e08f      	b.n	800e9c8 <netconn_write_vectors_partly+0x150>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e8b0:	2b10      	cmp	r3, #16
 800e8b2:	d009      	beq.n	800e8c8 <netconn_write_vectors_partly+0x50>
 800e8b4:	4b46      	ldr	r3, [pc, #280]	@ (800e9d0 <netconn_write_vectors_partly+0x158>)
 800e8b6:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800e8ba:	4948      	ldr	r1, [pc, #288]	@ (800e9dc <netconn_write_vectors_partly+0x164>)
 800e8bc:	4846      	ldr	r0, [pc, #280]	@ (800e9d8 <netconn_write_vectors_partly+0x160>)
 800e8be:	f00f fffd 	bl	801e8bc <iprintf>
 800e8c2:	f06f 0305 	mvn.w	r3, #5
 800e8c6:	e07f      	b.n	800e9c8 <netconn_write_vectors_partly+0x150>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e8ce:	f003 0302 	and.w	r3, r3, #2
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d104      	bne.n	800e8e0 <netconn_write_vectors_partly+0x68>
 800e8d6:	797b      	ldrb	r3, [r7, #5]
 800e8d8:	f003 0304 	and.w	r3, r3, #4
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d001      	beq.n	800e8e4 <netconn_write_vectors_partly+0x6c>
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	e000      	b.n	800e8e6 <netconn_write_vectors_partly+0x6e>
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800e8ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d005      	beq.n	800e8fe <netconn_write_vectors_partly+0x86>
 800e8f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d102      	bne.n	800e8fe <netconn_write_vectors_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800e8f8:	f06f 0305 	mvn.w	r3, #5
 800e8fc:	e064      	b.n	800e9c8 <netconn_write_vectors_partly+0x150>
  }

  /* sum up the total size */
  size = 0;
 800e8fe:	2300      	movs	r3, #0
 800e900:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800e902:	2300      	movs	r3, #0
 800e904:	643b      	str	r3, [r7, #64]	@ 0x40
 800e906:	e015      	b.n	800e934 <netconn_write_vectors_partly+0xbc>
    size += vectors[i].len;
 800e908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e90a:	00db      	lsls	r3, r3, #3
 800e90c:	68ba      	ldr	r2, [r7, #8]
 800e90e:	4413      	add	r3, r2
 800e910:	685b      	ldr	r3, [r3, #4]
 800e912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e914:	4413      	add	r3, r2
 800e916:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800e918:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e91a:	00db      	lsls	r3, r3, #3
 800e91c:	68ba      	ldr	r2, [r7, #8]
 800e91e:	4413      	add	r3, r2
 800e920:	685b      	ldr	r3, [r3, #4]
 800e922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e924:	429a      	cmp	r2, r3
 800e926:	d202      	bcs.n	800e92e <netconn_write_vectors_partly+0xb6>
      /* overflow */
      return ERR_VAL;
 800e928:	f06f 0305 	mvn.w	r3, #5
 800e92c:	e04c      	b.n	800e9c8 <netconn_write_vectors_partly+0x150>
  for (i = 0; i < vectorcnt; i++) {
 800e92e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e930:	3301      	adds	r3, #1
 800e932:	643b      	str	r3, [r7, #64]	@ 0x40
 800e934:	88fb      	ldrh	r3, [r7, #6]
 800e936:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e938:	429a      	cmp	r2, r3
 800e93a:	dbe5      	blt.n	800e908 <netconn_write_vectors_partly+0x90>
    }
  }
  if (size == 0) {
 800e93c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d101      	bne.n	800e946 <netconn_write_vectors_partly+0xce>
    return ERR_OK;
 800e942:	2300      	movs	r3, #0
 800e944:	e040      	b.n	800e9c8 <netconn_write_vectors_partly+0x150>
  } else if (size > SSIZE_MAX) {
 800e946:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e948:	2b00      	cmp	r3, #0
 800e94a:	da0a      	bge.n	800e962 <netconn_write_vectors_partly+0xea>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800e94c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d102      	bne.n	800e958 <netconn_write_vectors_partly+0xe0>
      return ERR_VAL;
 800e952:	f06f 0305 	mvn.w	r3, #5
 800e956:	e037      	b.n	800e9c8 <netconn_write_vectors_partly+0x150>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800e958:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e95c:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800e95e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e960:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800e96a:	88fb      	ldrh	r3, [r7, #6]
 800e96c:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800e96e:	2300      	movs	r3, #0
 800e970:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800e972:	797b      	ldrb	r3, [r7, #5]
 800e974:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800e978:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e97a:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800e97c:	2300      	movs	r3, #0
 800e97e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800e980:	f107 0314 	add.w	r3, r7, #20
 800e984:	4619      	mov	r1, r3
 800e986:	4816      	ldr	r0, [pc, #88]	@ (800e9e0 <netconn_write_vectors_partly+0x168>)
 800e988:	f7ff fb4a 	bl	800e020 <netconn_apimsg>
 800e98c:	4603      	mov	r3, r0
 800e98e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800e992:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e996:	2b00      	cmp	r3, #0
 800e998:	d114      	bne.n	800e9c4 <netconn_write_vectors_partly+0x14c>
    if (bytes_written != NULL) {
 800e99a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d002      	beq.n	800e9a6 <netconn_write_vectors_partly+0x12e>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800e9a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e9a4:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800e9a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d10a      	bne.n	800e9c4 <netconn_write_vectors_partly+0x14c>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800e9ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d006      	beq.n	800e9c4 <netconn_write_vectors_partly+0x14c>
 800e9b6:	4b06      	ldr	r3, [pc, #24]	@ (800e9d0 <netconn_write_vectors_partly+0x158>)
 800e9b8:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e9bc:	4909      	ldr	r1, [pc, #36]	@ (800e9e4 <netconn_write_vectors_partly+0x16c>)
 800e9be:	4806      	ldr	r0, [pc, #24]	@ (800e9d8 <netconn_write_vectors_partly+0x160>)
 800e9c0:	f00f ff7c 	bl	801e8bc <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800e9c4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3748      	adds	r7, #72	@ 0x48
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}
 800e9d0:	08022c54 	.word	0x08022c54
 800e9d4:	08022f2c 	.word	0x08022f2c
 800e9d8:	08022cac 	.word	0x08022cac
 800e9dc:	08022f48 	.word	0x08022f48
 800e9e0:	080102ed 	.word	0x080102ed
 800e9e4:	08022f6c 	.word	0x08022f6c

0800e9e8 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b08c      	sub	sp, #48	@ 0x30
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
 800e9f0:	460b      	mov	r3, r1
 800e9f2:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d109      	bne.n	800ea0e <netconn_close_shutdown+0x26>
 800e9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800ea38 <netconn_close_shutdown+0x50>)
 800e9fc:	f240 4247 	movw	r2, #1095	@ 0x447
 800ea00:	490e      	ldr	r1, [pc, #56]	@ (800ea3c <netconn_close_shutdown+0x54>)
 800ea02:	480f      	ldr	r0, [pc, #60]	@ (800ea40 <netconn_close_shutdown+0x58>)
 800ea04:	f00f ff5a 	bl	801e8bc <iprintf>
 800ea08:	f06f 030f 	mvn.w	r3, #15
 800ea0c:	e010      	b.n	800ea30 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800ea12:	78fb      	ldrb	r3, [r7, #3]
 800ea14:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ea16:	2329      	movs	r3, #41	@ 0x29
 800ea18:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800ea1a:	f107 030c 	add.w	r3, r7, #12
 800ea1e:	4619      	mov	r1, r3
 800ea20:	4808      	ldr	r0, [pc, #32]	@ (800ea44 <netconn_close_shutdown+0x5c>)
 800ea22:	f7ff fafd 	bl	800e020 <netconn_apimsg>
 800ea26:	4603      	mov	r3, r0
 800ea28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800ea2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800ea30:	4618      	mov	r0, r3
 800ea32:	3730      	adds	r7, #48	@ 0x30
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}
 800ea38:	08022c54 	.word	0x08022c54
 800ea3c:	08022f90 	.word	0x08022f90
 800ea40:	08022cac 	.word	0x08022cac
 800ea44:	08010405 	.word	0x08010405

0800ea48 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b082      	sub	sp, #8
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800ea50:	2103      	movs	r1, #3
 800ea52:	6878      	ldr	r0, [r7, #4]
 800ea54:	f7ff ffc8 	bl	800e9e8 <netconn_close_shutdown>
 800ea58:	4603      	mov	r3, r0
}
 800ea5a:	4618      	mov	r0, r3
 800ea5c:	3708      	adds	r7, #8
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}

0800ea62 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800ea62:	b580      	push	{r7, lr}
 800ea64:	b084      	sub	sp, #16
 800ea66:	af00      	add	r7, sp, #0
 800ea68:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d101      	bne.n	800ea74 <netconn_err+0x12>
    return ERR_OK;
 800ea70:	2300      	movs	r3, #0
 800ea72:	e00d      	b.n	800ea90 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800ea74:	f00e ff4e 	bl	801d914 <sys_arch_protect>
 800ea78:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	7a1b      	ldrb	r3, [r3, #8]
 800ea7e:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2200      	movs	r2, #0
 800ea84:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800ea86:	68f8      	ldr	r0, [r7, #12]
 800ea88:	f00e ff52 	bl	801d930 <sys_arch_unprotect>
  return err;
 800ea8c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3710      	adds	r7, #16
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b082      	sub	sp, #8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800eaa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eaa6:	f113 0f0d 	cmn.w	r3, #13
 800eaaa:	d009      	beq.n	800eac0 <lwip_netconn_err_to_msg+0x28>
 800eaac:	f113 0f0d 	cmn.w	r3, #13
 800eab0:	dc0c      	bgt.n	800eacc <lwip_netconn_err_to_msg+0x34>
 800eab2:	f113 0f0f 	cmn.w	r3, #15
 800eab6:	d007      	beq.n	800eac8 <lwip_netconn_err_to_msg+0x30>
 800eab8:	f113 0f0e 	cmn.w	r3, #14
 800eabc:	d002      	beq.n	800eac4 <lwip_netconn_err_to_msg+0x2c>
 800eabe:	e005      	b.n	800eacc <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800eac0:	4b0a      	ldr	r3, [pc, #40]	@ (800eaec <lwip_netconn_err_to_msg+0x54>)
 800eac2:	e00e      	b.n	800eae2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800eac4:	4b0a      	ldr	r3, [pc, #40]	@ (800eaf0 <lwip_netconn_err_to_msg+0x58>)
 800eac6:	e00c      	b.n	800eae2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800eac8:	4b0a      	ldr	r3, [pc, #40]	@ (800eaf4 <lwip_netconn_err_to_msg+0x5c>)
 800eaca:	e00a      	b.n	800eae2 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800eacc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d005      	beq.n	800eae0 <lwip_netconn_err_to_msg+0x48>
 800ead4:	4b08      	ldr	r3, [pc, #32]	@ (800eaf8 <lwip_netconn_err_to_msg+0x60>)
 800ead6:	227d      	movs	r2, #125	@ 0x7d
 800ead8:	4908      	ldr	r1, [pc, #32]	@ (800eafc <lwip_netconn_err_to_msg+0x64>)
 800eada:	4809      	ldr	r0, [pc, #36]	@ (800eb00 <lwip_netconn_err_to_msg+0x68>)
 800eadc:	f00f feee 	bl	801e8bc <iprintf>
      return NULL;
 800eae0:	2300      	movs	r3, #0
  }
}
 800eae2:	4618      	mov	r0, r3
 800eae4:	3708      	adds	r7, #8
 800eae6:	46bd      	mov	sp, r7
 800eae8:	bd80      	pop	{r7, pc}
 800eaea:	bf00      	nop
 800eaec:	080262dc 	.word	0x080262dc
 800eaf0:	080262dd 	.word	0x080262dd
 800eaf4:	080262de 	.word	0x080262de
 800eaf8:	08022ff4 	.word	0x08022ff4
 800eafc:	08023028 	.word	0x08023028
 800eb00:	08023038 	.word	0x08023038

0800eb04 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b082      	sub	sp, #8
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
 800eb0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d105      	bne.n	800eb20 <lwip_netconn_is_err_msg+0x1c>
 800eb14:	4b12      	ldr	r3, [pc, #72]	@ (800eb60 <lwip_netconn_is_err_msg+0x5c>)
 800eb16:	2285      	movs	r2, #133	@ 0x85
 800eb18:	4912      	ldr	r1, [pc, #72]	@ (800eb64 <lwip_netconn_is_err_msg+0x60>)
 800eb1a:	4813      	ldr	r0, [pc, #76]	@ (800eb68 <lwip_netconn_is_err_msg+0x64>)
 800eb1c:	f00f fece 	bl	801e8bc <iprintf>

  if (msg == &netconn_aborted) {
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	4a12      	ldr	r2, [pc, #72]	@ (800eb6c <lwip_netconn_is_err_msg+0x68>)
 800eb24:	4293      	cmp	r3, r2
 800eb26:	d104      	bne.n	800eb32 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	22f3      	movs	r2, #243	@ 0xf3
 800eb2c:	701a      	strb	r2, [r3, #0]
    return 1;
 800eb2e:	2301      	movs	r3, #1
 800eb30:	e012      	b.n	800eb58 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	4a0e      	ldr	r2, [pc, #56]	@ (800eb70 <lwip_netconn_is_err_msg+0x6c>)
 800eb36:	4293      	cmp	r3, r2
 800eb38:	d104      	bne.n	800eb44 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	22f2      	movs	r2, #242	@ 0xf2
 800eb3e:	701a      	strb	r2, [r3, #0]
    return 1;
 800eb40:	2301      	movs	r3, #1
 800eb42:	e009      	b.n	800eb58 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	4a0b      	ldr	r2, [pc, #44]	@ (800eb74 <lwip_netconn_is_err_msg+0x70>)
 800eb48:	4293      	cmp	r3, r2
 800eb4a:	d104      	bne.n	800eb56 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	22f1      	movs	r2, #241	@ 0xf1
 800eb50:	701a      	strb	r2, [r3, #0]
    return 1;
 800eb52:	2301      	movs	r3, #1
 800eb54:	e000      	b.n	800eb58 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800eb56:	2300      	movs	r3, #0
}
 800eb58:	4618      	mov	r0, r3
 800eb5a:	3708      	adds	r7, #8
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	bd80      	pop	{r7, pc}
 800eb60:	08022ff4 	.word	0x08022ff4
 800eb64:	08023060 	.word	0x08023060
 800eb68:	08023038 	.word	0x08023038
 800eb6c:	080262dc 	.word	0x080262dc
 800eb70:	080262dd 	.word	0x080262dd
 800eb74:	080262de 	.word	0x080262de

0800eb78 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b088      	sub	sp, #32
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	60f8      	str	r0, [r7, #12]
 800eb80:	60b9      	str	r1, [r7, #8]
 800eb82:	607a      	str	r2, [r7, #4]
 800eb84:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800eb86:	68bb      	ldr	r3, [r7, #8]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d105      	bne.n	800eb98 <recv_udp+0x20>
 800eb8c:	4b34      	ldr	r3, [pc, #208]	@ (800ec60 <recv_udp+0xe8>)
 800eb8e:	22e5      	movs	r2, #229	@ 0xe5
 800eb90:	4934      	ldr	r1, [pc, #208]	@ (800ec64 <recv_udp+0xec>)
 800eb92:	4835      	ldr	r0, [pc, #212]	@ (800ec68 <recv_udp+0xf0>)
 800eb94:	f00f fe92 	bl	801e8bc <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d105      	bne.n	800ebaa <recv_udp+0x32>
 800eb9e:	4b30      	ldr	r3, [pc, #192]	@ (800ec60 <recv_udp+0xe8>)
 800eba0:	22e6      	movs	r2, #230	@ 0xe6
 800eba2:	4932      	ldr	r1, [pc, #200]	@ (800ec6c <recv_udp+0xf4>)
 800eba4:	4830      	ldr	r0, [pc, #192]	@ (800ec68 <recv_udp+0xf0>)
 800eba6:	f00f fe89 	bl	801e8bc <iprintf>
  conn = (struct netconn *)arg;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ebae:	69fb      	ldr	r3, [r7, #28]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d103      	bne.n	800ebbc <recv_udp+0x44>
    pbuf_free(p);
 800ebb4:	6878      	ldr	r0, [r7, #4]
 800ebb6:	f004 fadd 	bl	8013174 <pbuf_free>
    return;
 800ebba:	e04d      	b.n	800ec58 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800ebbc:	69fb      	ldr	r3, [r7, #28]
 800ebbe:	685b      	ldr	r3, [r3, #4]
 800ebc0:	68ba      	ldr	r2, [r7, #8]
 800ebc2:	429a      	cmp	r2, r3
 800ebc4:	d005      	beq.n	800ebd2 <recv_udp+0x5a>
 800ebc6:	4b26      	ldr	r3, [pc, #152]	@ (800ec60 <recv_udp+0xe8>)
 800ebc8:	22ee      	movs	r2, #238	@ 0xee
 800ebca:	4929      	ldr	r1, [pc, #164]	@ (800ec70 <recv_udp+0xf8>)
 800ebcc:	4826      	ldr	r0, [pc, #152]	@ (800ec68 <recv_udp+0xf0>)
 800ebce:	f00f fe75 	bl	801e8bc <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ebd2:	69fb      	ldr	r3, [r7, #28]
 800ebd4:	3310      	adds	r3, #16
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	f00e fd81 	bl	801d6de <sys_mbox_valid>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d103      	bne.n	800ebea <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800ebe2:	6878      	ldr	r0, [r7, #4]
 800ebe4:	f004 fac6 	bl	8013174 <pbuf_free>
    return;
 800ebe8:	e036      	b.n	800ec58 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ebea:	2006      	movs	r0, #6
 800ebec:	f003 fba8 	bl	8012340 <memp_malloc>
 800ebf0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800ebf2:	69bb      	ldr	r3, [r7, #24]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d103      	bne.n	800ec00 <recv_udp+0x88>
    pbuf_free(p);
 800ebf8:	6878      	ldr	r0, [r7, #4]
 800ebfa:	f004 fabb 	bl	8013174 <pbuf_free>
    return;
 800ebfe:	e02b      	b.n	800ec58 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800ec00:	69bb      	ldr	r3, [r7, #24]
 800ec02:	687a      	ldr	r2, [r7, #4]
 800ec04:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800ec06:	69bb      	ldr	r3, [r7, #24]
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d002      	beq.n	800ec18 <recv_udp+0xa0>
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	e000      	b.n	800ec1a <recv_udp+0xa2>
 800ec18:	2300      	movs	r3, #0
 800ec1a:	69ba      	ldr	r2, [r7, #24]
 800ec1c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800ec1e:	69bb      	ldr	r3, [r7, #24]
 800ec20:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ec22:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	891b      	ldrh	r3, [r3, #8]
 800ec28:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800ec2a:	69fb      	ldr	r3, [r7, #28]
 800ec2c:	3310      	adds	r3, #16
 800ec2e:	69b9      	ldr	r1, [r7, #24]
 800ec30:	4618      	mov	r0, r3
 800ec32:	f00e fcdf 	bl	801d5f4 <sys_mbox_trypost>
 800ec36:	4603      	mov	r3, r0
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d003      	beq.n	800ec44 <recv_udp+0xcc>
    netbuf_delete(buf);
 800ec3c:	69b8      	ldr	r0, [r7, #24]
 800ec3e:	f001 fc6d 	bl	801051c <netbuf_delete>
    return;
 800ec42:	e009      	b.n	800ec58 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800ec44:	69fb      	ldr	r3, [r7, #28]
 800ec46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d005      	beq.n	800ec58 <recv_udp+0xe0>
 800ec4c:	69fb      	ldr	r3, [r7, #28]
 800ec4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec50:	8afa      	ldrh	r2, [r7, #22]
 800ec52:	2100      	movs	r1, #0
 800ec54:	69f8      	ldr	r0, [r7, #28]
 800ec56:	4798      	blx	r3
  }
}
 800ec58:	3720      	adds	r7, #32
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	bd80      	pop	{r7, pc}
 800ec5e:	bf00      	nop
 800ec60:	08022ff4 	.word	0x08022ff4
 800ec64:	0802306c 	.word	0x0802306c
 800ec68:	08023038 	.word	0x08023038
 800ec6c:	08023090 	.word	0x08023090
 800ec70:	080230b0 	.word	0x080230b0

0800ec74 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b088      	sub	sp, #32
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	60f8      	str	r0, [r7, #12]
 800ec7c:	60b9      	str	r1, [r7, #8]
 800ec7e:	607a      	str	r2, [r7, #4]
 800ec80:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800ec82:	68bb      	ldr	r3, [r7, #8]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d106      	bne.n	800ec96 <recv_tcp+0x22>
 800ec88:	4b36      	ldr	r3, [pc, #216]	@ (800ed64 <recv_tcp+0xf0>)
 800ec8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800ec8e:	4936      	ldr	r1, [pc, #216]	@ (800ed68 <recv_tcp+0xf4>)
 800ec90:	4836      	ldr	r0, [pc, #216]	@ (800ed6c <recv_tcp+0xf8>)
 800ec92:	f00f fe13 	bl	801e8bc <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d106      	bne.n	800ecaa <recv_tcp+0x36>
 800ec9c:	4b31      	ldr	r3, [pc, #196]	@ (800ed64 <recv_tcp+0xf0>)
 800ec9e:	f240 122d 	movw	r2, #301	@ 0x12d
 800eca2:	4933      	ldr	r1, [pc, #204]	@ (800ed70 <recv_tcp+0xfc>)
 800eca4:	4831      	ldr	r0, [pc, #196]	@ (800ed6c <recv_tcp+0xf8>)
 800eca6:	f00f fe09 	bl	801e8bc <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800ecaa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d006      	beq.n	800ecc0 <recv_tcp+0x4c>
 800ecb2:	4b2c      	ldr	r3, [pc, #176]	@ (800ed64 <recv_tcp+0xf0>)
 800ecb4:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800ecb8:	492e      	ldr	r1, [pc, #184]	@ (800ed74 <recv_tcp+0x100>)
 800ecba:	482c      	ldr	r0, [pc, #176]	@ (800ed6c <recv_tcp+0xf8>)
 800ecbc:	f00f fdfe 	bl	801e8bc <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d102      	bne.n	800ecd0 <recv_tcp+0x5c>
    return ERR_VAL;
 800ecca:	f06f 0305 	mvn.w	r3, #5
 800ecce:	e045      	b.n	800ed5c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	68ba      	ldr	r2, [r7, #8]
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	d006      	beq.n	800ece8 <recv_tcp+0x74>
 800ecda:	4b22      	ldr	r3, [pc, #136]	@ (800ed64 <recv_tcp+0xf0>)
 800ecdc:	f240 1235 	movw	r2, #309	@ 0x135
 800ece0:	4925      	ldr	r1, [pc, #148]	@ (800ed78 <recv_tcp+0x104>)
 800ece2:	4822      	ldr	r0, [pc, #136]	@ (800ed6c <recv_tcp+0xf8>)
 800ece4:	f00f fdea 	bl	801e8bc <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	3310      	adds	r3, #16
 800ecec:	4618      	mov	r0, r3
 800ecee:	f00e fcf6 	bl	801d6de <sys_mbox_valid>
 800ecf2:	4603      	mov	r3, r0
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d10d      	bne.n	800ed14 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d008      	beq.n	800ed10 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	891b      	ldrh	r3, [r3, #8]
 800ed02:	4619      	mov	r1, r3
 800ed04:	68b8      	ldr	r0, [r7, #8]
 800ed06:	f005 fb79 	bl	80143fc <tcp_recved>
      pbuf_free(p);
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f004 fa32 	bl	8013174 <pbuf_free>
    }
    return ERR_OK;
 800ed10:	2300      	movs	r3, #0
 800ed12:	e023      	b.n	800ed5c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d005      	beq.n	800ed26 <recv_tcp+0xb2>
    msg = p;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	891b      	ldrh	r3, [r3, #8]
 800ed22:	83fb      	strh	r3, [r7, #30]
 800ed24:	e003      	b.n	800ed2e <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800ed26:	4b15      	ldr	r3, [pc, #84]	@ (800ed7c <recv_tcp+0x108>)
 800ed28:	61bb      	str	r3, [r7, #24]
    len = 0;
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	3310      	adds	r3, #16
 800ed32:	69b9      	ldr	r1, [r7, #24]
 800ed34:	4618      	mov	r0, r3
 800ed36:	f00e fc5d 	bl	801d5f4 <sys_mbox_trypost>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d002      	beq.n	800ed46 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800ed40:	f04f 33ff 	mov.w	r3, #4294967295
 800ed44:	e00a      	b.n	800ed5c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d005      	beq.n	800ed5a <recv_tcp+0xe6>
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed52:	8bfa      	ldrh	r2, [r7, #30]
 800ed54:	2100      	movs	r1, #0
 800ed56:	6978      	ldr	r0, [r7, #20]
 800ed58:	4798      	blx	r3
  }

  return ERR_OK;
 800ed5a:	2300      	movs	r3, #0
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3720      	adds	r7, #32
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}
 800ed64:	08022ff4 	.word	0x08022ff4
 800ed68:	080230d0 	.word	0x080230d0
 800ed6c:	08023038 	.word	0x08023038
 800ed70:	080230f4 	.word	0x080230f4
 800ed74:	08023114 	.word	0x08023114
 800ed78:	0802312c 	.word	0x0802312c
 800ed7c:	080262de 	.word	0x080262de

0800ed80 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b084      	sub	sp, #16
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
 800ed88:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d106      	bne.n	800eda2 <poll_tcp+0x22>
 800ed94:	4b2b      	ldr	r3, [pc, #172]	@ (800ee44 <poll_tcp+0xc4>)
 800ed96:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800ed9a:	492b      	ldr	r1, [pc, #172]	@ (800ee48 <poll_tcp+0xc8>)
 800ed9c:	482b      	ldr	r0, [pc, #172]	@ (800ee4c <poll_tcp+0xcc>)
 800ed9e:	f00f fd8d 	bl	801e8bc <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	785b      	ldrb	r3, [r3, #1]
 800eda6:	2b01      	cmp	r3, #1
 800eda8:	d104      	bne.n	800edb4 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800edaa:	2101      	movs	r1, #1
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f001 f8cd 	bl	800ff4c <lwip_netconn_do_writemore>
 800edb2:	e016      	b.n	800ede2 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	785b      	ldrb	r3, [r3, #1]
 800edb8:	2b04      	cmp	r3, #4
 800edba:	d112      	bne.n	800ede2 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d00a      	beq.n	800edda <poll_tcp+0x5a>
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edc8:	7a5b      	ldrb	r3, [r3, #9]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d005      	beq.n	800edda <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edd2:	7a5a      	ldrb	r2, [r3, #9]
 800edd4:	3a01      	subs	r2, #1
 800edd6:	b2d2      	uxtb	r2, r2
 800edd8:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800edda:	2101      	movs	r1, #1
 800eddc:	68f8      	ldr	r0, [r7, #12]
 800edde:	f000 fc05 	bl	800f5ec <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ede8:	f003 0310 	and.w	r3, r3, #16
 800edec:	2b00      	cmp	r3, #0
 800edee:	d023      	beq.n	800ee38 <poll_tcp+0xb8>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	685b      	ldr	r3, [r3, #4]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d01f      	beq.n	800ee38 <poll_tcp+0xb8>
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	685b      	ldr	r3, [r3, #4]
 800edfc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ee00:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800ee04:	d318      	bcc.n	800ee38 <poll_tcp+0xb8>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	685b      	ldr	r3, [r3, #4]
 800ee0a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ee0e:	2b04      	cmp	r3, #4
 800ee10:	d812      	bhi.n	800ee38 <poll_tcp+0xb8>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ee18:	f023 0310 	bic.w	r3, r3, #16
 800ee1c:	b2da      	uxtb	r2, r3
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d005      	beq.n	800ee38 <poll_tcp+0xb8>
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee30:	2200      	movs	r2, #0
 800ee32:	2102      	movs	r1, #2
 800ee34:	68f8      	ldr	r0, [r7, #12]
 800ee36:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800ee38:	2300      	movs	r3, #0
}
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	3710      	adds	r7, #16
 800ee3e:	46bd      	mov	sp, r7
 800ee40:	bd80      	pop	{r7, pc}
 800ee42:	bf00      	nop
 800ee44:	08022ff4 	.word	0x08022ff4
 800ee48:	0802314c 	.word	0x0802314c
 800ee4c:	08023038 	.word	0x08023038

0800ee50 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b086      	sub	sp, #24
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	60f8      	str	r0, [r7, #12]
 800ee58:	60b9      	str	r1, [r7, #8]
 800ee5a:	4613      	mov	r3, r2
 800ee5c:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800ee62:	697b      	ldr	r3, [r7, #20]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d106      	bne.n	800ee76 <sent_tcp+0x26>
 800ee68:	4b21      	ldr	r3, [pc, #132]	@ (800eef0 <sent_tcp+0xa0>)
 800ee6a:	f240 1293 	movw	r2, #403	@ 0x193
 800ee6e:	4921      	ldr	r1, [pc, #132]	@ (800eef4 <sent_tcp+0xa4>)
 800ee70:	4821      	ldr	r0, [pc, #132]	@ (800eef8 <sent_tcp+0xa8>)
 800ee72:	f00f fd23 	bl	801e8bc <iprintf>

  if (conn) {
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d034      	beq.n	800eee6 <sent_tcp+0x96>
    if (conn->state == NETCONN_WRITE) {
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	785b      	ldrb	r3, [r3, #1]
 800ee80:	2b01      	cmp	r3, #1
 800ee82:	d104      	bne.n	800ee8e <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800ee84:	2101      	movs	r1, #1
 800ee86:	6978      	ldr	r0, [r7, #20]
 800ee88:	f001 f860 	bl	800ff4c <lwip_netconn_do_writemore>
 800ee8c:	e007      	b.n	800ee9e <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	785b      	ldrb	r3, [r3, #1]
 800ee92:	2b04      	cmp	r3, #4
 800ee94:	d103      	bne.n	800ee9e <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800ee96:	2101      	movs	r1, #1
 800ee98:	6978      	ldr	r0, [r7, #20]
 800ee9a:	f000 fba7 	bl	800f5ec <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ee9e:	697b      	ldr	r3, [r7, #20]
 800eea0:	685b      	ldr	r3, [r3, #4]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d01f      	beq.n	800eee6 <sent_tcp+0x96>
 800eea6:	697b      	ldr	r3, [r7, #20]
 800eea8:	685b      	ldr	r3, [r3, #4]
 800eeaa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800eeae:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800eeb2:	d318      	bcc.n	800eee6 <sent_tcp+0x96>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	685b      	ldr	r3, [r3, #4]
 800eeb8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800eebc:	2b04      	cmp	r3, #4
 800eebe:	d812      	bhi.n	800eee6 <sent_tcp+0x96>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800eec0:	697b      	ldr	r3, [r7, #20]
 800eec2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eec6:	f023 0310 	bic.w	r3, r3, #16
 800eeca:	b2da      	uxtb	r2, r3
 800eecc:	697b      	ldr	r3, [r7, #20]
 800eece:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800eed2:	697b      	ldr	r3, [r7, #20]
 800eed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d005      	beq.n	800eee6 <sent_tcp+0x96>
 800eeda:	697b      	ldr	r3, [r7, #20]
 800eedc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eede:	88fa      	ldrh	r2, [r7, #6]
 800eee0:	2102      	movs	r1, #2
 800eee2:	6978      	ldr	r0, [r7, #20]
 800eee4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800eee6:	2300      	movs	r3, #0
}
 800eee8:	4618      	mov	r0, r3
 800eeea:	3718      	adds	r7, #24
 800eeec:	46bd      	mov	sp, r7
 800eeee:	bd80      	pop	{r7, pc}
 800eef0:	08022ff4 	.word	0x08022ff4
 800eef4:	0802314c 	.word	0x0802314c
 800eef8:	08023038 	.word	0x08023038

0800eefc <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b088      	sub	sp, #32
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
 800ef04:	460b      	mov	r3, r1
 800ef06:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800ef0c:	69fb      	ldr	r3, [r7, #28]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d106      	bne.n	800ef20 <err_tcp+0x24>
 800ef12:	4b61      	ldr	r3, [pc, #388]	@ (800f098 <err_tcp+0x19c>)
 800ef14:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800ef18:	4960      	ldr	r1, [pc, #384]	@ (800f09c <err_tcp+0x1a0>)
 800ef1a:	4861      	ldr	r0, [pc, #388]	@ (800f0a0 <err_tcp+0x1a4>)
 800ef1c:	f00f fcce 	bl	801e8bc <iprintf>

  SYS_ARCH_PROTECT(lev);
 800ef20:	f00e fcf8 	bl	801d914 <sys_arch_protect>
 800ef24:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800ef26:	69fb      	ldr	r3, [r7, #28]
 800ef28:	2200      	movs	r2, #0
 800ef2a:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800ef2c:	69fb      	ldr	r3, [r7, #28]
 800ef2e:	78fa      	ldrb	r2, [r7, #3]
 800ef30:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800ef32:	69fb      	ldr	r3, [r7, #28]
 800ef34:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef38:	f043 0301 	orr.w	r3, r3, #1
 800ef3c:	b2da      	uxtb	r2, r3
 800ef3e:	69fb      	ldr	r3, [r7, #28]
 800ef40:	f883 2020 	strb.w	r2, [r3, #32]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800ef44:	69fb      	ldr	r3, [r7, #28]
 800ef46:	785b      	ldrb	r3, [r3, #1]
 800ef48:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800ef4a:	69fb      	ldr	r3, [r7, #28]
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800ef50:	69b8      	ldr	r0, [r7, #24]
 800ef52:	f00e fced 	bl	801d930 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800ef56:	69fb      	ldr	r3, [r7, #28]
 800ef58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d005      	beq.n	800ef6a <err_tcp+0x6e>
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef62:	2200      	movs	r2, #0
 800ef64:	2104      	movs	r1, #4
 800ef66:	69f8      	ldr	r0, [r7, #28]
 800ef68:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800ef6a:	69fb      	ldr	r3, [r7, #28]
 800ef6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d005      	beq.n	800ef7e <err_tcp+0x82>
 800ef72:	69fb      	ldr	r3, [r7, #28]
 800ef74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef76:	2200      	movs	r2, #0
 800ef78:	2100      	movs	r1, #0
 800ef7a:	69f8      	ldr	r0, [r7, #28]
 800ef7c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800ef7e:	69fb      	ldr	r3, [r7, #28]
 800ef80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d005      	beq.n	800ef92 <err_tcp+0x96>
 800ef86:	69fb      	ldr	r3, [r7, #28]
 800ef88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	2102      	movs	r1, #2
 800ef8e:	69f8      	ldr	r0, [r7, #28]
 800ef90:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800ef92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ef96:	4618      	mov	r0, r3
 800ef98:	f7ff fd7e 	bl	800ea98 <lwip_netconn_err_to_msg>
 800ef9c:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ef9e:	69fb      	ldr	r3, [r7, #28]
 800efa0:	3310      	adds	r3, #16
 800efa2:	4618      	mov	r0, r3
 800efa4:	f00e fb9b 	bl	801d6de <sys_mbox_valid>
 800efa8:	4603      	mov	r3, r0
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d005      	beq.n	800efba <err_tcp+0xbe>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800efae:	69fb      	ldr	r3, [r7, #28]
 800efb0:	3310      	adds	r3, #16
 800efb2:	6939      	ldr	r1, [r7, #16]
 800efb4:	4618      	mov	r0, r3
 800efb6:	f00e fb1d 	bl	801d5f4 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	3314      	adds	r3, #20
 800efbe:	4618      	mov	r0, r3
 800efc0:	f00e fb8d 	bl	801d6de <sys_mbox_valid>
 800efc4:	4603      	mov	r3, r0
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d005      	beq.n	800efd6 <err_tcp+0xda>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800efca:	69fb      	ldr	r3, [r7, #28]
 800efcc:	3314      	adds	r3, #20
 800efce:	6939      	ldr	r1, [r7, #16]
 800efd0:	4618      	mov	r0, r3
 800efd2:	f00e fb0f 	bl	801d5f4 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800efd6:	7dfb      	ldrb	r3, [r7, #23]
 800efd8:	2b01      	cmp	r3, #1
 800efda:	d005      	beq.n	800efe8 <err_tcp+0xec>
 800efdc:	7dfb      	ldrb	r3, [r7, #23]
 800efde:	2b04      	cmp	r3, #4
 800efe0:	d002      	beq.n	800efe8 <err_tcp+0xec>
 800efe2:	7dfb      	ldrb	r3, [r7, #23]
 800efe4:	2b03      	cmp	r3, #3
 800efe6:	d146      	bne.n	800f076 <err_tcp+0x17a>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800efe8:	69fb      	ldr	r3, [r7, #28]
 800efea:	f893 3020 	ldrb.w	r3, [r3, #32]
 800efee:	f003 0304 	and.w	r3, r3, #4
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	bf14      	ite	ne
 800eff6:	2301      	movne	r3, #1
 800eff8:	2300      	moveq	r3, #0
 800effa:	b2db      	uxtb	r3, r3
 800effc:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800effe:	69fb      	ldr	r3, [r7, #28]
 800f000:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f004:	f023 0304 	bic.w	r3, r3, #4
 800f008:	b2da      	uxtb	r2, r3
 800f00a:	69fb      	ldr	r3, [r7, #28]
 800f00c:	f883 2020 	strb.w	r2, [r3, #32]

    if (!was_nonblocking_connect) {
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d13b      	bne.n	800f08e <err_tcp+0x192>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f016:	69fb      	ldr	r3, [r7, #28]
 800f018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d106      	bne.n	800f02c <err_tcp+0x130>
 800f01e:	4b1e      	ldr	r3, [pc, #120]	@ (800f098 <err_tcp+0x19c>)
 800f020:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f024:	491f      	ldr	r1, [pc, #124]	@ (800f0a4 <err_tcp+0x1a8>)
 800f026:	481e      	ldr	r0, [pc, #120]	@ (800f0a0 <err_tcp+0x1a4>)
 800f028:	f00f fc48 	bl	801e8bc <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800f02c:	7dfb      	ldrb	r3, [r7, #23]
 800f02e:	2b04      	cmp	r3, #4
 800f030:	d104      	bne.n	800f03c <err_tcp+0x140>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800f032:	69fb      	ldr	r3, [r7, #28]
 800f034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f036:	2200      	movs	r2, #0
 800f038:	711a      	strb	r2, [r3, #4]
 800f03a:	e003      	b.n	800f044 <err_tcp+0x148>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800f03c:	69fb      	ldr	r3, [r7, #28]
 800f03e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f040:	78fa      	ldrb	r2, [r7, #3]
 800f042:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f044:	69fb      	ldr	r3, [r7, #28]
 800f046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	330c      	adds	r3, #12
 800f04c:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800f04e:	68b8      	ldr	r0, [r7, #8]
 800f050:	f00e fbd6 	bl	801d800 <sys_sem_valid>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d106      	bne.n	800f068 <err_tcp+0x16c>
 800f05a:	4b0f      	ldr	r3, [pc, #60]	@ (800f098 <err_tcp+0x19c>)
 800f05c:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800f060:	4911      	ldr	r1, [pc, #68]	@ (800f0a8 <err_tcp+0x1ac>)
 800f062:	480f      	ldr	r0, [pc, #60]	@ (800f0a0 <err_tcp+0x1a4>)
 800f064:	f00f fc2a 	bl	801e8bc <iprintf>
      conn->current_msg = NULL;
 800f068:	69fb      	ldr	r3, [r7, #28]
 800f06a:	2200      	movs	r2, #0
 800f06c:	625a      	str	r2, [r3, #36]	@ 0x24
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800f06e:	68b8      	ldr	r0, [r7, #8]
 800f070:	f00e fbac 	bl	801d7cc <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800f074:	e00b      	b.n	800f08e <err_tcp+0x192>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800f076:	69fb      	ldr	r3, [r7, #28]
 800f078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d008      	beq.n	800f090 <err_tcp+0x194>
 800f07e:	4b06      	ldr	r3, [pc, #24]	@ (800f098 <err_tcp+0x19c>)
 800f080:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800f084:	4909      	ldr	r1, [pc, #36]	@ (800f0ac <err_tcp+0x1b0>)
 800f086:	4806      	ldr	r0, [pc, #24]	@ (800f0a0 <err_tcp+0x1a4>)
 800f088:	f00f fc18 	bl	801e8bc <iprintf>
  }
}
 800f08c:	e000      	b.n	800f090 <err_tcp+0x194>
      (old_state == NETCONN_CONNECT)) {
 800f08e:	bf00      	nop
}
 800f090:	bf00      	nop
 800f092:	3720      	adds	r7, #32
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}
 800f098:	08022ff4 	.word	0x08022ff4
 800f09c:	0802314c 	.word	0x0802314c
 800f0a0:	08023038 	.word	0x08023038
 800f0a4:	0802315c 	.word	0x0802315c
 800f0a8:	08023178 	.word	0x08023178
 800f0ac:	08023194 	.word	0x08023194

0800f0b0 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b084      	sub	sp, #16
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	685b      	ldr	r3, [r3, #4]
 800f0bc:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800f0be:	6879      	ldr	r1, [r7, #4]
 800f0c0:	68f8      	ldr	r0, [r7, #12]
 800f0c2:	f006 f97b 	bl	80153bc <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800f0c6:	490a      	ldr	r1, [pc, #40]	@ (800f0f0 <setup_tcp+0x40>)
 800f0c8:	68f8      	ldr	r0, [r7, #12]
 800f0ca:	f006 f989 	bl	80153e0 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800f0ce:	4909      	ldr	r1, [pc, #36]	@ (800f0f4 <setup_tcp+0x44>)
 800f0d0:	68f8      	ldr	r0, [r7, #12]
 800f0d2:	f006 f9a7 	bl	8015424 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800f0d6:	2202      	movs	r2, #2
 800f0d8:	4907      	ldr	r1, [pc, #28]	@ (800f0f8 <setup_tcp+0x48>)
 800f0da:	68f8      	ldr	r0, [r7, #12]
 800f0dc:	f006 f9fe 	bl	80154dc <tcp_poll>
  tcp_err(pcb, err_tcp);
 800f0e0:	4906      	ldr	r1, [pc, #24]	@ (800f0fc <setup_tcp+0x4c>)
 800f0e2:	68f8      	ldr	r0, [r7, #12]
 800f0e4:	f006 f9c0 	bl	8015468 <tcp_err>
}
 800f0e8:	bf00      	nop
 800f0ea:	3710      	adds	r7, #16
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}
 800f0f0:	0800ec75 	.word	0x0800ec75
 800f0f4:	0800ee51 	.word	0x0800ee51
 800f0f8:	0800ed81 	.word	0x0800ed81
 800f0fc:	0800eefd 	.word	0x0800eefd

0800f100 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800f100:	b590      	push	{r4, r7, lr}
 800f102:	b089      	sub	sp, #36	@ 0x24
 800f104:	af00      	add	r7, sp, #0
 800f106:	60f8      	str	r0, [r7, #12]
 800f108:	60b9      	str	r1, [r7, #8]
 800f10a:	4613      	mov	r3, r2
 800f10c:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f112:	69fb      	ldr	r3, [r7, #28]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d102      	bne.n	800f11e <accept_function+0x1e>
    return ERR_VAL;
 800f118:	f06f 0305 	mvn.w	r3, #5
 800f11c:	e0a1      	b.n	800f262 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f11e:	69fb      	ldr	r3, [r7, #28]
 800f120:	3314      	adds	r3, #20
 800f122:	4618      	mov	r0, r3
 800f124:	f00e fadb 	bl	801d6de <sys_mbox_valid>
 800f128:	4603      	mov	r3, r0
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d102      	bne.n	800f134 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800f12e:	f06f 0305 	mvn.w	r3, #5
 800f132:	e096      	b.n	800f262 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	2b00      	cmp	r3, #0
 800f138:	d11b      	bne.n	800f172 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	f103 0414 	add.w	r4, r3, #20
 800f140:	f06f 000c 	mvn.w	r0, #12
 800f144:	f7ff fca8 	bl	800ea98 <lwip_netconn_err_to_msg>
 800f148:	4603      	mov	r3, r0
 800f14a:	4619      	mov	r1, r3
 800f14c:	4620      	mov	r0, r4
 800f14e:	f00e fa51 	bl	801d5f4 <sys_mbox_trypost>
 800f152:	4603      	mov	r3, r0
 800f154:	2b00      	cmp	r3, #0
 800f156:	d109      	bne.n	800f16c <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f158:	69fb      	ldr	r3, [r7, #28]
 800f15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d005      	beq.n	800f16c <accept_function+0x6c>
 800f160:	69fb      	ldr	r3, [r7, #28]
 800f162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f164:	2200      	movs	r2, #0
 800f166:	2100      	movs	r1, #0
 800f168:	69f8      	ldr	r0, [r7, #28]
 800f16a:	4798      	blx	r3
    }
    return ERR_VAL;
 800f16c:	f06f 0305 	mvn.w	r3, #5
 800f170:	e077      	b.n	800f262 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800f172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d006      	beq.n	800f188 <accept_function+0x88>
 800f17a:	4b3c      	ldr	r3, [pc, #240]	@ (800f26c <accept_function+0x16c>)
 800f17c:	f240 222a 	movw	r2, #554	@ 0x22a
 800f180:	493b      	ldr	r1, [pc, #236]	@ (800f270 <accept_function+0x170>)
 800f182:	483c      	ldr	r0, [pc, #240]	@ (800f274 <accept_function+0x174>)
 800f184:	f00f fb9a 	bl	801e8bc <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800f188:	69fb      	ldr	r3, [r7, #28]
 800f18a:	781a      	ldrb	r2, [r3, #0]
 800f18c:	69fb      	ldr	r3, [r7, #28]
 800f18e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f190:	4619      	mov	r1, r3
 800f192:	4610      	mov	r0, r2
 800f194:	f000 f8f0 	bl	800f378 <netconn_alloc>
 800f198:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800f19a:	69bb      	ldr	r3, [r7, #24]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d11b      	bne.n	800f1d8 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f1a0:	69fb      	ldr	r3, [r7, #28]
 800f1a2:	f103 0414 	add.w	r4, r3, #20
 800f1a6:	f06f 000c 	mvn.w	r0, #12
 800f1aa:	f7ff fc75 	bl	800ea98 <lwip_netconn_err_to_msg>
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	4619      	mov	r1, r3
 800f1b2:	4620      	mov	r0, r4
 800f1b4:	f00e fa1e 	bl	801d5f4 <sys_mbox_trypost>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d109      	bne.n	800f1d2 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f1be:	69fb      	ldr	r3, [r7, #28]
 800f1c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d005      	beq.n	800f1d2 <accept_function+0xd2>
 800f1c6:	69fb      	ldr	r3, [r7, #28]
 800f1c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	2100      	movs	r1, #0
 800f1ce:	69f8      	ldr	r0, [r7, #28]
 800f1d0:	4798      	blx	r3
    }
    return ERR_MEM;
 800f1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800f1d6:	e044      	b.n	800f262 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800f1d8:	69bb      	ldr	r3, [r7, #24]
 800f1da:	68ba      	ldr	r2, [r7, #8]
 800f1dc:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800f1de:	69b8      	ldr	r0, [r7, #24]
 800f1e0:	f7ff ff66 	bl	800f0b0 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800f1e4:	69fb      	ldr	r3, [r7, #28]
 800f1e6:	3314      	adds	r3, #20
 800f1e8:	69b9      	ldr	r1, [r7, #24]
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	f00e fa02 	bl	801d5f4 <sys_mbox_trypost>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d02a      	beq.n	800f24c <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800f1f6:	69bb      	ldr	r3, [r7, #24]
 800f1f8:	685b      	ldr	r3, [r3, #4]
 800f1fa:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800f1fc:	2100      	movs	r1, #0
 800f1fe:	6978      	ldr	r0, [r7, #20]
 800f200:	f006 f8dc 	bl	80153bc <tcp_arg>
    tcp_recv(pcb, NULL);
 800f204:	2100      	movs	r1, #0
 800f206:	6978      	ldr	r0, [r7, #20]
 800f208:	f006 f8ea 	bl	80153e0 <tcp_recv>
    tcp_sent(pcb, NULL);
 800f20c:	2100      	movs	r1, #0
 800f20e:	6978      	ldr	r0, [r7, #20]
 800f210:	f006 f908 	bl	8015424 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800f214:	2200      	movs	r2, #0
 800f216:	2100      	movs	r1, #0
 800f218:	6978      	ldr	r0, [r7, #20]
 800f21a:	f006 f95f 	bl	80154dc <tcp_poll>
    tcp_err(pcb, NULL);
 800f21e:	2100      	movs	r1, #0
 800f220:	6978      	ldr	r0, [r7, #20]
 800f222:	f006 f921 	bl	8015468 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800f226:	69bb      	ldr	r3, [r7, #24]
 800f228:	2200      	movs	r2, #0
 800f22a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800f22c:	69bb      	ldr	r3, [r7, #24]
 800f22e:	3310      	adds	r3, #16
 800f230:	4618      	mov	r0, r3
 800f232:	f00e f9cd 	bl	801d5d0 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800f236:	69bb      	ldr	r3, [r7, #24]
 800f238:	3310      	adds	r3, #16
 800f23a:	4618      	mov	r0, r3
 800f23c:	f00e fa60 	bl	801d700 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800f240:	69b8      	ldr	r0, [r7, #24]
 800f242:	f000 f90b 	bl	800f45c <netconn_free>
    return ERR_MEM;
 800f246:	f04f 33ff 	mov.w	r3, #4294967295
 800f24a:	e00a      	b.n	800f262 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f24c:	69fb      	ldr	r3, [r7, #28]
 800f24e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f250:	2b00      	cmp	r3, #0
 800f252:	d005      	beq.n	800f260 <accept_function+0x160>
 800f254:	69fb      	ldr	r3, [r7, #28]
 800f256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f258:	2200      	movs	r2, #0
 800f25a:	2100      	movs	r1, #0
 800f25c:	69f8      	ldr	r0, [r7, #28]
 800f25e:	4798      	blx	r3
  }

  return ERR_OK;
 800f260:	2300      	movs	r3, #0
}
 800f262:	4618      	mov	r0, r3
 800f264:	3724      	adds	r7, #36	@ 0x24
 800f266:	46bd      	mov	sp, r7
 800f268:	bd90      	pop	{r4, r7, pc}
 800f26a:	bf00      	nop
 800f26c:	08022ff4 	.word	0x08022ff4
 800f270:	080231b0 	.word	0x080231b0
 800f274:	08023038 	.word	0x08023038

0800f278 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800f278:	b590      	push	{r4, r7, lr}
 800f27a:	b085      	sub	sp, #20
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800f280:	2300      	movs	r3, #0
 800f282:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	685b      	ldr	r3, [r3, #4]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d006      	beq.n	800f29c <pcb_new+0x24>
 800f28e:	4b2b      	ldr	r3, [pc, #172]	@ (800f33c <pcb_new+0xc4>)
 800f290:	f240 2265 	movw	r2, #613	@ 0x265
 800f294:	492a      	ldr	r1, [pc, #168]	@ (800f340 <pcb_new+0xc8>)
 800f296:	482b      	ldr	r0, [pc, #172]	@ (800f344 <pcb_new+0xcc>)
 800f298:	f00f fb10 	bl	801e8bc <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f2a6:	2b10      	cmp	r3, #16
 800f2a8:	d022      	beq.n	800f2f0 <pcb_new+0x78>
 800f2aa:	2b20      	cmp	r3, #32
 800f2ac:	d133      	bne.n	800f316 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681c      	ldr	r4, [r3, #0]
 800f2b2:	7bfb      	ldrb	r3, [r7, #15]
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f00b fbc4 	bl	801aa42 <udp_new_ip_type>
 800f2ba:	4603      	mov	r3, r0
 800f2bc:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	685b      	ldr	r3, [r3, #4]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d02a      	beq.n	800f31e <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	781b      	ldrb	r3, [r3, #0]
 800f2ce:	2b22      	cmp	r3, #34	@ 0x22
 800f2d0:	d104      	bne.n	800f2dc <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	685b      	ldr	r3, [r3, #4]
 800f2d8:	2201      	movs	r2, #1
 800f2da:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	6858      	ldr	r0, [r3, #4]
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	461a      	mov	r2, r3
 800f2e8:	4917      	ldr	r1, [pc, #92]	@ (800f348 <pcb_new+0xd0>)
 800f2ea:	f00b fb31 	bl	801a950 <udp_recv>
      }
      break;
 800f2ee:	e016      	b.n	800f31e <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681c      	ldr	r4, [r3, #0]
 800f2f4:	7bfb      	ldrb	r3, [r7, #15]
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	f006 f852 	bl	80153a0 <tcp_new_ip_type>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	685b      	ldr	r3, [r3, #4]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d00b      	beq.n	800f322 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	4618      	mov	r0, r3
 800f310:	f7ff fece 	bl	800f0b0 <setup_tcp>
      }
      break;
 800f314:	e005      	b.n	800f322 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	22fa      	movs	r2, #250	@ 0xfa
 800f31a:	711a      	strb	r2, [r3, #4]
      return;
 800f31c:	e00a      	b.n	800f334 <pcb_new+0xbc>
      break;
 800f31e:	bf00      	nop
 800f320:	e000      	b.n	800f324 <pcb_new+0xac>
      break;
 800f322:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	685b      	ldr	r3, [r3, #4]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d102      	bne.n	800f334 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	22ff      	movs	r2, #255	@ 0xff
 800f332:	711a      	strb	r2, [r3, #4]
  }
}
 800f334:	3714      	adds	r7, #20
 800f336:	46bd      	mov	sp, r7
 800f338:	bd90      	pop	{r4, r7, pc}
 800f33a:	bf00      	nop
 800f33c:	08022ff4 	.word	0x08022ff4
 800f340:	080231d8 	.word	0x080231d8
 800f344:	08023038 	.word	0x08023038
 800f348:	0800eb79 	.word	0x0800eb79

0800f34c <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b084      	sub	sp, #16
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	2200      	movs	r2, #0
 800f35c:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	685b      	ldr	r3, [r3, #4]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d102      	bne.n	800f36e <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800f368:	68f8      	ldr	r0, [r7, #12]
 800f36a:	f7ff ff85 	bl	800f278 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800f36e:	bf00      	nop
 800f370:	3710      	adds	r7, #16
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
	...

0800f378 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b086      	sub	sp, #24
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	4603      	mov	r3, r0
 800f380:	6039      	str	r1, [r7, #0]
 800f382:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800f384:	2300      	movs	r3, #0
 800f386:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800f388:	2007      	movs	r0, #7
 800f38a:	f002 ffd9 	bl	8012340 <memp_malloc>
 800f38e:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d101      	bne.n	800f39a <netconn_alloc+0x22>
    return NULL;
 800f396:	2300      	movs	r3, #0
 800f398:	e056      	b.n	800f448 <netconn_alloc+0xd0>
  }

  conn->pending_err = ERR_OK;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2200      	movs	r2, #0
 800f39e:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	79fa      	ldrb	r2, [r7, #7]
 800f3a4:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800f3ac:	79fb      	ldrb	r3, [r7, #7]
 800f3ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f3b2:	2b10      	cmp	r3, #16
 800f3b4:	d004      	beq.n	800f3c0 <netconn_alloc+0x48>
 800f3b6:	2b20      	cmp	r3, #32
 800f3b8:	d105      	bne.n	800f3c6 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800f3ba:	2306      	movs	r3, #6
 800f3bc:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800f3be:	e00a      	b.n	800f3d6 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800f3c0:	2306      	movs	r3, #6
 800f3c2:	617b      	str	r3, [r7, #20]
      break;
 800f3c4:	e007      	b.n	800f3d6 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800f3c6:	4b22      	ldr	r3, [pc, #136]	@ (800f450 <netconn_alloc+0xd8>)
 800f3c8:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800f3cc:	4921      	ldr	r1, [pc, #132]	@ (800f454 <netconn_alloc+0xdc>)
 800f3ce:	4822      	ldr	r0, [pc, #136]	@ (800f458 <netconn_alloc+0xe0>)
 800f3d0:	f00f fa74 	bl	801e8bc <iprintf>
      goto free_and_return;
 800f3d4:	e033      	b.n	800f43e <netconn_alloc+0xc6>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	3310      	adds	r3, #16
 800f3da:	6979      	ldr	r1, [r7, #20]
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f00e f8d5 	bl	801d58c <sys_mbox_new>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d129      	bne.n	800f43c <netconn_alloc+0xc4>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	330c      	adds	r3, #12
 800f3ec:	2100      	movs	r1, #0
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	f00e f993 	bl	801d71a <sys_sem_new>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d005      	beq.n	800f406 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	3310      	adds	r3, #16
 800f3fe:	4618      	mov	r0, r3
 800f400:	f00e f8e6 	bl	801d5d0 <sys_mbox_free>
    goto free_and_return;
 800f404:	e01b      	b.n	800f43e <netconn_alloc+0xc6>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	3314      	adds	r3, #20
 800f40a:	4618      	mov	r0, r3
 800f40c:	f00e f978 	bl	801d700 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	2200      	movs	r2, #0
 800f414:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	f04f 32ff 	mov.w	r2, #4294967295
 800f41c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	683a      	ldr	r2, [r7, #0]
 800f422:	629a      	str	r2, [r3, #40]	@ 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	2200      	movs	r2, #0
 800f428:	625a      	str	r2, [r3, #36]	@ 0x24
#endif /* LWIP_TCP */
#if LWIP_SO_SNDTIMEO
  conn->send_timeout = 0;
#endif /* LWIP_SO_SNDTIMEO */
#if LWIP_SO_RCVTIMEO
  conn->recv_timeout = 0;
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	2200      	movs	r2, #0
 800f42e:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	7cfa      	ldrb	r2, [r7, #19]
 800f434:	f883 2020 	strb.w	r2, [r3, #32]
  return conn;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	e005      	b.n	800f448 <netconn_alloc+0xd0>
    goto free_and_return;
 800f43c:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800f43e:	68f9      	ldr	r1, [r7, #12]
 800f440:	2007      	movs	r0, #7
 800f442:	f002 fff3 	bl	801242c <memp_free>
  return NULL;
 800f446:	2300      	movs	r3, #0
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3718      	adds	r7, #24
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	08022ff4 	.word	0x08022ff4
 800f454:	080231f8 	.word	0x080231f8
 800f458:	08023038 	.word	0x08023038

0800f45c <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b082      	sub	sp, #8
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	685b      	ldr	r3, [r3, #4]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d006      	beq.n	800f47a <netconn_free+0x1e>
 800f46c:	4b1b      	ldr	r3, [pc, #108]	@ (800f4dc <netconn_free+0x80>)
 800f46e:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f472:	491b      	ldr	r1, [pc, #108]	@ (800f4e0 <netconn_free+0x84>)
 800f474:	481b      	ldr	r0, [pc, #108]	@ (800f4e4 <netconn_free+0x88>)
 800f476:	f00f fa21 	bl	801e8bc <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	3310      	adds	r3, #16
 800f47e:	4618      	mov	r0, r3
 800f480:	f00e f92d 	bl	801d6de <sys_mbox_valid>
 800f484:	4603      	mov	r3, r0
 800f486:	2b00      	cmp	r3, #0
 800f488:	d006      	beq.n	800f498 <netconn_free+0x3c>
 800f48a:	4b14      	ldr	r3, [pc, #80]	@ (800f4dc <netconn_free+0x80>)
 800f48c:	f240 3223 	movw	r2, #803	@ 0x323
 800f490:	4915      	ldr	r1, [pc, #84]	@ (800f4e8 <netconn_free+0x8c>)
 800f492:	4814      	ldr	r0, [pc, #80]	@ (800f4e4 <netconn_free+0x88>)
 800f494:	f00f fa12 	bl	801e8bc <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	3314      	adds	r3, #20
 800f49c:	4618      	mov	r0, r3
 800f49e:	f00e f91e 	bl	801d6de <sys_mbox_valid>
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d006      	beq.n	800f4b6 <netconn_free+0x5a>
 800f4a8:	4b0c      	ldr	r3, [pc, #48]	@ (800f4dc <netconn_free+0x80>)
 800f4aa:	f240 3226 	movw	r2, #806	@ 0x326
 800f4ae:	490f      	ldr	r1, [pc, #60]	@ (800f4ec <netconn_free+0x90>)
 800f4b0:	480c      	ldr	r0, [pc, #48]	@ (800f4e4 <netconn_free+0x88>)
 800f4b2:	f00f fa03 	bl	801e8bc <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	330c      	adds	r3, #12
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	f00e f993 	bl	801d7e6 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	330c      	adds	r3, #12
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f00e f9ac 	bl	801d822 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800f4ca:	6879      	ldr	r1, [r7, #4]
 800f4cc:	2007      	movs	r0, #7
 800f4ce:	f002 ffad 	bl	801242c <memp_free>
}
 800f4d2:	bf00      	nop
 800f4d4:	3708      	adds	r7, #8
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}
 800f4da:	bf00      	nop
 800f4dc:	08022ff4 	.word	0x08022ff4
 800f4e0:	08023220 	.word	0x08023220
 800f4e4:	08023038 	.word	0x08023038
 800f4e8:	08023250 	.word	0x08023250
 800f4ec:	0802328c 	.word	0x0802328c

0800f4f0 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b086      	sub	sp, #24
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	3310      	adds	r3, #16
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f00e f8ee 	bl	801d6de <sys_mbox_valid>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d02f      	beq.n	800f568 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f508:	e018      	b.n	800f53c <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	781b      	ldrb	r3, [r3, #0]
 800f50e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f512:	2b10      	cmp	r3, #16
 800f514:	d10e      	bne.n	800f534 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f516:	693b      	ldr	r3, [r7, #16]
 800f518:	f107 020f 	add.w	r2, r7, #15
 800f51c:	4611      	mov	r1, r2
 800f51e:	4618      	mov	r0, r3
 800f520:	f7ff faf0 	bl	800eb04 <lwip_netconn_is_err_msg>
 800f524:	4603      	mov	r3, r0
 800f526:	2b00      	cmp	r3, #0
 800f528:	d108      	bne.n	800f53c <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800f52a:	693b      	ldr	r3, [r7, #16]
 800f52c:	4618      	mov	r0, r3
 800f52e:	f003 fe21 	bl	8013174 <pbuf_free>
 800f532:	e003      	b.n	800f53c <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	4618      	mov	r0, r3
 800f538:	f000 fff0 	bl	801051c <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	3310      	adds	r3, #16
 800f540:	f107 0210 	add.w	r2, r7, #16
 800f544:	4611      	mov	r1, r2
 800f546:	4618      	mov	r0, r3
 800f548:	f00e f8ad 	bl	801d6a6 <sys_arch_mbox_tryfetch>
 800f54c:	4603      	mov	r3, r0
 800f54e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f552:	d1da      	bne.n	800f50a <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	3310      	adds	r3, #16
 800f558:	4618      	mov	r0, r3
 800f55a:	f00e f839 	bl	801d5d0 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	3310      	adds	r3, #16
 800f562:	4618      	mov	r0, r3
 800f564:	f00e f8cc 	bl	801d700 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	3314      	adds	r3, #20
 800f56c:	4618      	mov	r0, r3
 800f56e:	f00e f8b6 	bl	801d6de <sys_mbox_valid>
 800f572:	4603      	mov	r3, r0
 800f574:	2b00      	cmp	r3, #0
 800f576:	d034      	beq.n	800f5e2 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f578:	e01d      	b.n	800f5b6 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f57a:	693b      	ldr	r3, [r7, #16]
 800f57c:	f107 020e 	add.w	r2, r7, #14
 800f580:	4611      	mov	r1, r2
 800f582:	4618      	mov	r0, r3
 800f584:	f7ff fabe 	bl	800eb04 <lwip_netconn_is_err_msg>
 800f588:	4603      	mov	r3, r0
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d113      	bne.n	800f5b6 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800f58e:	693b      	ldr	r3, [r7, #16]
 800f590:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800f592:	6978      	ldr	r0, [r7, #20]
 800f594:	f7ff ffac 	bl	800f4f0 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	685b      	ldr	r3, [r3, #4]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d007      	beq.n	800f5b0 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800f5a0:	697b      	ldr	r3, [r7, #20]
 800f5a2:	685b      	ldr	r3, [r3, #4]
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	f004 fd61 	bl	801406c <tcp_abort>
            newconn->pcb.tcp = NULL;
 800f5aa:	697b      	ldr	r3, [r7, #20]
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800f5b0:	6978      	ldr	r0, [r7, #20]
 800f5b2:	f7ff ff53 	bl	800f45c <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	3314      	adds	r3, #20
 800f5ba:	f107 0210 	add.w	r2, r7, #16
 800f5be:	4611      	mov	r1, r2
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	f00e f870 	bl	801d6a6 <sys_arch_mbox_tryfetch>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5cc:	d1d5      	bne.n	800f57a <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	3314      	adds	r3, #20
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	f00d fffc 	bl	801d5d0 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	3314      	adds	r3, #20
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f00e f88f 	bl	801d700 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800f5e2:	bf00      	nop
 800f5e4:	3718      	adds	r7, #24
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}
	...

0800f5ec <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b086      	sub	sp, #24
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	460b      	mov	r3, r1
 800f5f6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d106      	bne.n	800f610 <lwip_netconn_do_close_internal+0x24>
 800f602:	4b87      	ldr	r3, [pc, #540]	@ (800f820 <lwip_netconn_do_close_internal+0x234>)
 800f604:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800f608:	4986      	ldr	r1, [pc, #536]	@ (800f824 <lwip_netconn_do_close_internal+0x238>)
 800f60a:	4887      	ldr	r0, [pc, #540]	@ (800f828 <lwip_netconn_do_close_internal+0x23c>)
 800f60c:	f00f f956 	bl	801e8bc <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f618:	2b10      	cmp	r3, #16
 800f61a:	d006      	beq.n	800f62a <lwip_netconn_do_close_internal+0x3e>
 800f61c:	4b80      	ldr	r3, [pc, #512]	@ (800f820 <lwip_netconn_do_close_internal+0x234>)
 800f61e:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800f622:	4982      	ldr	r1, [pc, #520]	@ (800f82c <lwip_netconn_do_close_internal+0x240>)
 800f624:	4880      	ldr	r0, [pc, #512]	@ (800f828 <lwip_netconn_do_close_internal+0x23c>)
 800f626:	f00f f949 	bl	801e8bc <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	785b      	ldrb	r3, [r3, #1]
 800f62e:	2b04      	cmp	r3, #4
 800f630:	d006      	beq.n	800f640 <lwip_netconn_do_close_internal+0x54>
 800f632:	4b7b      	ldr	r3, [pc, #492]	@ (800f820 <lwip_netconn_do_close_internal+0x234>)
 800f634:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800f638:	497d      	ldr	r1, [pc, #500]	@ (800f830 <lwip_netconn_do_close_internal+0x244>)
 800f63a:	487b      	ldr	r0, [pc, #492]	@ (800f828 <lwip_netconn_do_close_internal+0x23c>)
 800f63c:	f00f f93e 	bl	801e8bc <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	685b      	ldr	r3, [r3, #4]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d106      	bne.n	800f656 <lwip_netconn_do_close_internal+0x6a>
 800f648:	4b75      	ldr	r3, [pc, #468]	@ (800f820 <lwip_netconn_do_close_internal+0x234>)
 800f64a:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800f64e:	4979      	ldr	r1, [pc, #484]	@ (800f834 <lwip_netconn_do_close_internal+0x248>)
 800f650:	4875      	ldr	r0, [pc, #468]	@ (800f828 <lwip_netconn_do_close_internal+0x23c>)
 800f652:	f00f f933 	bl	801e8bc <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d106      	bne.n	800f66c <lwip_netconn_do_close_internal+0x80>
 800f65e:	4b70      	ldr	r3, [pc, #448]	@ (800f820 <lwip_netconn_do_close_internal+0x234>)
 800f660:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800f664:	4974      	ldr	r1, [pc, #464]	@ (800f838 <lwip_netconn_do_close_internal+0x24c>)
 800f666:	4870      	ldr	r0, [pc, #448]	@ (800f828 <lwip_netconn_do_close_internal+0x23c>)
 800f668:	f00f f928 	bl	801e8bc <iprintf>

  tpcb = conn->pcb.tcp;
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	685b      	ldr	r3, [r3, #4]
 800f670:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f676:	7a1b      	ldrb	r3, [r3, #8]
 800f678:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800f67a:	7bfb      	ldrb	r3, [r7, #15]
 800f67c:	f003 0301 	and.w	r3, r3, #1
 800f680:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800f682:	7bfb      	ldrb	r3, [r7, #15]
 800f684:	f003 0302 	and.w	r3, r3, #2
 800f688:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800f68a:	7bfb      	ldrb	r3, [r7, #15]
 800f68c:	2b03      	cmp	r3, #3
 800f68e:	d102      	bne.n	800f696 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800f690:	2301      	movs	r3, #1
 800f692:	75bb      	strb	r3, [r7, #22]
 800f694:	e01f      	b.n	800f6d6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800f696:	7bbb      	ldrb	r3, [r7, #14]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d00e      	beq.n	800f6ba <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800f69c:	693b      	ldr	r3, [r7, #16]
 800f69e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800f6a0:	2b05      	cmp	r3, #5
 800f6a2:	d007      	beq.n	800f6b4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800f6a4:	693b      	ldr	r3, [r7, #16]
 800f6a6:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800f6a8:	2b06      	cmp	r3, #6
 800f6aa:	d003      	beq.n	800f6b4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800f6ac:	693b      	ldr	r3, [r7, #16]
 800f6ae:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800f6b0:	2b08      	cmp	r3, #8
 800f6b2:	d102      	bne.n	800f6ba <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	75bb      	strb	r3, [r7, #22]
 800f6b8:	e00d      	b.n	800f6d6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800f6ba:	7b7b      	ldrb	r3, [r7, #13]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d008      	beq.n	800f6d2 <lwip_netconn_do_close_internal+0xe6>
 800f6c0:	693b      	ldr	r3, [r7, #16]
 800f6c2:	8b5b      	ldrh	r3, [r3, #26]
 800f6c4:	f003 0310 	and.w	r3, r3, #16
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d002      	beq.n	800f6d2 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	75bb      	strb	r3, [r7, #22]
 800f6d0:	e001      	b.n	800f6d6 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800f6d6:	7dbb      	ldrb	r3, [r7, #22]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d003      	beq.n	800f6e4 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800f6dc:	2100      	movs	r1, #0
 800f6de:	6938      	ldr	r0, [r7, #16]
 800f6e0:	f005 fe6c 	bl	80153bc <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800f6e4:	693b      	ldr	r3, [r7, #16]
 800f6e6:	7d1b      	ldrb	r3, [r3, #20]
 800f6e8:	2b01      	cmp	r3, #1
 800f6ea:	d104      	bne.n	800f6f6 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800f6ec:	2100      	movs	r1, #0
 800f6ee:	6938      	ldr	r0, [r7, #16]
 800f6f0:	f005 fedc 	bl	80154ac <tcp_accept>
 800f6f4:	e01d      	b.n	800f732 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800f6f6:	7bbb      	ldrb	r3, [r7, #14]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d007      	beq.n	800f70c <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800f6fc:	2100      	movs	r1, #0
 800f6fe:	6938      	ldr	r0, [r7, #16]
 800f700:	f005 fe6e 	bl	80153e0 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800f704:	2100      	movs	r1, #0
 800f706:	6938      	ldr	r0, [r7, #16]
 800f708:	f005 fed0 	bl	80154ac <tcp_accept>
    }
    if (shut_tx) {
 800f70c:	7b7b      	ldrb	r3, [r7, #13]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d003      	beq.n	800f71a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800f712:	2100      	movs	r1, #0
 800f714:	6938      	ldr	r0, [r7, #16]
 800f716:	f005 fe85 	bl	8015424 <tcp_sent>
    }
    if (shut_close) {
 800f71a:	7dbb      	ldrb	r3, [r7, #22]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d008      	beq.n	800f732 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800f720:	2200      	movs	r2, #0
 800f722:	2100      	movs	r1, #0
 800f724:	6938      	ldr	r0, [r7, #16]
 800f726:	f005 fed9 	bl	80154dc <tcp_poll>
      tcp_err(tpcb, NULL);
 800f72a:	2100      	movs	r1, #0
 800f72c:	6938      	ldr	r0, [r7, #16]
 800f72e:	f005 fe9b 	bl	8015468 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800f732:	7dbb      	ldrb	r3, [r7, #22]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d005      	beq.n	800f744 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800f738:	6938      	ldr	r0, [r7, #16]
 800f73a:	f004 fb51 	bl	8013de0 <tcp_close>
 800f73e:	4603      	mov	r3, r0
 800f740:	75fb      	strb	r3, [r7, #23]
 800f742:	e007      	b.n	800f754 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800f744:	7bbb      	ldrb	r3, [r7, #14]
 800f746:	7b7a      	ldrb	r2, [r7, #13]
 800f748:	4619      	mov	r1, r3
 800f74a:	6938      	ldr	r0, [r7, #16]
 800f74c:	f004 fb74 	bl	8013e38 <tcp_shutdown>
 800f750:	4603      	mov	r3, r0
 800f752:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800f754:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d102      	bne.n	800f762 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800f75c:	2301      	movs	r3, #1
 800f75e:	757b      	strb	r3, [r7, #21]
 800f760:	e016      	b.n	800f790 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800f762:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f76a:	d10f      	bne.n	800f78c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f770:	7a5b      	ldrb	r3, [r3, #9]
 800f772:	2b00      	cmp	r3, #0
 800f774:	d10c      	bne.n	800f790 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800f776:	2301      	movs	r3, #1
 800f778:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800f77a:	7dbb      	ldrb	r3, [r7, #22]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d007      	beq.n	800f790 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800f780:	6938      	ldr	r0, [r7, #16]
 800f782:	f004 fc73 	bl	801406c <tcp_abort>
          err = ERR_OK;
 800f786:	2300      	movs	r3, #0
 800f788:	75fb      	strb	r3, [r7, #23]
 800f78a:	e001      	b.n	800f790 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800f78c:	2301      	movs	r3, #1
 800f78e:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800f790:	7d7b      	ldrb	r3, [r7, #21]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d052      	beq.n	800f83c <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	330c      	adds	r3, #12
 800f79e:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7a4:	7dfa      	ldrb	r2, [r7, #23]
 800f7a6:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	2200      	movs	r2, #0
 800f7ac:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800f7b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d129      	bne.n	800f810 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800f7bc:	7dbb      	ldrb	r3, [r7, #22]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d00c      	beq.n	800f7dc <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d005      	beq.n	800f7dc <lwip_netconn_do_close_internal+0x1f0>
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	2104      	movs	r1, #4
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	4798      	blx	r3
      }
      if (shut_rx) {
 800f7dc:	7bbb      	ldrb	r3, [r7, #14]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d009      	beq.n	800f7f6 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d005      	beq.n	800f7f6 <lwip_netconn_do_close_internal+0x20a>
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ee:	2200      	movs	r2, #0
 800f7f0:	2100      	movs	r1, #0
 800f7f2:	6878      	ldr	r0, [r7, #4]
 800f7f4:	4798      	blx	r3
      }
      if (shut_tx) {
 800f7f6:	7b7b      	ldrb	r3, [r7, #13]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d009      	beq.n	800f810 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f800:	2b00      	cmp	r3, #0
 800f802:	d005      	beq.n	800f810 <lwip_netconn_do_close_internal+0x224>
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f808:	2200      	movs	r2, #0
 800f80a:	2102      	movs	r1, #2
 800f80c:	6878      	ldr	r0, [r7, #4]
 800f80e:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800f810:	78fb      	ldrb	r3, [r7, #3]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d002      	beq.n	800f81c <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800f816:	68b8      	ldr	r0, [r7, #8]
 800f818:	f00d ffd8 	bl	801d7cc <sys_sem_signal>
    }
    return ERR_OK;
 800f81c:	2300      	movs	r3, #0
 800f81e:	e03c      	b.n	800f89a <lwip_netconn_do_close_internal+0x2ae>
 800f820:	08022ff4 	.word	0x08022ff4
 800f824:	080232c8 	.word	0x080232c8
 800f828:	08023038 	.word	0x08023038
 800f82c:	080232d8 	.word	0x080232d8
 800f830:	080232f8 	.word	0x080232f8
 800f834:	0802331c 	.word	0x0802331c
 800f838:	0802315c 	.word	0x0802315c
  }
  if (!close_finished) {
 800f83c:	7d7b      	ldrb	r3, [r7, #21]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d11e      	bne.n	800f880 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800f842:	693b      	ldr	r3, [r7, #16]
 800f844:	7d1b      	ldrb	r3, [r3, #20]
 800f846:	2b01      	cmp	r3, #1
 800f848:	d106      	bne.n	800f858 <lwip_netconn_do_close_internal+0x26c>
 800f84a:	4b16      	ldr	r3, [pc, #88]	@ (800f8a4 <lwip_netconn_do_close_internal+0x2b8>)
 800f84c:	f240 4241 	movw	r2, #1089	@ 0x441
 800f850:	4915      	ldr	r1, [pc, #84]	@ (800f8a8 <lwip_netconn_do_close_internal+0x2bc>)
 800f852:	4816      	ldr	r0, [pc, #88]	@ (800f8ac <lwip_netconn_do_close_internal+0x2c0>)
 800f854:	f00f f832 	bl	801e8bc <iprintf>
    if (shut_tx) {
 800f858:	7b7b      	ldrb	r3, [r7, #13]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d003      	beq.n	800f866 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800f85e:	4914      	ldr	r1, [pc, #80]	@ (800f8b0 <lwip_netconn_do_close_internal+0x2c4>)
 800f860:	6938      	ldr	r0, [r7, #16]
 800f862:	f005 fddf 	bl	8015424 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800f866:	2201      	movs	r2, #1
 800f868:	4912      	ldr	r1, [pc, #72]	@ (800f8b4 <lwip_netconn_do_close_internal+0x2c8>)
 800f86a:	6938      	ldr	r0, [r7, #16]
 800f86c:	f005 fe36 	bl	80154dc <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800f870:	4911      	ldr	r1, [pc, #68]	@ (800f8b8 <lwip_netconn_do_close_internal+0x2cc>)
 800f872:	6938      	ldr	r0, [r7, #16]
 800f874:	f005 fdf8 	bl	8015468 <tcp_err>
    tcp_arg(tpcb, conn);
 800f878:	6879      	ldr	r1, [r7, #4]
 800f87a:	6938      	ldr	r0, [r7, #16]
 800f87c:	f005 fd9e 	bl	80153bc <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800f880:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d106      	bne.n	800f896 <lwip_netconn_do_close_internal+0x2aa>
 800f888:	4b06      	ldr	r3, [pc, #24]	@ (800f8a4 <lwip_netconn_do_close_internal+0x2b8>)
 800f88a:	f240 424d 	movw	r2, #1101	@ 0x44d
 800f88e:	490b      	ldr	r1, [pc, #44]	@ (800f8bc <lwip_netconn_do_close_internal+0x2d0>)
 800f890:	4806      	ldr	r0, [pc, #24]	@ (800f8ac <lwip_netconn_do_close_internal+0x2c0>)
 800f892:	f00f f813 	bl	801e8bc <iprintf>
  return err;
 800f896:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	3718      	adds	r7, #24
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}
 800f8a2:	bf00      	nop
 800f8a4:	08022ff4 	.word	0x08022ff4
 800f8a8:	08023330 	.word	0x08023330
 800f8ac:	08023038 	.word	0x08023038
 800f8b0:	0800ee51 	.word	0x0800ee51
 800f8b4:	0800ed81 	.word	0x0800ed81
 800f8b8:	0800eefd 	.word	0x0800eefd
 800f8bc:	08023354 	.word	0x08023354

0800f8c0 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	785b      	ldrb	r3, [r3, #1]
 800f8d2:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800f8d4:	7afb      	ldrb	r3, [r7, #11]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d00d      	beq.n	800f8f6 <lwip_netconn_do_delconn+0x36>
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	781b      	ldrb	r3, [r3, #0]
 800f8e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f8e4:	2b10      	cmp	r3, #16
 800f8e6:	d006      	beq.n	800f8f6 <lwip_netconn_do_delconn+0x36>
 800f8e8:	4b61      	ldr	r3, [pc, #388]	@ (800fa70 <lwip_netconn_do_delconn+0x1b0>)
 800f8ea:	f240 425e 	movw	r2, #1118	@ 0x45e
 800f8ee:	4961      	ldr	r1, [pc, #388]	@ (800fa74 <lwip_netconn_do_delconn+0x1b4>)
 800f8f0:	4861      	ldr	r0, [pc, #388]	@ (800fa78 <lwip_netconn_do_delconn+0x1b8>)
 800f8f2:	f00e ffe3 	bl	801e8bc <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800f8f6:	7afb      	ldrb	r3, [r7, #11]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d005      	beq.n	800f908 <lwip_netconn_do_delconn+0x48>
 800f8fc:	7afb      	ldrb	r3, [r7, #11]
 800f8fe:	2b02      	cmp	r3, #2
 800f900:	d002      	beq.n	800f908 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800f902:	7afb      	ldrb	r3, [r7, #11]
 800f904:	2b03      	cmp	r3, #3
 800f906:	d10a      	bne.n	800f91e <lwip_netconn_do_delconn+0x5e>
       (state != NETCONN_CONNECT)) ||
 800f908:	7afb      	ldrb	r3, [r7, #11]
 800f90a:	2b03      	cmp	r3, #3
 800f90c:	d10b      	bne.n	800f926 <lwip_netconn_do_delconn+0x66>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f916:	f003 0304 	and.w	r3, r3, #4
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d103      	bne.n	800f926 <lwip_netconn_do_delconn+0x66>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	22fb      	movs	r2, #251	@ 0xfb
 800f922:	711a      	strb	r2, [r3, #4]
 800f924:	e098      	b.n	800fa58 <lwip_netconn_do_delconn+0x198>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800f926:	7afb      	ldrb	r3, [r7, #11]
 800f928:	2b03      	cmp	r3, #3
 800f92a:	d10e      	bne.n	800f94a <lwip_netconn_do_delconn+0x8a>
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f934:	f003 0304 	and.w	r3, r3, #4
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d106      	bne.n	800f94a <lwip_netconn_do_delconn+0x8a>
 800f93c:	4b4c      	ldr	r3, [pc, #304]	@ (800fa70 <lwip_netconn_do_delconn+0x1b0>)
 800f93e:	f240 427a 	movw	r2, #1146	@ 0x47a
 800f942:	494e      	ldr	r1, [pc, #312]	@ (800fa7c <lwip_netconn_do_delconn+0x1bc>)
 800f944:	484c      	ldr	r0, [pc, #304]	@ (800fa78 <lwip_netconn_do_delconn+0x1b8>)
 800f946:	f00e ffb9 	bl	801e8bc <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2200      	movs	r2, #0
 800f94e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	4618      	mov	r0, r3
 800f956:	f7ff fdcb 	bl	800f4f0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	685b      	ldr	r3, [r3, #4]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d05f      	beq.n	800fa24 <lwip_netconn_do_delconn+0x164>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	781b      	ldrb	r3, [r3, #0]
 800f96a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f96e:	2b10      	cmp	r3, #16
 800f970:	d00d      	beq.n	800f98e <lwip_netconn_do_delconn+0xce>
 800f972:	2b20      	cmp	r3, #32
 800f974:	d151      	bne.n	800fa1a <lwip_netconn_do_delconn+0x15a>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	685b      	ldr	r3, [r3, #4]
 800f97c:	2200      	movs	r2, #0
 800f97e:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	685b      	ldr	r3, [r3, #4]
 800f986:	4618      	mov	r0, r3
 800f988:	f00b f802 	bl	801a990 <udp_remove>
          break;
 800f98c:	e046      	b.n	800fa1c <lwip_netconn_do_delconn+0x15c>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f994:	2b00      	cmp	r3, #0
 800f996:	d006      	beq.n	800f9a6 <lwip_netconn_do_delconn+0xe6>
 800f998:	4b35      	ldr	r3, [pc, #212]	@ (800fa70 <lwip_netconn_do_delconn+0x1b0>)
 800f99a:	f240 4294 	movw	r2, #1172	@ 0x494
 800f99e:	4938      	ldr	r1, [pc, #224]	@ (800fa80 <lwip_netconn_do_delconn+0x1c0>)
 800f9a0:	4835      	ldr	r0, [pc, #212]	@ (800fa78 <lwip_netconn_do_delconn+0x1b8>)
 800f9a2:	f00e ff8b 	bl	801e8bc <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	2204      	movs	r2, #4
 800f9ac:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	2203      	movs	r2, #3
 800f9b2:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	68fa      	ldr	r2, [r7, #12]
 800f9ba:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	2100      	movs	r1, #0
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f7ff fe12 	bl	800f5ec <lwip_netconn_do_close_internal>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d04b      	beq.n	800fa66 <lwip_netconn_do_delconn+0x1a6>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	785b      	ldrb	r3, [r3, #1]
 800f9d4:	2b04      	cmp	r3, #4
 800f9d6:	d006      	beq.n	800f9e6 <lwip_netconn_do_delconn+0x126>
 800f9d8:	4b25      	ldr	r3, [pc, #148]	@ (800fa70 <lwip_netconn_do_delconn+0x1b0>)
 800f9da:	f240 429a 	movw	r2, #1178	@ 0x49a
 800f9de:	4929      	ldr	r1, [pc, #164]	@ (800fa84 <lwip_netconn_do_delconn+0x1c4>)
 800f9e0:	4825      	ldr	r0, [pc, #148]	@ (800fa78 <lwip_netconn_do_delconn+0x1b8>)
 800f9e2:	f00e ff6b 	bl	801e8bc <iprintf>
            UNLOCK_TCPIP_CORE();
 800f9e6:	4828      	ldr	r0, [pc, #160]	@ (800fa88 <lwip_netconn_do_delconn+0x1c8>)
 800f9e8:	f00d ff61 	bl	801d8ae <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	330c      	adds	r3, #12
 800f9f2:	2100      	movs	r1, #0
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f00d feb8 	bl	801d76a <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800f9fa:	4823      	ldr	r0, [pc, #140]	@ (800fa88 <lwip_netconn_do_delconn+0x1c8>)
 800f9fc:	f00d ff48 	bl	801d890 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	785b      	ldrb	r3, [r3, #1]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d02d      	beq.n	800fa66 <lwip_netconn_do_delconn+0x1a6>
 800fa0a:	4b19      	ldr	r3, [pc, #100]	@ (800fa70 <lwip_netconn_do_delconn+0x1b0>)
 800fa0c:	f240 429e 	movw	r2, #1182	@ 0x49e
 800fa10:	491c      	ldr	r1, [pc, #112]	@ (800fa84 <lwip_netconn_do_delconn+0x1c4>)
 800fa12:	4819      	ldr	r0, [pc, #100]	@ (800fa78 <lwip_netconn_do_delconn+0x1b8>)
 800fa14:	f00e ff52 	bl	801e8bc <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800fa18:	e025      	b.n	800fa66 <lwip_netconn_do_delconn+0x1a6>
#endif /* LWIP_TCP */
        default:
          break;
 800fa1a:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	2200      	movs	r2, #0
 800fa22:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d007      	beq.n	800fa3e <lwip_netconn_do_delconn+0x17e>
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa34:	68fa      	ldr	r2, [r7, #12]
 800fa36:	6810      	ldr	r0, [r2, #0]
 800fa38:	2200      	movs	r2, #0
 800fa3a:	2100      	movs	r1, #0
 800fa3c:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d007      	beq.n	800fa58 <lwip_netconn_do_delconn+0x198>
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa4e:	68fa      	ldr	r2, [r7, #12]
 800fa50:	6810      	ldr	r0, [r2, #0]
 800fa52:	2200      	movs	r2, #0
 800fa54:	2102      	movs	r1, #2
 800fa56:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	330c      	adds	r3, #12
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f00d fece 	bl	801d800 <sys_sem_valid>
 800fa64:	e000      	b.n	800fa68 <lwip_netconn_do_delconn+0x1a8>
          return;
 800fa66:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800fa68:	3710      	adds	r7, #16
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bd80      	pop	{r7, pc}
 800fa6e:	bf00      	nop
 800fa70:	08022ff4 	.word	0x08022ff4
 800fa74:	08023364 	.word	0x08023364
 800fa78:	08023038 	.word	0x08023038
 800fa7c:	08023378 	.word	0x08023378
 800fa80:	08023398 	.word	0x08023398
 800fa84:	080233b4 	.word	0x080233b4
 800fa88:	20064690 	.word	0x20064690

0800fa8c <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800fa8c:	b580      	push	{r7, lr}
 800fa8e:	b084      	sub	sp, #16
 800fa90:	af00      	add	r7, sp, #0
 800fa92:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800fa98:	68bb      	ldr	r3, [r7, #8]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	685b      	ldr	r3, [r3, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d025      	beq.n	800faee <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	781b      	ldrb	r3, [r3, #0]
 800faa8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800faac:	2b10      	cmp	r3, #16
 800faae:	d00e      	beq.n	800face <lwip_netconn_do_bind+0x42>
 800fab0:	2b20      	cmp	r3, #32
 800fab2:	d119      	bne.n	800fae8 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fab4:	68bb      	ldr	r3, [r7, #8]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	6858      	ldr	r0, [r3, #4]
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	6899      	ldr	r1, [r3, #8]
 800fabe:	68bb      	ldr	r3, [r7, #8]
 800fac0:	899b      	ldrh	r3, [r3, #12]
 800fac2:	461a      	mov	r2, r3
 800fac4:	f00a fe4e 	bl	801a764 <udp_bind>
 800fac8:	4603      	mov	r3, r0
 800faca:	73fb      	strb	r3, [r7, #15]
        break;
 800facc:	e011      	b.n	800faf2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	6858      	ldr	r0, [r3, #4]
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	6899      	ldr	r1, [r3, #8]
 800fad8:	68bb      	ldr	r3, [r7, #8]
 800fada:	899b      	ldrh	r3, [r3, #12]
 800fadc:	461a      	mov	r2, r3
 800fade:	f004 fad1 	bl	8014084 <tcp_bind>
 800fae2:	4603      	mov	r3, r0
 800fae4:	73fb      	strb	r3, [r7, #15]
        break;
 800fae6:	e004      	b.n	800faf2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800fae8:	23fa      	movs	r3, #250	@ 0xfa
 800faea:	73fb      	strb	r3, [r7, #15]
        break;
 800faec:	e001      	b.n	800faf2 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800faee:	23fa      	movs	r3, #250	@ 0xfa
 800faf0:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	7bfa      	ldrb	r2, [r7, #15]
 800faf6:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800faf8:	bf00      	nop
 800fafa:	3710      	adds	r7, #16
 800fafc:	46bd      	mov	sp, r7
 800fafe:	bd80      	pop	{r7, pc}

0800fb00 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b088      	sub	sp, #32
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	60f8      	str	r0, [r7, #12]
 800fb08:	60b9      	str	r1, [r7, #8]
 800fb0a:	4613      	mov	r3, r2
 800fb0c:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 800fb0e:	2300      	movs	r3, #0
 800fb10:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800fb16:	69bb      	ldr	r3, [r7, #24]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d102      	bne.n	800fb22 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 800fb1c:	f06f 0305 	mvn.w	r3, #5
 800fb20:	e074      	b.n	800fc0c <lwip_netconn_do_connected+0x10c>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 800fb22:	69bb      	ldr	r3, [r7, #24]
 800fb24:	785b      	ldrb	r3, [r3, #1]
 800fb26:	2b03      	cmp	r3, #3
 800fb28:	d006      	beq.n	800fb38 <lwip_netconn_do_connected+0x38>
 800fb2a:	4b3a      	ldr	r3, [pc, #232]	@ (800fc14 <lwip_netconn_do_connected+0x114>)
 800fb2c:	f240 5223 	movw	r2, #1315	@ 0x523
 800fb30:	4939      	ldr	r1, [pc, #228]	@ (800fc18 <lwip_netconn_do_connected+0x118>)
 800fb32:	483a      	ldr	r0, [pc, #232]	@ (800fc1c <lwip_netconn_do_connected+0x11c>)
 800fb34:	f00e fec2 	bl	801e8bc <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 800fb38:	69bb      	ldr	r3, [r7, #24]
 800fb3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d10d      	bne.n	800fb5c <lwip_netconn_do_connected+0x5c>
 800fb40:	69bb      	ldr	r3, [r7, #24]
 800fb42:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fb46:	f003 0304 	and.w	r3, r3, #4
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d106      	bne.n	800fb5c <lwip_netconn_do_connected+0x5c>
 800fb4e:	4b31      	ldr	r3, [pc, #196]	@ (800fc14 <lwip_netconn_do_connected+0x114>)
 800fb50:	f240 5224 	movw	r2, #1316	@ 0x524
 800fb54:	4932      	ldr	r1, [pc, #200]	@ (800fc20 <lwip_netconn_do_connected+0x120>)
 800fb56:	4831      	ldr	r0, [pc, #196]	@ (800fc1c <lwip_netconn_do_connected+0x11c>)
 800fb58:	f00e feb0 	bl	801e8bc <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 800fb5c:	69bb      	ldr	r3, [r7, #24]
 800fb5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d008      	beq.n	800fb76 <lwip_netconn_do_connected+0x76>
    conn->current_msg->err = err;
 800fb64:	69bb      	ldr	r3, [r7, #24]
 800fb66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb68:	79fa      	ldrb	r2, [r7, #7]
 800fb6a:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800fb6c:	69bb      	ldr	r3, [r7, #24]
 800fb6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	330c      	adds	r3, #12
 800fb74:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 800fb76:	69bb      	ldr	r3, [r7, #24]
 800fb78:	781b      	ldrb	r3, [r3, #0]
 800fb7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fb7e:	2b10      	cmp	r3, #16
 800fb80:	d106      	bne.n	800fb90 <lwip_netconn_do_connected+0x90>
 800fb82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d102      	bne.n	800fb90 <lwip_netconn_do_connected+0x90>
    setup_tcp(conn);
 800fb8a:	69b8      	ldr	r0, [r7, #24]
 800fb8c:	f7ff fa90 	bl	800f0b0 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 800fb90:	69bb      	ldr	r3, [r7, #24]
 800fb92:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fb96:	f003 0304 	and.w	r3, r3, #4
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	bf0c      	ite	eq
 800fb9e:	2301      	moveq	r3, #1
 800fba0:	2300      	movne	r3, #0
 800fba2:	b2db      	uxtb	r3, r3
 800fba4:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 800fba6:	69bb      	ldr	r3, [r7, #24]
 800fba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fbac:	f023 0304 	bic.w	r3, r3, #4
 800fbb0:	b2da      	uxtb	r2, r3
 800fbb2:	69bb      	ldr	r3, [r7, #24]
 800fbb4:	f883 2020 	strb.w	r2, [r3, #32]
  LWIP_ASSERT("blocking connect state error",
 800fbb8:	697b      	ldr	r3, [r7, #20]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d002      	beq.n	800fbc4 <lwip_netconn_do_connected+0xc4>
 800fbbe:	69fb      	ldr	r3, [r7, #28]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d10c      	bne.n	800fbde <lwip_netconn_do_connected+0xde>
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d102      	bne.n	800fbd0 <lwip_netconn_do_connected+0xd0>
 800fbca:	69fb      	ldr	r3, [r7, #28]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d006      	beq.n	800fbde <lwip_netconn_do_connected+0xde>
 800fbd0:	4b10      	ldr	r3, [pc, #64]	@ (800fc14 <lwip_netconn_do_connected+0x114>)
 800fbd2:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 800fbd6:	4913      	ldr	r1, [pc, #76]	@ (800fc24 <lwip_netconn_do_connected+0x124>)
 800fbd8:	4810      	ldr	r0, [pc, #64]	@ (800fc1c <lwip_netconn_do_connected+0x11c>)
 800fbda:	f00e fe6f 	bl	801e8bc <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 800fbde:	69bb      	ldr	r3, [r7, #24]
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	625a      	str	r2, [r3, #36]	@ 0x24
  conn->state = NETCONN_NONE;
 800fbe4:	69bb      	ldr	r3, [r7, #24]
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800fbea:	69bb      	ldr	r3, [r7, #24]
 800fbec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d005      	beq.n	800fbfe <lwip_netconn_do_connected+0xfe>
 800fbf2:	69bb      	ldr	r3, [r7, #24]
 800fbf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	2102      	movs	r1, #2
 800fbfa:	69b8      	ldr	r0, [r7, #24]
 800fbfc:	4798      	blx	r3

  if (was_blocking) {
 800fbfe:	697b      	ldr	r3, [r7, #20]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d002      	beq.n	800fc0a <lwip_netconn_do_connected+0x10a>
    sys_sem_signal(op_completed_sem);
 800fc04:	69f8      	ldr	r0, [r7, #28]
 800fc06:	f00d fde1 	bl	801d7cc <sys_sem_signal>
  }
  return ERR_OK;
 800fc0a:	2300      	movs	r3, #0
}
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	3720      	adds	r7, #32
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}
 800fc14:	08022ff4 	.word	0x08022ff4
 800fc18:	080233bc 	.word	0x080233bc
 800fc1c:	08023038 	.word	0x08023038
 800fc20:	080233dc 	.word	0x080233dc
 800fc24:	0802341c 	.word	0x0802341c

0800fc28 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 800fc28:	b580      	push	{r7, lr}
 800fc2a:	b086      	sub	sp, #24
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 800fc34:	693b      	ldr	r3, [r7, #16]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	685b      	ldr	r3, [r3, #4]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d102      	bne.n	800fc44 <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 800fc3e:	23f1      	movs	r3, #241	@ 0xf1
 800fc40:	75fb      	strb	r3, [r7, #23]
 800fc42:	e0a0      	b.n	800fd86 <lwip_netconn_do_connect+0x15e>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fc44:	693b      	ldr	r3, [r7, #16]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	781b      	ldrb	r3, [r3, #0]
 800fc4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc4e:	2b10      	cmp	r3, #16
 800fc50:	d00f      	beq.n	800fc72 <lwip_netconn_do_connect+0x4a>
 800fc52:	2b20      	cmp	r3, #32
 800fc54:	f040 808c 	bne.w	800fd70 <lwip_netconn_do_connect+0x148>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fc58:	693b      	ldr	r3, [r7, #16]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	6858      	ldr	r0, [r3, #4]
 800fc5e:	693b      	ldr	r3, [r7, #16]
 800fc60:	6899      	ldr	r1, [r3, #8]
 800fc62:	693b      	ldr	r3, [r7, #16]
 800fc64:	899b      	ldrh	r3, [r3, #12]
 800fc66:	461a      	mov	r2, r3
 800fc68:	f00a fe04 	bl	801a874 <udp_connect>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	75fb      	strb	r3, [r7, #23]
        break;
 800fc70:	e089      	b.n	800fd86 <lwip_netconn_do_connect+0x15e>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 800fc72:	693b      	ldr	r3, [r7, #16]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	785b      	ldrb	r3, [r3, #1]
 800fc78:	2b03      	cmp	r3, #3
 800fc7a:	d102      	bne.n	800fc82 <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 800fc7c:	23f7      	movs	r3, #247	@ 0xf7
 800fc7e:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 800fc80:	e080      	b.n	800fd84 <lwip_netconn_do_connect+0x15c>
        } else if (msg->conn->state != NETCONN_NONE) {
 800fc82:	693b      	ldr	r3, [r7, #16]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	785b      	ldrb	r3, [r3, #1]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d002      	beq.n	800fc92 <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 800fc8c:	23f6      	movs	r3, #246	@ 0xf6
 800fc8e:	75fb      	strb	r3, [r7, #23]
        break;
 800fc90:	e078      	b.n	800fd84 <lwip_netconn_do_connect+0x15c>
          setup_tcp(msg->conn);
 800fc92:	693b      	ldr	r3, [r7, #16]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	4618      	mov	r0, r3
 800fc98:	f7ff fa0a 	bl	800f0b0 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 800fc9c:	693b      	ldr	r3, [r7, #16]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	6858      	ldr	r0, [r3, #4]
 800fca2:	693b      	ldr	r3, [r7, #16]
 800fca4:	6899      	ldr	r1, [r3, #8]
 800fca6:	693b      	ldr	r3, [r7, #16]
 800fca8:	899a      	ldrh	r2, [r3, #12]
 800fcaa:	4b3b      	ldr	r3, [pc, #236]	@ (800fd98 <lwip_netconn_do_connect+0x170>)
 800fcac:	f004 fc3c 	bl	8014528 <tcp_connect>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 800fcb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d163      	bne.n	800fd84 <lwip_netconn_do_connect+0x15c>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 800fcbc:	693b      	ldr	r3, [r7, #16]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fcc4:	f003 0302 	and.w	r3, r3, #2
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	bf14      	ite	ne
 800fccc:	2301      	movne	r3, #1
 800fcce:	2300      	moveq	r3, #0
 800fcd0:	b2db      	uxtb	r3, r3
 800fcd2:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 800fcd4:	693b      	ldr	r3, [r7, #16]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	2203      	movs	r2, #3
 800fcda:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 800fcdc:	7bfb      	ldrb	r3, [r7, #15]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d00b      	beq.n	800fcfa <lwip_netconn_do_connect+0xd2>
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	f893 2020 	ldrb.w	r2, [r3, #32]
 800fcea:	693b      	ldr	r3, [r7, #16]
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	f042 0204 	orr.w	r2, r2, #4
 800fcf2:	b2d2      	uxtb	r2, r2
 800fcf4:	f883 2020 	strb.w	r2, [r3, #32]
 800fcf8:	e00a      	b.n	800fd10 <lwip_netconn_do_connect+0xe8>
 800fcfa:	693b      	ldr	r3, [r7, #16]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	f893 2020 	ldrb.w	r2, [r3, #32]
 800fd02:	693b      	ldr	r3, [r7, #16]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	f022 0204 	bic.w	r2, r2, #4
 800fd0a:	b2d2      	uxtb	r2, r2
 800fd0c:	f883 2020 	strb.w	r2, [r3, #32]
            if (non_blocking) {
 800fd10:	7bfb      	ldrb	r3, [r7, #15]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d002      	beq.n	800fd1c <lwip_netconn_do_connect+0xf4>
              err = ERR_INPROGRESS;
 800fd16:	23fb      	movs	r3, #251	@ 0xfb
 800fd18:	75fb      	strb	r3, [r7, #23]
        break;
 800fd1a:	e033      	b.n	800fd84 <lwip_netconn_do_connect+0x15c>
              msg->conn->current_msg = msg;
 800fd1c:	693b      	ldr	r3, [r7, #16]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	693a      	ldr	r2, [r7, #16]
 800fd22:	625a      	str	r2, [r3, #36]	@ 0x24
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	785b      	ldrb	r3, [r3, #1]
 800fd2a:	2b03      	cmp	r3, #3
 800fd2c:	d006      	beq.n	800fd3c <lwip_netconn_do_connect+0x114>
 800fd2e:	4b1b      	ldr	r3, [pc, #108]	@ (800fd9c <lwip_netconn_do_connect+0x174>)
 800fd30:	f44f 62ae 	mov.w	r2, #1392	@ 0x570
 800fd34:	491a      	ldr	r1, [pc, #104]	@ (800fda0 <lwip_netconn_do_connect+0x178>)
 800fd36:	481b      	ldr	r0, [pc, #108]	@ (800fda4 <lwip_netconn_do_connect+0x17c>)
 800fd38:	f00e fdc0 	bl	801e8bc <iprintf>
              UNLOCK_TCPIP_CORE();
 800fd3c:	481a      	ldr	r0, [pc, #104]	@ (800fda8 <lwip_netconn_do_connect+0x180>)
 800fd3e:	f00d fdb6 	bl	801d8ae <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	330c      	adds	r3, #12
 800fd48:	2100      	movs	r1, #0
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	f00d fd0d 	bl	801d76a <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 800fd50:	4815      	ldr	r0, [pc, #84]	@ (800fda8 <lwip_netconn_do_connect+0x180>)
 800fd52:	f00d fd9d 	bl	801d890 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 800fd56:	693b      	ldr	r3, [r7, #16]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	785b      	ldrb	r3, [r3, #1]
 800fd5c:	2b03      	cmp	r3, #3
 800fd5e:	d116      	bne.n	800fd8e <lwip_netconn_do_connect+0x166>
 800fd60:	4b0e      	ldr	r3, [pc, #56]	@ (800fd9c <lwip_netconn_do_connect+0x174>)
 800fd62:	f240 5274 	movw	r2, #1396	@ 0x574
 800fd66:	490e      	ldr	r1, [pc, #56]	@ (800fda0 <lwip_netconn_do_connect+0x178>)
 800fd68:	480e      	ldr	r0, [pc, #56]	@ (800fda4 <lwip_netconn_do_connect+0x17c>)
 800fd6a:	f00e fda7 	bl	801e8bc <iprintf>
              return;
 800fd6e:	e00e      	b.n	800fd8e <lwip_netconn_do_connect+0x166>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 800fd70:	4b0a      	ldr	r3, [pc, #40]	@ (800fd9c <lwip_netconn_do_connect+0x174>)
 800fd72:	f240 527d 	movw	r2, #1405	@ 0x57d
 800fd76:	490d      	ldr	r1, [pc, #52]	@ (800fdac <lwip_netconn_do_connect+0x184>)
 800fd78:	480a      	ldr	r0, [pc, #40]	@ (800fda4 <lwip_netconn_do_connect+0x17c>)
 800fd7a:	f00e fd9f 	bl	801e8bc <iprintf>
 800fd7e:	23fa      	movs	r3, #250	@ 0xfa
 800fd80:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 800fd82:	e000      	b.n	800fd86 <lwip_netconn_do_connect+0x15e>
        break;
 800fd84:	bf00      	nop
    }
  }
  msg->err = err;
 800fd86:	693b      	ldr	r3, [r7, #16]
 800fd88:	7dfa      	ldrb	r2, [r7, #23]
 800fd8a:	711a      	strb	r2, [r3, #4]
 800fd8c:	e000      	b.n	800fd90 <lwip_netconn_do_connect+0x168>
              return;
 800fd8e:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 800fd90:	3718      	adds	r7, #24
 800fd92:	46bd      	mov	sp, r7
 800fd94:	bd80      	pop	{r7, pc}
 800fd96:	bf00      	nop
 800fd98:	0800fb01 	.word	0x0800fb01
 800fd9c:	08022ff4 	.word	0x08022ff4
 800fda0:	080233b4 	.word	0x080233b4
 800fda4:	08023038 	.word	0x08023038
 800fda8:	20064690 	.word	0x20064690
 800fdac:	0802343c 	.word	0x0802343c

0800fdb0 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b086      	sub	sp, #24
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800fdbc:	697b      	ldr	r3, [r7, #20]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	685b      	ldr	r3, [r3, #4]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d07f      	beq.n	800fec6 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800fdc6:	697b      	ldr	r3, [r7, #20]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	781b      	ldrb	r3, [r3, #0]
 800fdcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fdd0:	2b10      	cmp	r3, #16
 800fdd2:	d175      	bne.n	800fec0 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	785b      	ldrb	r3, [r3, #1]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d165      	bne.n	800feaa <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	685b      	ldr	r3, [r3, #4]
 800fde4:	7d1b      	ldrb	r3, [r3, #20]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d002      	beq.n	800fdf0 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 800fdea:	23fa      	movs	r3, #250	@ 0xfa
 800fdec:	72fb      	strb	r3, [r7, #11]
 800fdee:	e06c      	b.n	800feca <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800fdf0:	23ff      	movs	r3, #255	@ 0xff
 800fdf2:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	685b      	ldr	r3, [r3, #4]
 800fdfa:	f107 020b 	add.w	r2, r7, #11
 800fdfe:	7cf9      	ldrb	r1, [r7, #19]
 800fe00:	4618      	mov	r0, r3
 800fe02:	f004 f9f7 	bl	80141f4 <tcp_listen_with_backlog_and_err>
 800fe06:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d05d      	beq.n	800feca <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	3310      	adds	r3, #16
 800fe14:	4618      	mov	r0, r3
 800fe16:	f00d fc62 	bl	801d6de <sys_mbox_valid>
 800fe1a:	4603      	mov	r3, r0
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d00b      	beq.n	800fe38 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 800fe20:	697b      	ldr	r3, [r7, #20]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	3310      	adds	r3, #16
 800fe26:	4618      	mov	r0, r3
 800fe28:	f00d fbd2 	bl	801d5d0 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800fe2c:	697b      	ldr	r3, [r7, #20]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	3310      	adds	r3, #16
 800fe32:	4618      	mov	r0, r3
 800fe34:	f00d fc64 	bl	801d700 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 800fe38:	2300      	movs	r3, #0
 800fe3a:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	3314      	adds	r3, #20
 800fe42:	4618      	mov	r0, r3
 800fe44:	f00d fc4b 	bl	801d6de <sys_mbox_valid>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d108      	bne.n	800fe60 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800fe4e:	697b      	ldr	r3, [r7, #20]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	3314      	adds	r3, #20
 800fe54:	2106      	movs	r1, #6
 800fe56:	4618      	mov	r0, r3
 800fe58:	f00d fb98 	bl	801d58c <sys_mbox_new>
 800fe5c:	4603      	mov	r3, r0
 800fe5e:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 800fe60:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d118      	bne.n	800fe9a <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	2202      	movs	r2, #2
 800fe6e:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800fe70:	697b      	ldr	r3, [r7, #20]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	68fa      	ldr	r2, [r7, #12]
 800fe76:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	685a      	ldr	r2, [r3, #4]
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	4619      	mov	r1, r3
 800fe84:	4610      	mov	r0, r2
 800fe86:	f005 fa99 	bl	80153bc <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800fe8a:	697b      	ldr	r3, [r7, #20]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	685b      	ldr	r3, [r3, #4]
 800fe90:	4912      	ldr	r1, [pc, #72]	@ (800fedc <lwip_netconn_do_listen+0x12c>)
 800fe92:	4618      	mov	r0, r3
 800fe94:	f005 fb0a 	bl	80154ac <tcp_accept>
 800fe98:	e017      	b.n	800feca <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 800fe9a:	68f8      	ldr	r0, [r7, #12]
 800fe9c:	f003 ffa0 	bl	8013de0 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800fea0:	697b      	ldr	r3, [r7, #20]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	2200      	movs	r2, #0
 800fea6:	605a      	str	r2, [r3, #4]
 800fea8:	e00f      	b.n	800feca <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	785b      	ldrb	r3, [r3, #1]
 800feb0:	2b02      	cmp	r3, #2
 800feb2:	d102      	bne.n	800feba <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 800feb4:	2300      	movs	r3, #0
 800feb6:	72fb      	strb	r3, [r7, #11]
 800feb8:	e007      	b.n	800feca <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 800feba:	23f5      	movs	r3, #245	@ 0xf5
 800febc:	72fb      	strb	r3, [r7, #11]
 800febe:	e004      	b.n	800feca <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 800fec0:	23f0      	movs	r3, #240	@ 0xf0
 800fec2:	72fb      	strb	r3, [r7, #11]
 800fec4:	e001      	b.n	800feca <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 800fec6:	23f5      	movs	r3, #245	@ 0xf5
 800fec8:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 800feca:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800fed2:	bf00      	nop
 800fed4:	3718      	adds	r7, #24
 800fed6:	46bd      	mov	sp, r7
 800fed8:	bd80      	pop	{r7, pc}
 800feda:	bf00      	nop
 800fedc:	0800f101 	.word	0x0800f101

0800fee0 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b086      	sub	sp, #24
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800feec:	693b      	ldr	r3, [r7, #16]
 800feee:	2200      	movs	r2, #0
 800fef0:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	685b      	ldr	r3, [r3, #4]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d022      	beq.n	800ff42 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	781b      	ldrb	r3, [r3, #0]
 800ff02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ff06:	2b10      	cmp	r3, #16
 800ff08:	d11b      	bne.n	800ff42 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800ff0a:	693b      	ldr	r3, [r7, #16]
 800ff0c:	689b      	ldr	r3, [r3, #8]
 800ff0e:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800ff10:	697b      	ldr	r3, [r7, #20]
 800ff12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff16:	d202      	bcs.n	800ff1e <lwip_netconn_do_recv+0x3e>
 800ff18:	697b      	ldr	r3, [r7, #20]
 800ff1a:	b29b      	uxth	r3, r3
 800ff1c:	e001      	b.n	800ff22 <lwip_netconn_do_recv+0x42>
 800ff1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ff22:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800ff24:	693b      	ldr	r3, [r7, #16]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	685b      	ldr	r3, [r3, #4]
 800ff2a:	89fa      	ldrh	r2, [r7, #14]
 800ff2c:	4611      	mov	r1, r2
 800ff2e:	4618      	mov	r0, r3
 800ff30:	f004 fa64 	bl	80143fc <tcp_recved>
        remaining -= recved;
 800ff34:	89fb      	ldrh	r3, [r7, #14]
 800ff36:	697a      	ldr	r2, [r7, #20]
 800ff38:	1ad3      	subs	r3, r2, r3
 800ff3a:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d1e6      	bne.n	800ff10 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ff42:	bf00      	nop
 800ff44:	3718      	adds	r7, #24
 800ff46:	46bd      	mov	sp, r7
 800ff48:	bd80      	pop	{r7, pc}
	...

0800ff4c <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	b088      	sub	sp, #32
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
 800ff54:	460b      	mov	r3, r1
 800ff56:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800ff58:	2300      	movs	r3, #0
 800ff5a:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d106      	bne.n	800ff70 <lwip_netconn_do_writemore+0x24>
 800ff62:	4b61      	ldr	r3, [pc, #388]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 800ff64:	f240 6273 	movw	r2, #1651	@ 0x673
 800ff68:	4960      	ldr	r1, [pc, #384]	@ (80100ec <lwip_netconn_do_writemore+0x1a0>)
 800ff6a:	4861      	ldr	r0, [pc, #388]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 800ff6c:	f00e fca6 	bl	801e8bc <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	785b      	ldrb	r3, [r3, #1]
 800ff74:	2b01      	cmp	r3, #1
 800ff76:	d006      	beq.n	800ff86 <lwip_netconn_do_writemore+0x3a>
 800ff78:	4b5b      	ldr	r3, [pc, #364]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 800ff7a:	f240 6274 	movw	r2, #1652	@ 0x674
 800ff7e:	495d      	ldr	r1, [pc, #372]	@ (80100f4 <lwip_netconn_do_writemore+0x1a8>)
 800ff80:	485b      	ldr	r0, [pc, #364]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 800ff82:	f00e fc9b 	bl	801e8bc <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d106      	bne.n	800ff9c <lwip_netconn_do_writemore+0x50>
 800ff8e:	4b56      	ldr	r3, [pc, #344]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 800ff90:	f240 6275 	movw	r2, #1653	@ 0x675
 800ff94:	4958      	ldr	r1, [pc, #352]	@ (80100f8 <lwip_netconn_do_writemore+0x1ac>)
 800ff96:	4856      	ldr	r0, [pc, #344]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 800ff98:	f00e fc90 	bl	801e8bc <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	685b      	ldr	r3, [r3, #4]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d106      	bne.n	800ffb2 <lwip_netconn_do_writemore+0x66>
 800ffa4:	4b50      	ldr	r3, [pc, #320]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 800ffa6:	f240 6276 	movw	r2, #1654	@ 0x676
 800ffaa:	4954      	ldr	r1, [pc, #336]	@ (80100fc <lwip_netconn_do_writemore+0x1b0>)
 800ffac:	4850      	ldr	r0, [pc, #320]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 800ffae:	f00e fc85 	bl	801e8bc <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffb6:	699a      	ldr	r2, [r3, #24]
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffbc:	695b      	ldr	r3, [r3, #20]
 800ffbe:	429a      	cmp	r2, r3
 800ffc0:	d306      	bcc.n	800ffd0 <lwip_netconn_do_writemore+0x84>
 800ffc2:	4b49      	ldr	r3, [pc, #292]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 800ffc4:	f240 6277 	movw	r2, #1655	@ 0x677
 800ffc8:	494d      	ldr	r1, [pc, #308]	@ (8010100 <lwip_netconn_do_writemore+0x1b4>)
 800ffca:	4849      	ldr	r0, [pc, #292]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 800ffcc:	f00e fc76 	bl	801e8bc <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffd4:	899b      	ldrh	r3, [r3, #12]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d106      	bne.n	800ffe8 <lwip_netconn_do_writemore+0x9c>
 800ffda:	4b43      	ldr	r3, [pc, #268]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 800ffdc:	f240 6279 	movw	r2, #1657	@ 0x679
 800ffe0:	4948      	ldr	r1, [pc, #288]	@ (8010104 <lwip_netconn_do_writemore+0x1b8>)
 800ffe2:	4843      	ldr	r0, [pc, #268]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 800ffe4:	f00e fc6a 	bl	801e8bc <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffec:	7f1b      	ldrb	r3, [r3, #28]
 800ffee:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fff6:	f003 0302 	and.w	r3, r3, #2
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d104      	bne.n	8010008 <lwip_netconn_do_writemore+0xbc>
 800fffe:	7ebb      	ldrb	r3, [r7, #26]
 8010000:	f003 0304 	and.w	r3, r3, #4
 8010004:	2b00      	cmp	r3, #0
 8010006:	d001      	beq.n	801000c <lwip_netconn_do_writemore+0xc0>
 8010008:	2301      	movs	r3, #1
 801000a:	e000      	b.n	801000e <lwip_netconn_do_writemore+0xc2>
 801000c:	2300      	movs	r3, #0
 801000e:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010014:	689b      	ldr	r3, [r3, #8]
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801001c:	691b      	ldr	r3, [r3, #16]
 801001e:	4413      	add	r3, r2
 8010020:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010026:	689b      	ldr	r3, [r3, #8]
 8010028:	685a      	ldr	r2, [r3, #4]
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801002e:	691b      	ldr	r3, [r3, #16]
 8010030:	1ad3      	subs	r3, r2, r3
 8010032:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 8010034:	693b      	ldr	r3, [r7, #16]
 8010036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801003a:	d307      	bcc.n	801004c <lwip_netconn_do_writemore+0x100>
        len = 0xffff;
 801003c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010040:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8010042:	7ebb      	ldrb	r3, [r7, #26]
 8010044:	f043 0302 	orr.w	r3, r3, #2
 8010048:	76bb      	strb	r3, [r7, #26]
 801004a:	e001      	b.n	8010050 <lwip_netconn_do_writemore+0x104>
      } else {
        len = (u16_t)diff;
 801004c:	693b      	ldr	r3, [r7, #16]
 801004e:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	685b      	ldr	r3, [r3, #4]
 8010054:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010058:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 801005a:	89fa      	ldrh	r2, [r7, #14]
 801005c:	8bbb      	ldrh	r3, [r7, #28]
 801005e:	429a      	cmp	r2, r3
 8010060:	d216      	bcs.n	8010090 <lwip_netconn_do_writemore+0x144>
        /* don't try to write more than sendbuf */
        len = available;
 8010062:	89fb      	ldrh	r3, [r7, #14]
 8010064:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 8010066:	7e3b      	ldrb	r3, [r7, #24]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d00d      	beq.n	8010088 <lwip_netconn_do_writemore+0x13c>
          if (!len) {
 801006c:	8bbb      	ldrh	r3, [r7, #28]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d10e      	bne.n	8010090 <lwip_netconn_do_writemore+0x144>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010076:	699b      	ldr	r3, [r3, #24]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d102      	bne.n	8010082 <lwip_netconn_do_writemore+0x136>
 801007c:	f06f 0306 	mvn.w	r3, #6
 8010080:	e000      	b.n	8010084 <lwip_netconn_do_writemore+0x138>
 8010082:	2300      	movs	r3, #0
 8010084:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 8010086:	e08f      	b.n	80101a8 <lwip_netconn_do_writemore+0x25c>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 8010088:	7ebb      	ldrb	r3, [r7, #26]
 801008a:	f043 0302 	orr.w	r3, r3, #2
 801008e:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010094:	691a      	ldr	r2, [r3, #16]
 8010096:	8bbb      	ldrh	r3, [r7, #28]
 8010098:	441a      	add	r2, r3
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801009e:	689b      	ldr	r3, [r3, #8]
 80100a0:	685b      	ldr	r3, [r3, #4]
 80100a2:	429a      	cmp	r2, r3
 80100a4:	d906      	bls.n	80100b4 <lwip_netconn_do_writemore+0x168>
 80100a6:	4b10      	ldr	r3, [pc, #64]	@ (80100e8 <lwip_netconn_do_writemore+0x19c>)
 80100a8:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80100ac:	4916      	ldr	r1, [pc, #88]	@ (8010108 <lwip_netconn_do_writemore+0x1bc>)
 80100ae:	4810      	ldr	r0, [pc, #64]	@ (80100f0 <lwip_netconn_do_writemore+0x1a4>)
 80100b0:	f00e fc04 	bl	801e8bc <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 80100b4:	8bbb      	ldrh	r3, [r7, #28]
 80100b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80100ba:	4293      	cmp	r3, r2
 80100bc:	d103      	bne.n	80100c6 <lwip_netconn_do_writemore+0x17a>
 80100be:	693b      	ldr	r3, [r7, #16]
 80100c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80100c4:	d209      	bcs.n	80100da <lwip_netconn_do_writemore+0x18e>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 80100ca:	8bba      	ldrh	r2, [r7, #28]
 80100cc:	429a      	cmp	r2, r3
 80100ce:	d11d      	bne.n	801010c <lwip_netconn_do_writemore+0x1c0>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100d4:	899b      	ldrh	r3, [r3, #12]
 80100d6:	2b01      	cmp	r3, #1
 80100d8:	d918      	bls.n	801010c <lwip_netconn_do_writemore+0x1c0>
        write_more = 1;
 80100da:	2301      	movs	r3, #1
 80100dc:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 80100de:	7ebb      	ldrb	r3, [r7, #26]
 80100e0:	f043 0302 	orr.w	r3, r3, #2
 80100e4:	76bb      	strb	r3, [r7, #26]
 80100e6:	e013      	b.n	8010110 <lwip_netconn_do_writemore+0x1c4>
 80100e8:	08022ff4 	.word	0x08022ff4
 80100ec:	0802314c 	.word	0x0802314c
 80100f0:	08023038 	.word	0x08023038
 80100f4:	08023454 	.word	0x08023454
 80100f8:	0802315c 	.word	0x0802315c
 80100fc:	08023474 	.word	0x08023474
 8010100:	0802348c 	.word	0x0802348c
 8010104:	080234cc 	.word	0x080234cc
 8010108:	080234f4 	.word	0x080234f4
      } else {
        write_more = 0;
 801010c:	2300      	movs	r3, #0
 801010e:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6858      	ldr	r0, [r3, #4]
 8010114:	7ebb      	ldrb	r3, [r7, #26]
 8010116:	8bba      	ldrh	r2, [r7, #28]
 8010118:	6979      	ldr	r1, [r7, #20]
 801011a:	f008 f88b 	bl	8018234 <tcp_write>
 801011e:	4603      	mov	r3, r0
 8010120:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 8010122:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010126:	2b00      	cmp	r3, #0
 8010128:	d12c      	bne.n	8010184 <lwip_netconn_do_writemore+0x238>
        conn->current_msg->msg.w.offset += len;
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801012e:	6999      	ldr	r1, [r3, #24]
 8010130:	8bba      	ldrh	r2, [r7, #28]
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010136:	440a      	add	r2, r1
 8010138:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801013e:	6919      	ldr	r1, [r3, #16]
 8010140:	8bba      	ldrh	r2, [r7, #28]
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010146:	440a      	add	r2, r1
 8010148:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801014e:	691a      	ldr	r2, [r3, #16]
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010154:	689b      	ldr	r3, [r3, #8]
 8010156:	685b      	ldr	r3, [r3, #4]
 8010158:	429a      	cmp	r2, r3
 801015a:	d113      	bne.n	8010184 <lwip_netconn_do_writemore+0x238>
          conn->current_msg->msg.w.vector_cnt--;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010160:	899a      	ldrh	r2, [r3, #12]
 8010162:	3a01      	subs	r2, #1
 8010164:	b292      	uxth	r2, r2
 8010166:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801016c:	899b      	ldrh	r3, [r3, #12]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d008      	beq.n	8010184 <lwip_netconn_do_writemore+0x238>
            conn->current_msg->msg.w.vector++;
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010176:	689a      	ldr	r2, [r3, #8]
 8010178:	3208      	adds	r2, #8
 801017a:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010180:	2200      	movs	r2, #0
 8010182:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8010184:	7e7b      	ldrb	r3, [r7, #25]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d004      	beq.n	8010194 <lwip_netconn_do_writemore+0x248>
 801018a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801018e:	2b00      	cmp	r3, #0
 8010190:	f43f af3e 	beq.w	8010010 <lwip_netconn_do_writemore+0xc4>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8010194:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d004      	beq.n	80101a6 <lwip_netconn_do_writemore+0x25a>
 801019c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80101a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101a4:	d136      	bne.n	8010214 <lwip_netconn_do_writemore+0x2c8>
err_mem:
 80101a6:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 80101a8:	7e3b      	ldrb	r3, [r7, #24]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d01b      	beq.n	80101e6 <lwip_netconn_do_writemore+0x29a>
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101b2:	699a      	ldr	r2, [r3, #24]
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101b8:	695b      	ldr	r3, [r3, #20]
 80101ba:	429a      	cmp	r2, r3
 80101bc:	d213      	bcs.n	80101e6 <lwip_netconn_do_writemore+0x29a>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d005      	beq.n	80101d2 <lwip_netconn_do_writemore+0x286>
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101ca:	2200      	movs	r2, #0
 80101cc:	2103      	movs	r1, #3
 80101ce:	6878      	ldr	r0, [r7, #4]
 80101d0:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80101d8:	f043 0310 	orr.w	r3, r3, #16
 80101dc:	b2da      	uxtb	r2, r3
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	f883 2020 	strb.w	r2, [r3, #32]
 80101e4:	e016      	b.n	8010214 <lwip_netconn_do_writemore+0x2c8>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	685b      	ldr	r3, [r3, #4]
 80101ea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80101ee:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 80101f2:	d305      	bcc.n	8010200 <lwip_netconn_do_writemore+0x2b4>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	685b      	ldr	r3, [r3, #4]
 80101f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 80101fc:	2b04      	cmp	r3, #4
 80101fe:	d909      	bls.n	8010214 <lwip_netconn_do_writemore+0x2c8>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010204:	2b00      	cmp	r3, #0
 8010206:	d005      	beq.n	8010214 <lwip_netconn_do_writemore+0x2c8>
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801020c:	2200      	movs	r2, #0
 801020e:	2103      	movs	r1, #3
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8010214:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d11d      	bne.n	8010258 <lwip_netconn_do_writemore+0x30c>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010220:	699a      	ldr	r2, [r3, #24]
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010226:	695b      	ldr	r3, [r3, #20]
 8010228:	429a      	cmp	r2, r3
 801022a:	d002      	beq.n	8010232 <lwip_netconn_do_writemore+0x2e6>
 801022c:	7e3b      	ldrb	r3, [r7, #24]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d001      	beq.n	8010236 <lwip_netconn_do_writemore+0x2ea>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8010232:	2301      	movs	r3, #1
 8010234:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	685b      	ldr	r3, [r3, #4]
 801023a:	4618      	mov	r0, r3
 801023c:	f008 fde4 	bl	8018e08 <tcp_output>
 8010240:	4603      	mov	r3, r0
 8010242:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 8010244:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8010248:	f113 0f04 	cmn.w	r3, #4
 801024c:	d12c      	bne.n	80102a8 <lwip_netconn_do_writemore+0x35c>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 801024e:	7b3b      	ldrb	r3, [r7, #12]
 8010250:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010252:	2301      	movs	r3, #1
 8010254:	76fb      	strb	r3, [r7, #27]
 8010256:	e027      	b.n	80102a8 <lwip_netconn_do_writemore+0x35c>
      }
    } else if (err == ERR_MEM) {
 8010258:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801025c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010260:	d120      	bne.n	80102a4 <lwip_netconn_do_writemore+0x358>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	4618      	mov	r0, r3
 8010268:	f008 fdce 	bl	8018e08 <tcp_output>
 801026c:	4603      	mov	r3, r0
 801026e:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8010270:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010274:	f113 0f04 	cmn.w	r3, #4
 8010278:	d104      	bne.n	8010284 <lwip_netconn_do_writemore+0x338>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 801027a:	7b7b      	ldrb	r3, [r7, #13]
 801027c:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 801027e:	2301      	movs	r3, #1
 8010280:	76fb      	strb	r3, [r7, #27]
 8010282:	e011      	b.n	80102a8 <lwip_netconn_do_writemore+0x35c>
      } else if (dontblock) {
 8010284:	7e3b      	ldrb	r3, [r7, #24]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d00e      	beq.n	80102a8 <lwip_netconn_do_writemore+0x35c>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801028e:	699b      	ldr	r3, [r3, #24]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d102      	bne.n	801029a <lwip_netconn_do_writemore+0x34e>
 8010294:	f06f 0306 	mvn.w	r3, #6
 8010298:	e000      	b.n	801029c <lwip_netconn_do_writemore+0x350>
 801029a:	2300      	movs	r3, #0
 801029c:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 801029e:	2301      	movs	r3, #1
 80102a0:	76fb      	strb	r3, [r7, #27]
 80102a2:	e001      	b.n	80102a8 <lwip_netconn_do_writemore+0x35c>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 80102a4:	2301      	movs	r3, #1
 80102a6:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 80102a8:	7efb      	ldrb	r3, [r7, #27]
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d015      	beq.n	80102da <lwip_netconn_do_writemore+0x38e>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	330c      	adds	r3, #12
 80102b6:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102bc:	7ffa      	ldrb	r2, [r7, #31]
 80102be:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2200      	movs	r2, #0
 80102c4:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2200      	movs	r2, #0
 80102ca:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 80102cc:	78fb      	ldrb	r3, [r7, #3]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d006      	beq.n	80102e0 <lwip_netconn_do_writemore+0x394>
#endif
    {
      sys_sem_signal(op_completed_sem);
 80102d2:	68b8      	ldr	r0, [r7, #8]
 80102d4:	f00d fa7a 	bl	801d7cc <sys_sem_signal>
 80102d8:	e002      	b.n	80102e0 <lwip_netconn_do_writemore+0x394>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 80102da:	f04f 33ff 	mov.w	r3, #4294967295
 80102de:	e000      	b.n	80102e2 <lwip_netconn_do_writemore+0x396>
  }
#endif
  return ERR_OK;
 80102e0:	2300      	movs	r3, #0
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	3720      	adds	r7, #32
 80102e6:	46bd      	mov	sp, r7
 80102e8:	bd80      	pop	{r7, pc}
 80102ea:	bf00      	nop

080102ec <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	b084      	sub	sp, #16
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 80102f8:	68bb      	ldr	r3, [r7, #8]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	4618      	mov	r0, r3
 80102fe:	f7fe fbb0 	bl	800ea62 <netconn_err>
 8010302:	4603      	mov	r3, r0
 8010304:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8010306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d166      	bne.n	80103dc <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 801030e:	68bb      	ldr	r3, [r7, #8]
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	781b      	ldrb	r3, [r3, #0]
 8010314:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010318:	2b10      	cmp	r3, #16
 801031a:	d15d      	bne.n	80103d8 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 801031c:	68bb      	ldr	r3, [r7, #8]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	785b      	ldrb	r3, [r3, #1]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d002      	beq.n	801032c <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 8010326:	23fb      	movs	r3, #251	@ 0xfb
 8010328:	73fb      	strb	r3, [r7, #15]
 801032a:	e057      	b.n	80103dc <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 801032c:	68bb      	ldr	r3, [r7, #8]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	685b      	ldr	r3, [r3, #4]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d04d      	beq.n	80103d2 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	2201      	movs	r2, #1
 801033c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010344:	2b00      	cmp	r3, #0
 8010346:	d006      	beq.n	8010356 <lwip_netconn_do_write+0x6a>
 8010348:	4b28      	ldr	r3, [pc, #160]	@ (80103ec <lwip_netconn_do_write+0x100>)
 801034a:	f240 7223 	movw	r2, #1827	@ 0x723
 801034e:	4928      	ldr	r1, [pc, #160]	@ (80103f0 <lwip_netconn_do_write+0x104>)
 8010350:	4828      	ldr	r0, [pc, #160]	@ (80103f4 <lwip_netconn_do_write+0x108>)
 8010352:	f00e fab3 	bl	801e8bc <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8010356:	68bb      	ldr	r3, [r7, #8]
 8010358:	695b      	ldr	r3, [r3, #20]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d106      	bne.n	801036c <lwip_netconn_do_write+0x80>
 801035e:	4b23      	ldr	r3, [pc, #140]	@ (80103ec <lwip_netconn_do_write+0x100>)
 8010360:	f240 7224 	movw	r2, #1828	@ 0x724
 8010364:	4924      	ldr	r1, [pc, #144]	@ (80103f8 <lwip_netconn_do_write+0x10c>)
 8010366:	4823      	ldr	r0, [pc, #140]	@ (80103f4 <lwip_netconn_do_write+0x108>)
 8010368:	f00e faa8 	bl	801e8bc <iprintf>
        msg->conn->current_msg = msg;
 801036c:	68bb      	ldr	r3, [r7, #8]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	68ba      	ldr	r2, [r7, #8]
 8010372:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	2100      	movs	r1, #0
 801037a:	4618      	mov	r0, r3
 801037c:	f7ff fde6 	bl	800ff4c <lwip_netconn_do_writemore>
 8010380:	4603      	mov	r3, r0
 8010382:	2b00      	cmp	r3, #0
 8010384:	d02e      	beq.n	80103e4 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8010386:	68bb      	ldr	r3, [r7, #8]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	785b      	ldrb	r3, [r3, #1]
 801038c:	2b01      	cmp	r3, #1
 801038e:	d006      	beq.n	801039e <lwip_netconn_do_write+0xb2>
 8010390:	4b16      	ldr	r3, [pc, #88]	@ (80103ec <lwip_netconn_do_write+0x100>)
 8010392:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 8010396:	4919      	ldr	r1, [pc, #100]	@ (80103fc <lwip_netconn_do_write+0x110>)
 8010398:	4816      	ldr	r0, [pc, #88]	@ (80103f4 <lwip_netconn_do_write+0x108>)
 801039a:	f00e fa8f 	bl	801e8bc <iprintf>
          UNLOCK_TCPIP_CORE();
 801039e:	4818      	ldr	r0, [pc, #96]	@ (8010400 <lwip_netconn_do_write+0x114>)
 80103a0:	f00d fa85 	bl	801d8ae <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	330c      	adds	r3, #12
 80103aa:	2100      	movs	r1, #0
 80103ac:	4618      	mov	r0, r3
 80103ae:	f00d f9dc 	bl	801d76a <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 80103b2:	4813      	ldr	r0, [pc, #76]	@ (8010400 <lwip_netconn_do_write+0x114>)
 80103b4:	f00d fa6c 	bl	801d890 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	785b      	ldrb	r3, [r3, #1]
 80103be:	2b01      	cmp	r3, #1
 80103c0:	d110      	bne.n	80103e4 <lwip_netconn_do_write+0xf8>
 80103c2:	4b0a      	ldr	r3, [pc, #40]	@ (80103ec <lwip_netconn_do_write+0x100>)
 80103c4:	f240 722c 	movw	r2, #1836	@ 0x72c
 80103c8:	490c      	ldr	r1, [pc, #48]	@ (80103fc <lwip_netconn_do_write+0x110>)
 80103ca:	480a      	ldr	r0, [pc, #40]	@ (80103f4 <lwip_netconn_do_write+0x108>)
 80103cc:	f00e fa76 	bl	801e8bc <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 80103d0:	e008      	b.n	80103e4 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 80103d2:	23f5      	movs	r3, #245	@ 0xf5
 80103d4:	73fb      	strb	r3, [r7, #15]
 80103d6:	e001      	b.n	80103dc <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 80103d8:	23fa      	movs	r3, #250	@ 0xfa
 80103da:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	7bfa      	ldrb	r2, [r7, #15]
 80103e0:	711a      	strb	r2, [r3, #4]
 80103e2:	e000      	b.n	80103e6 <lwip_netconn_do_write+0xfa>
        return;
 80103e4:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 80103e6:	3710      	adds	r7, #16
 80103e8:	46bd      	mov	sp, r7
 80103ea:	bd80      	pop	{r7, pc}
 80103ec:	08022ff4 	.word	0x08022ff4
 80103f0:	08023398 	.word	0x08023398
 80103f4:	08023038 	.word	0x08023038
 80103f8:	08023520 	.word	0x08023520
 80103fc:	080233b4 	.word	0x080233b4
 8010400:	20064690 	.word	0x20064690

08010404 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8010404:	b580      	push	{r7, lr}
 8010406:	b084      	sub	sp, #16
 8010408:	af00      	add	r7, sp, #0
 801040a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	785b      	ldrb	r3, [r3, #1]
 8010416:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	685b      	ldr	r3, [r3, #4]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d069      	beq.n	80104f6 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	781b      	ldrb	r3, [r3, #0]
 8010428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 801042c:	2b10      	cmp	r3, #16
 801042e:	d162      	bne.n	80104f6 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010434:	2b03      	cmp	r3, #3
 8010436:	d002      	beq.n	801043e <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010438:	7afb      	ldrb	r3, [r7, #11]
 801043a:	2b02      	cmp	r3, #2
 801043c:	d05b      	beq.n	80104f6 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 801043e:	7afb      	ldrb	r3, [r7, #11]
 8010440:	2b03      	cmp	r3, #3
 8010442:	d103      	bne.n	801044c <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	22f5      	movs	r2, #245	@ 0xf5
 8010448:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 801044a:	e059      	b.n	8010500 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 801044c:	7afb      	ldrb	r3, [r7, #11]
 801044e:	2b01      	cmp	r3, #1
 8010450:	d103      	bne.n	801045a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	22fb      	movs	r2, #251	@ 0xfb
 8010456:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8010458:	e052      	b.n	8010500 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	7a1b      	ldrb	r3, [r3, #8]
 801045e:	f003 0301 	and.w	r3, r3, #1
 8010462:	2b00      	cmp	r3, #0
 8010464:	d004      	beq.n	8010470 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	4618      	mov	r0, r3
 801046c:	f7ff f840 	bl	800f4f0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010476:	2b00      	cmp	r3, #0
 8010478:	d006      	beq.n	8010488 <lwip_netconn_do_close+0x84>
 801047a:	4b23      	ldr	r3, [pc, #140]	@ (8010508 <lwip_netconn_do_close+0x104>)
 801047c:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 8010480:	4922      	ldr	r1, [pc, #136]	@ (801050c <lwip_netconn_do_close+0x108>)
 8010482:	4823      	ldr	r0, [pc, #140]	@ (8010510 <lwip_netconn_do_close+0x10c>)
 8010484:	f00e fa1a 	bl	801e8bc <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	2204      	movs	r2, #4
 801048e:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	68fa      	ldr	r2, [r7, #12]
 8010496:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	2100      	movs	r1, #0
 801049e:	4618      	mov	r0, r3
 80104a0:	f7ff f8a4 	bl	800f5ec <lwip_netconn_do_close_internal>
 80104a4:	4603      	mov	r3, r0
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d029      	beq.n	80104fe <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	785b      	ldrb	r3, [r3, #1]
 80104b0:	2b04      	cmp	r3, #4
 80104b2:	d006      	beq.n	80104c2 <lwip_netconn_do_close+0xbe>
 80104b4:	4b14      	ldr	r3, [pc, #80]	@ (8010508 <lwip_netconn_do_close+0x104>)
 80104b6:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 80104ba:	4916      	ldr	r1, [pc, #88]	@ (8010514 <lwip_netconn_do_close+0x110>)
 80104bc:	4814      	ldr	r0, [pc, #80]	@ (8010510 <lwip_netconn_do_close+0x10c>)
 80104be:	f00e f9fd 	bl	801e8bc <iprintf>
        UNLOCK_TCPIP_CORE();
 80104c2:	4815      	ldr	r0, [pc, #84]	@ (8010518 <lwip_netconn_do_close+0x114>)
 80104c4:	f00d f9f3 	bl	801d8ae <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	330c      	adds	r3, #12
 80104ce:	2100      	movs	r1, #0
 80104d0:	4618      	mov	r0, r3
 80104d2:	f00d f94a 	bl	801d76a <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 80104d6:	4810      	ldr	r0, [pc, #64]	@ (8010518 <lwip_netconn_do_close+0x114>)
 80104d8:	f00d f9da 	bl	801d890 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	785b      	ldrb	r3, [r3, #1]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d00b      	beq.n	80104fe <lwip_netconn_do_close+0xfa>
 80104e6:	4b08      	ldr	r3, [pc, #32]	@ (8010508 <lwip_netconn_do_close+0x104>)
 80104e8:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 80104ec:	4909      	ldr	r1, [pc, #36]	@ (8010514 <lwip_netconn_do_close+0x110>)
 80104ee:	4808      	ldr	r0, [pc, #32]	@ (8010510 <lwip_netconn_do_close+0x10c>)
 80104f0:	f00e f9e4 	bl	801e8bc <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 80104f4:	e003      	b.n	80104fe <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	22f5      	movs	r2, #245	@ 0xf5
 80104fa:	711a      	strb	r2, [r3, #4]
 80104fc:	e000      	b.n	8010500 <lwip_netconn_do_close+0xfc>
      return;
 80104fe:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8010500:	3710      	adds	r7, #16
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}
 8010506:	bf00      	nop
 8010508:	08022ff4 	.word	0x08022ff4
 801050c:	08023398 	.word	0x08023398
 8010510:	08023038 	.word	0x08023038
 8010514:	080233b4 	.word	0x080233b4
 8010518:	20064690 	.word	0x20064690

0801051c <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b082      	sub	sp, #8
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d013      	beq.n	8010552 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d00b      	beq.n	801054a <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	4618      	mov	r0, r3
 8010538:	f002 fe1c 	bl	8013174 <pbuf_free>
      buf->p = buf->ptr = NULL;
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2200      	movs	r2, #0
 8010540:	605a      	str	r2, [r3, #4]
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	685a      	ldr	r2, [r3, #4]
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 801054a:	6879      	ldr	r1, [r7, #4]
 801054c:	2006      	movs	r0, #6
 801054e:	f001 ff6d 	bl	801242c <memp_free>
  }
}
 8010552:	bf00      	nop
 8010554:	3708      	adds	r7, #8
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
	...

0801055c <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b084      	sub	sp, #16
 8010560:	af00      	add	r7, sp, #0
 8010562:	60f8      	str	r0, [r7, #12]
 8010564:	60b9      	str	r1, [r7, #8]
 8010566:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d108      	bne.n	8010580 <netbuf_data+0x24>
 801056e:	4b1b      	ldr	r3, [pc, #108]	@ (80105dc <netbuf_data+0x80>)
 8010570:	22c6      	movs	r2, #198	@ 0xc6
 8010572:	491b      	ldr	r1, [pc, #108]	@ (80105e0 <netbuf_data+0x84>)
 8010574:	481b      	ldr	r0, [pc, #108]	@ (80105e4 <netbuf_data+0x88>)
 8010576:	f00e f9a1 	bl	801e8bc <iprintf>
 801057a:	f06f 030f 	mvn.w	r3, #15
 801057e:	e029      	b.n	80105d4 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8010580:	68bb      	ldr	r3, [r7, #8]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d108      	bne.n	8010598 <netbuf_data+0x3c>
 8010586:	4b15      	ldr	r3, [pc, #84]	@ (80105dc <netbuf_data+0x80>)
 8010588:	22c7      	movs	r2, #199	@ 0xc7
 801058a:	4917      	ldr	r1, [pc, #92]	@ (80105e8 <netbuf_data+0x8c>)
 801058c:	4815      	ldr	r0, [pc, #84]	@ (80105e4 <netbuf_data+0x88>)
 801058e:	f00e f995 	bl	801e8bc <iprintf>
 8010592:	f06f 030f 	mvn.w	r3, #15
 8010596:	e01d      	b.n	80105d4 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d108      	bne.n	80105b0 <netbuf_data+0x54>
 801059e:	4b0f      	ldr	r3, [pc, #60]	@ (80105dc <netbuf_data+0x80>)
 80105a0:	22c8      	movs	r2, #200	@ 0xc8
 80105a2:	4912      	ldr	r1, [pc, #72]	@ (80105ec <netbuf_data+0x90>)
 80105a4:	480f      	ldr	r0, [pc, #60]	@ (80105e4 <netbuf_data+0x88>)
 80105a6:	f00e f989 	bl	801e8bc <iprintf>
 80105aa:	f06f 030f 	mvn.w	r3, #15
 80105ae:	e011      	b.n	80105d4 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	685b      	ldr	r3, [r3, #4]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d102      	bne.n	80105be <netbuf_data+0x62>
    return ERR_BUF;
 80105b8:	f06f 0301 	mvn.w	r3, #1
 80105bc:	e00a      	b.n	80105d4 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	685b      	ldr	r3, [r3, #4]
 80105c2:	685a      	ldr	r2, [r3, #4]
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	685b      	ldr	r3, [r3, #4]
 80105cc:	895a      	ldrh	r2, [r3, #10]
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 80105d2:	2300      	movs	r3, #0
}
 80105d4:	4618      	mov	r0, r3
 80105d6:	3710      	adds	r7, #16
 80105d8:	46bd      	mov	sp, r7
 80105da:	bd80      	pop	{r7, pc}
 80105dc:	08023574 	.word	0x08023574
 80105e0:	0802367c 	.word	0x0802367c
 80105e4:	080235c4 	.word	0x080235c4
 80105e8:	08023698 	.word	0x08023698
 80105ec:	080236b8 	.word	0x080236b8

080105f0 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 80105f0:	b580      	push	{r7, lr}
 80105f2:	b082      	sub	sp, #8
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d108      	bne.n	8010610 <netbuf_next+0x20>
 80105fe:	4b11      	ldr	r3, [pc, #68]	@ (8010644 <netbuf_next+0x54>)
 8010600:	22e0      	movs	r2, #224	@ 0xe0
 8010602:	4911      	ldr	r1, [pc, #68]	@ (8010648 <netbuf_next+0x58>)
 8010604:	4811      	ldr	r0, [pc, #68]	@ (801064c <netbuf_next+0x5c>)
 8010606:	f00e f959 	bl	801e8bc <iprintf>
 801060a:	f04f 33ff 	mov.w	r3, #4294967295
 801060e:	e014      	b.n	801063a <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	685b      	ldr	r3, [r3, #4]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d102      	bne.n	8010620 <netbuf_next+0x30>
    return -1;
 801061a:	f04f 33ff 	mov.w	r3, #4294967295
 801061e:	e00c      	b.n	801063a <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	685b      	ldr	r3, [r3, #4]
 8010624:	681a      	ldr	r2, [r3, #0]
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	685b      	ldr	r3, [r3, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	2b00      	cmp	r3, #0
 8010632:	d101      	bne.n	8010638 <netbuf_next+0x48>
    return 1;
 8010634:	2301      	movs	r3, #1
 8010636:	e000      	b.n	801063a <netbuf_next+0x4a>
  }
  return 0;
 8010638:	2300      	movs	r3, #0
}
 801063a:	4618      	mov	r0, r3
 801063c:	3708      	adds	r7, #8
 801063e:	46bd      	mov	sp, r7
 8010640:	bd80      	pop	{r7, pc}
 8010642:	bf00      	nop
 8010644:	08023574 	.word	0x08023574
 8010648:	080236d4 	.word	0x080236d4
 801064c:	080235c4 	.word	0x080235c4

08010650 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b084      	sub	sp, #16
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
 8010658:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801065a:	f009 fc8d 	bl	8019f78 <sys_timeouts_sleeptime>
 801065e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010666:	d10b      	bne.n	8010680 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010668:	4813      	ldr	r0, [pc, #76]	@ (80106b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801066a:	f00d f920 	bl	801d8ae <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801066e:	2200      	movs	r2, #0
 8010670:	6839      	ldr	r1, [r7, #0]
 8010672:	6878      	ldr	r0, [r7, #4]
 8010674:	f00c ffd8 	bl	801d628 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010678:	480f      	ldr	r0, [pc, #60]	@ (80106b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801067a:	f00d f909 	bl	801d890 <sys_mutex_lock>
    return;
 801067e:	e018      	b.n	80106b2 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d102      	bne.n	801068c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8010686:	f009 fc3d 	bl	8019f04 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801068a:	e7e6      	b.n	801065a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 801068c:	480a      	ldr	r0, [pc, #40]	@ (80106b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801068e:	f00d f90e 	bl	801d8ae <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8010692:	68fa      	ldr	r2, [r7, #12]
 8010694:	6839      	ldr	r1, [r7, #0]
 8010696:	6878      	ldr	r0, [r7, #4]
 8010698:	f00c ffc6 	bl	801d628 <sys_arch_mbox_fetch>
 801069c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801069e:	4806      	ldr	r0, [pc, #24]	@ (80106b8 <tcpip_timeouts_mbox_fetch+0x68>)
 80106a0:	f00d f8f6 	bl	801d890 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106aa:	d102      	bne.n	80106b2 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80106ac:	f009 fc2a 	bl	8019f04 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80106b0:	e7d3      	b.n	801065a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80106b2:	3710      	adds	r7, #16
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}
 80106b8:	20064690 	.word	0x20064690

080106bc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	b084      	sub	sp, #16
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80106c4:	4810      	ldr	r0, [pc, #64]	@ (8010708 <tcpip_thread+0x4c>)
 80106c6:	f00d f8e3 	bl	801d890 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80106ca:	4b10      	ldr	r3, [pc, #64]	@ (801070c <tcpip_thread+0x50>)
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d005      	beq.n	80106de <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80106d2:	4b0e      	ldr	r3, [pc, #56]	@ (801070c <tcpip_thread+0x50>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	4a0e      	ldr	r2, [pc, #56]	@ (8010710 <tcpip_thread+0x54>)
 80106d8:	6812      	ldr	r2, [r2, #0]
 80106da:	4610      	mov	r0, r2
 80106dc:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80106de:	f107 030c 	add.w	r3, r7, #12
 80106e2:	4619      	mov	r1, r3
 80106e4:	480b      	ldr	r0, [pc, #44]	@ (8010714 <tcpip_thread+0x58>)
 80106e6:	f7ff ffb3 	bl	8010650 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d106      	bne.n	80106fe <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80106f0:	4b09      	ldr	r3, [pc, #36]	@ (8010718 <tcpip_thread+0x5c>)
 80106f2:	2291      	movs	r2, #145	@ 0x91
 80106f4:	4909      	ldr	r1, [pc, #36]	@ (801071c <tcpip_thread+0x60>)
 80106f6:	480a      	ldr	r0, [pc, #40]	@ (8010720 <tcpip_thread+0x64>)
 80106f8:	f00e f8e0 	bl	801e8bc <iprintf>
      continue;
 80106fc:	e003      	b.n	8010706 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	4618      	mov	r0, r3
 8010702:	f000 f80f 	bl	8010724 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010706:	e7ea      	b.n	80106de <tcpip_thread+0x22>
 8010708:	20064690 	.word	0x20064690
 801070c:	20064684 	.word	0x20064684
 8010710:	20064688 	.word	0x20064688
 8010714:	2006468c 	.word	0x2006468c
 8010718:	0802370c 	.word	0x0802370c
 801071c:	0802373c 	.word	0x0802373c
 8010720:	0802375c 	.word	0x0802375c

08010724 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010724:	b580      	push	{r7, lr}
 8010726:	b082      	sub	sp, #8
 8010728:	af00      	add	r7, sp, #0
 801072a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	2b02      	cmp	r3, #2
 8010732:	d026      	beq.n	8010782 <tcpip_thread_handle_msg+0x5e>
 8010734:	2b02      	cmp	r3, #2
 8010736:	dc2b      	bgt.n	8010790 <tcpip_thread_handle_msg+0x6c>
 8010738:	2b00      	cmp	r3, #0
 801073a:	d002      	beq.n	8010742 <tcpip_thread_handle_msg+0x1e>
 801073c:	2b01      	cmp	r3, #1
 801073e:	d015      	beq.n	801076c <tcpip_thread_handle_msg+0x48>
 8010740:	e026      	b.n	8010790 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	68db      	ldr	r3, [r3, #12]
 8010746:	687a      	ldr	r2, [r7, #4]
 8010748:	6850      	ldr	r0, [r2, #4]
 801074a:	687a      	ldr	r2, [r7, #4]
 801074c:	6892      	ldr	r2, [r2, #8]
 801074e:	4611      	mov	r1, r2
 8010750:	4798      	blx	r3
 8010752:	4603      	mov	r3, r0
 8010754:	2b00      	cmp	r3, #0
 8010756:	d004      	beq.n	8010762 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	685b      	ldr	r3, [r3, #4]
 801075c:	4618      	mov	r0, r3
 801075e:	f002 fd09 	bl	8013174 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010762:	6879      	ldr	r1, [r7, #4]
 8010764:	2009      	movs	r0, #9
 8010766:	f001 fe61 	bl	801242c <memp_free>
      break;
 801076a:	e018      	b.n	801079e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	685b      	ldr	r3, [r3, #4]
 8010770:	687a      	ldr	r2, [r7, #4]
 8010772:	6892      	ldr	r2, [r2, #8]
 8010774:	4610      	mov	r0, r2
 8010776:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8010778:	6879      	ldr	r1, [r7, #4]
 801077a:	2008      	movs	r0, #8
 801077c:	f001 fe56 	bl	801242c <memp_free>
      break;
 8010780:	e00d      	b.n	801079e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	685b      	ldr	r3, [r3, #4]
 8010786:	687a      	ldr	r2, [r7, #4]
 8010788:	6892      	ldr	r2, [r2, #8]
 801078a:	4610      	mov	r0, r2
 801078c:	4798      	blx	r3
      break;
 801078e:	e006      	b.n	801079e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010790:	4b05      	ldr	r3, [pc, #20]	@ (80107a8 <tcpip_thread_handle_msg+0x84>)
 8010792:	22cf      	movs	r2, #207	@ 0xcf
 8010794:	4905      	ldr	r1, [pc, #20]	@ (80107ac <tcpip_thread_handle_msg+0x88>)
 8010796:	4806      	ldr	r0, [pc, #24]	@ (80107b0 <tcpip_thread_handle_msg+0x8c>)
 8010798:	f00e f890 	bl	801e8bc <iprintf>
      break;
 801079c:	bf00      	nop
  }
}
 801079e:	bf00      	nop
 80107a0:	3708      	adds	r7, #8
 80107a2:	46bd      	mov	sp, r7
 80107a4:	bd80      	pop	{r7, pc}
 80107a6:	bf00      	nop
 80107a8:	0802370c 	.word	0x0802370c
 80107ac:	0802373c 	.word	0x0802373c
 80107b0:	0802375c 	.word	0x0802375c

080107b4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b086      	sub	sp, #24
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60f8      	str	r0, [r7, #12]
 80107bc:	60b9      	str	r1, [r7, #8]
 80107be:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80107c0:	481a      	ldr	r0, [pc, #104]	@ (801082c <tcpip_inpkt+0x78>)
 80107c2:	f00c ff8c 	bl	801d6de <sys_mbox_valid>
 80107c6:	4603      	mov	r3, r0
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d105      	bne.n	80107d8 <tcpip_inpkt+0x24>
 80107cc:	4b18      	ldr	r3, [pc, #96]	@ (8010830 <tcpip_inpkt+0x7c>)
 80107ce:	22fc      	movs	r2, #252	@ 0xfc
 80107d0:	4918      	ldr	r1, [pc, #96]	@ (8010834 <tcpip_inpkt+0x80>)
 80107d2:	4819      	ldr	r0, [pc, #100]	@ (8010838 <tcpip_inpkt+0x84>)
 80107d4:	f00e f872 	bl	801e8bc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80107d8:	2009      	movs	r0, #9
 80107da:	f001 fdb1 	bl	8012340 <memp_malloc>
 80107de:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d102      	bne.n	80107ec <tcpip_inpkt+0x38>
    return ERR_MEM;
 80107e6:	f04f 33ff 	mov.w	r3, #4294967295
 80107ea:	e01a      	b.n	8010822 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	2200      	movs	r2, #0
 80107f0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80107f2:	697b      	ldr	r3, [r7, #20]
 80107f4:	68fa      	ldr	r2, [r7, #12]
 80107f6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80107f8:	697b      	ldr	r3, [r7, #20]
 80107fa:	68ba      	ldr	r2, [r7, #8]
 80107fc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80107fe:	697b      	ldr	r3, [r7, #20]
 8010800:	687a      	ldr	r2, [r7, #4]
 8010802:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010804:	6979      	ldr	r1, [r7, #20]
 8010806:	4809      	ldr	r0, [pc, #36]	@ (801082c <tcpip_inpkt+0x78>)
 8010808:	f00c fef4 	bl	801d5f4 <sys_mbox_trypost>
 801080c:	4603      	mov	r3, r0
 801080e:	2b00      	cmp	r3, #0
 8010810:	d006      	beq.n	8010820 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010812:	6979      	ldr	r1, [r7, #20]
 8010814:	2009      	movs	r0, #9
 8010816:	f001 fe09 	bl	801242c <memp_free>
    return ERR_MEM;
 801081a:	f04f 33ff 	mov.w	r3, #4294967295
 801081e:	e000      	b.n	8010822 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010820:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010822:	4618      	mov	r0, r3
 8010824:	3718      	adds	r7, #24
 8010826:	46bd      	mov	sp, r7
 8010828:	bd80      	pop	{r7, pc}
 801082a:	bf00      	nop
 801082c:	2006468c 	.word	0x2006468c
 8010830:	0802370c 	.word	0x0802370c
 8010834:	08023784 	.word	0x08023784
 8010838:	0802375c 	.word	0x0802375c

0801083c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b082      	sub	sp, #8
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
 8010844:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8010846:	683b      	ldr	r3, [r7, #0]
 8010848:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801084c:	f003 0318 	and.w	r3, r3, #24
 8010850:	2b00      	cmp	r3, #0
 8010852:	d006      	beq.n	8010862 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8010854:	4a08      	ldr	r2, [pc, #32]	@ (8010878 <tcpip_input+0x3c>)
 8010856:	6839      	ldr	r1, [r7, #0]
 8010858:	6878      	ldr	r0, [r7, #4]
 801085a:	f7ff ffab 	bl	80107b4 <tcpip_inpkt>
 801085e:	4603      	mov	r3, r0
 8010860:	e005      	b.n	801086e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8010862:	4a06      	ldr	r2, [pc, #24]	@ (801087c <tcpip_input+0x40>)
 8010864:	6839      	ldr	r1, [r7, #0]
 8010866:	6878      	ldr	r0, [r7, #4]
 8010868:	f7ff ffa4 	bl	80107b4 <tcpip_inpkt>
 801086c:	4603      	mov	r3, r0
}
 801086e:	4618      	mov	r0, r3
 8010870:	3708      	adds	r7, #8
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
 8010876:	bf00      	nop
 8010878:	0801d3e1 	.word	0x0801d3e1
 801087c:	0801bf55 	.word	0x0801bf55

08010880 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b084      	sub	sp, #16
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801088a:	4819      	ldr	r0, [pc, #100]	@ (80108f0 <tcpip_try_callback+0x70>)
 801088c:	f00c ff27 	bl	801d6de <sys_mbox_valid>
 8010890:	4603      	mov	r3, r0
 8010892:	2b00      	cmp	r3, #0
 8010894:	d106      	bne.n	80108a4 <tcpip_try_callback+0x24>
 8010896:	4b17      	ldr	r3, [pc, #92]	@ (80108f4 <tcpip_try_callback+0x74>)
 8010898:	f240 125d 	movw	r2, #349	@ 0x15d
 801089c:	4916      	ldr	r1, [pc, #88]	@ (80108f8 <tcpip_try_callback+0x78>)
 801089e:	4817      	ldr	r0, [pc, #92]	@ (80108fc <tcpip_try_callback+0x7c>)
 80108a0:	f00e f80c 	bl	801e8bc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80108a4:	2008      	movs	r0, #8
 80108a6:	f001 fd4b 	bl	8012340 <memp_malloc>
 80108aa:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d102      	bne.n	80108b8 <tcpip_try_callback+0x38>
    return ERR_MEM;
 80108b2:	f04f 33ff 	mov.w	r3, #4294967295
 80108b6:	e017      	b.n	80108e8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	2201      	movs	r2, #1
 80108bc:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	687a      	ldr	r2, [r7, #4]
 80108c2:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	683a      	ldr	r2, [r7, #0]
 80108c8:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80108ca:	68f9      	ldr	r1, [r7, #12]
 80108cc:	4808      	ldr	r0, [pc, #32]	@ (80108f0 <tcpip_try_callback+0x70>)
 80108ce:	f00c fe91 	bl	801d5f4 <sys_mbox_trypost>
 80108d2:	4603      	mov	r3, r0
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d006      	beq.n	80108e6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80108d8:	68f9      	ldr	r1, [r7, #12]
 80108da:	2008      	movs	r0, #8
 80108dc:	f001 fda6 	bl	801242c <memp_free>
    return ERR_MEM;
 80108e0:	f04f 33ff 	mov.w	r3, #4294967295
 80108e4:	e000      	b.n	80108e8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80108e6:	2300      	movs	r3, #0
}
 80108e8:	4618      	mov	r0, r3
 80108ea:	3710      	adds	r7, #16
 80108ec:	46bd      	mov	sp, r7
 80108ee:	bd80      	pop	{r7, pc}
 80108f0:	2006468c 	.word	0x2006468c
 80108f4:	0802370c 	.word	0x0802370c
 80108f8:	08023784 	.word	0x08023784
 80108fc:	0802375c 	.word	0x0802375c

08010900 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b084      	sub	sp, #16
 8010904:	af00      	add	r7, sp, #0
 8010906:	60f8      	str	r0, [r7, #12]
 8010908:	60b9      	str	r1, [r7, #8]
 801090a:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 801090c:	4806      	ldr	r0, [pc, #24]	@ (8010928 <tcpip_send_msg_wait_sem+0x28>)
 801090e:	f00c ffbf 	bl	801d890 <sys_mutex_lock>
  fn(apimsg);
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	68b8      	ldr	r0, [r7, #8]
 8010916:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8010918:	4803      	ldr	r0, [pc, #12]	@ (8010928 <tcpip_send_msg_wait_sem+0x28>)
 801091a:	f00c ffc8 	bl	801d8ae <sys_mutex_unlock>
  return ERR_OK;
 801091e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010920:	4618      	mov	r0, r3
 8010922:	3710      	adds	r7, #16
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}
 8010928:	20064690 	.word	0x20064690

0801092c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b084      	sub	sp, #16
 8010930:	af02      	add	r7, sp, #8
 8010932:	6078      	str	r0, [r7, #4]
 8010934:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010936:	f001 f85b 	bl	80119f0 <lwip_init>

  tcpip_init_done = initfunc;
 801093a:	4a17      	ldr	r2, [pc, #92]	@ (8010998 <tcpip_init+0x6c>)
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010940:	4a16      	ldr	r2, [pc, #88]	@ (801099c <tcpip_init+0x70>)
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8010946:	2106      	movs	r1, #6
 8010948:	4815      	ldr	r0, [pc, #84]	@ (80109a0 <tcpip_init+0x74>)
 801094a:	f00c fe1f 	bl	801d58c <sys_mbox_new>
 801094e:	4603      	mov	r3, r0
 8010950:	2b00      	cmp	r3, #0
 8010952:	d006      	beq.n	8010962 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010954:	4b13      	ldr	r3, [pc, #76]	@ (80109a4 <tcpip_init+0x78>)
 8010956:	f240 2261 	movw	r2, #609	@ 0x261
 801095a:	4913      	ldr	r1, [pc, #76]	@ (80109a8 <tcpip_init+0x7c>)
 801095c:	4813      	ldr	r0, [pc, #76]	@ (80109ac <tcpip_init+0x80>)
 801095e:	f00d ffad 	bl	801e8bc <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010962:	4813      	ldr	r0, [pc, #76]	@ (80109b0 <tcpip_init+0x84>)
 8010964:	f00c ff78 	bl	801d858 <sys_mutex_new>
 8010968:	4603      	mov	r3, r0
 801096a:	2b00      	cmp	r3, #0
 801096c:	d006      	beq.n	801097c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801096e:	4b0d      	ldr	r3, [pc, #52]	@ (80109a4 <tcpip_init+0x78>)
 8010970:	f240 2265 	movw	r2, #613	@ 0x265
 8010974:	490f      	ldr	r1, [pc, #60]	@ (80109b4 <tcpip_init+0x88>)
 8010976:	480d      	ldr	r0, [pc, #52]	@ (80109ac <tcpip_init+0x80>)
 8010978:	f00d ffa0 	bl	801e8bc <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801097c:	2300      	movs	r3, #0
 801097e:	9300      	str	r3, [sp, #0]
 8010980:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010984:	2200      	movs	r2, #0
 8010986:	490c      	ldr	r1, [pc, #48]	@ (80109b8 <tcpip_init+0x8c>)
 8010988:	480c      	ldr	r0, [pc, #48]	@ (80109bc <tcpip_init+0x90>)
 801098a:	f00c ff9d 	bl	801d8c8 <sys_thread_new>
}
 801098e:	bf00      	nop
 8010990:	3708      	adds	r7, #8
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}
 8010996:	bf00      	nop
 8010998:	20064684 	.word	0x20064684
 801099c:	20064688 	.word	0x20064688
 80109a0:	2006468c 	.word	0x2006468c
 80109a4:	0802370c 	.word	0x0802370c
 80109a8:	08023794 	.word	0x08023794
 80109ac:	0802375c 	.word	0x0802375c
 80109b0:	20064690 	.word	0x20064690
 80109b4:	080237b8 	.word	0x080237b8
 80109b8:	080106bd 	.word	0x080106bd
 80109bc:	080237dc 	.word	0x080237dc

080109c0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80109c0:	b480      	push	{r7}
 80109c2:	b083      	sub	sp, #12
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	4603      	mov	r3, r0
 80109c8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80109ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80109ce:	021b      	lsls	r3, r3, #8
 80109d0:	b21a      	sxth	r2, r3
 80109d2:	88fb      	ldrh	r3, [r7, #6]
 80109d4:	0a1b      	lsrs	r3, r3, #8
 80109d6:	b29b      	uxth	r3, r3
 80109d8:	b21b      	sxth	r3, r3
 80109da:	4313      	orrs	r3, r2
 80109dc:	b21b      	sxth	r3, r3
 80109de:	b29b      	uxth	r3, r3
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	370c      	adds	r7, #12
 80109e4:	46bd      	mov	sp, r7
 80109e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ea:	4770      	bx	lr

080109ec <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80109ec:	b480      	push	{r7}
 80109ee:	b083      	sub	sp, #12
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	061a      	lsls	r2, r3, #24
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	021b      	lsls	r3, r3, #8
 80109fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010a00:	431a      	orrs	r2, r3
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	0a1b      	lsrs	r3, r3, #8
 8010a06:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010a0a:	431a      	orrs	r2, r3
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	0e1b      	lsrs	r3, r3, #24
 8010a10:	4313      	orrs	r3, r2
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	370c      	adds	r7, #12
 8010a16:	46bd      	mov	sp, r7
 8010a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1c:	4770      	bx	lr

08010a1e <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 8010a1e:	b480      	push	{r7}
 8010a20:	b087      	sub	sp, #28
 8010a22:	af00      	add	r7, sp, #0
 8010a24:	60f8      	str	r0, [r7, #12]
 8010a26:	60b9      	str	r1, [r7, #8]
 8010a28:	607a      	str	r2, [r7, #4]
  char c1, c2;

  do {
    c1 = *str1++;
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	1c5a      	adds	r2, r3, #1
 8010a2e:	60fa      	str	r2, [r7, #12]
 8010a30:	781b      	ldrb	r3, [r3, #0]
 8010a32:	75fb      	strb	r3, [r7, #23]
    c2 = *str2++;
 8010a34:	68bb      	ldr	r3, [r7, #8]
 8010a36:	1c5a      	adds	r2, r3, #1
 8010a38:	60ba      	str	r2, [r7, #8]
 8010a3a:	781b      	ldrb	r3, [r3, #0]
 8010a3c:	75bb      	strb	r3, [r7, #22]
    if (c1 != c2) {
 8010a3e:	7dfa      	ldrb	r2, [r7, #23]
 8010a40:	7dbb      	ldrb	r3, [r7, #22]
 8010a42:	429a      	cmp	r2, r3
 8010a44:	d016      	beq.n	8010a74 <lwip_strnicmp+0x56>
      char c1_upc = c1 | 0x20;
 8010a46:	7dfb      	ldrb	r3, [r7, #23]
 8010a48:	f043 0320 	orr.w	r3, r3, #32
 8010a4c:	757b      	strb	r3, [r7, #21]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8010a4e:	7d7b      	ldrb	r3, [r7, #21]
 8010a50:	2b60      	cmp	r3, #96	@ 0x60
 8010a52:	d90c      	bls.n	8010a6e <lwip_strnicmp+0x50>
 8010a54:	7d7b      	ldrb	r3, [r7, #21]
 8010a56:	2b7a      	cmp	r3, #122	@ 0x7a
 8010a58:	d809      	bhi.n	8010a6e <lwip_strnicmp+0x50>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 8010a5a:	7dbb      	ldrb	r3, [r7, #22]
 8010a5c:	f043 0320 	orr.w	r3, r3, #32
 8010a60:	753b      	strb	r3, [r7, #20]
        if (c1_upc != c2_upc) {
 8010a62:	7d7a      	ldrb	r2, [r7, #21]
 8010a64:	7d3b      	ldrb	r3, [r7, #20]
 8010a66:	429a      	cmp	r2, r3
 8010a68:	d003      	beq.n	8010a72 <lwip_strnicmp+0x54>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 8010a6a:	2301      	movs	r3, #1
 8010a6c:	e00c      	b.n	8010a88 <lwip_strnicmp+0x6a>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 8010a6e:	2301      	movs	r3, #1
 8010a70:	e00a      	b.n	8010a88 <lwip_strnicmp+0x6a>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8010a72:	bf00      	nop
      }
    }
    len--;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	3b01      	subs	r3, #1
 8010a78:	607b      	str	r3, [r7, #4]
  } while ((len != 0) && (c1 != 0));
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d002      	beq.n	8010a86 <lwip_strnicmp+0x68>
 8010a80:	7dfb      	ldrb	r3, [r7, #23]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d1d1      	bne.n	8010a2a <lwip_strnicmp+0xc>
  return 0;
 8010a86:	2300      	movs	r3, #0
}
 8010a88:	4618      	mov	r0, r3
 8010a8a:	371c      	adds	r7, #28
 8010a8c:	46bd      	mov	sp, r7
 8010a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a92:	4770      	bx	lr

08010a94 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 8010a94:	b480      	push	{r7}
 8010a96:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 8010a98:	bf00      	nop
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr
	...

08010aa4 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 8010aa4:	b480      	push	{r7}
 8010aa6:	b083      	sub	sp, #12
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	4603      	mov	r3, r0
 8010aac:	6039      	str	r1, [r7, #0]
 8010aae:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 8010ab0:	79fb      	ldrb	r3, [r7, #7]
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	d80f      	bhi.n	8010ad6 <dns_setserver+0x32>
    if (dnsserver != NULL) {
 8010ab6:	683b      	ldr	r3, [r7, #0]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d006      	beq.n	8010aca <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 8010abc:	79fb      	ldrb	r3, [r7, #7]
 8010abe:	4909      	ldr	r1, [pc, #36]	@ (8010ae4 <dns_setserver+0x40>)
 8010ac0:	683a      	ldr	r2, [r7, #0]
 8010ac2:	6812      	ldr	r2, [r2, #0]
 8010ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 8010ac8:	e005      	b.n	8010ad6 <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 8010aca:	79fb      	ldrb	r3, [r7, #7]
 8010acc:	4905      	ldr	r1, [pc, #20]	@ (8010ae4 <dns_setserver+0x40>)
 8010ace:	4a06      	ldr	r2, [pc, #24]	@ (8010ae8 <dns_setserver+0x44>)
 8010ad0:	6812      	ldr	r2, [r2, #0]
 8010ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010ad6:	bf00      	nop
 8010ad8:	370c      	adds	r7, #12
 8010ada:	46bd      	mov	sp, r7
 8010adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae0:	4770      	bx	lr
 8010ae2:	bf00      	nop
 8010ae4:	20064b18 	.word	0x20064b18
 8010ae8:	08026408 	.word	0x08026408

08010aec <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 8010af0:	f000 fc54 	bl	801139c <dns_check_entries>
}
 8010af4:	bf00      	nop
 8010af6:	bd80      	pop	{r7, pc}

08010af8 <dns_lookup>:
 *         was not found in the cached dns_table.
 * @return ERR_OK if found, ERR_ARG if not found
 */
static err_t
dns_lookup(const char *name, ip_addr_t *addr LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype))
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b084      	sub	sp, #16
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
 8010b00:	6039      	str	r1, [r7, #0]
    return ERR_OK;
  }
#endif /* DNS_LOOKUP_LOCAL_EXTERN */

  /* Walk through name list, return entry if found. If not, return NULL. */
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8010b02:	2300      	movs	r3, #0
 8010b04:	73fb      	strb	r3, [r7, #15]
 8010b06:	e02e      	b.n	8010b66 <dns_lookup+0x6e>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8010b08:	7bfa      	ldrb	r2, [r7, #15]
 8010b0a:	491b      	ldr	r1, [pc, #108]	@ (8010b78 <dns_lookup+0x80>)
 8010b0c:	4613      	mov	r3, r2
 8010b0e:	011b      	lsls	r3, r3, #4
 8010b10:	4413      	add	r3, r2
 8010b12:	011b      	lsls	r3, r3, #4
 8010b14:	440b      	add	r3, r1
 8010b16:	330a      	adds	r3, #10
 8010b18:	781b      	ldrb	r3, [r3, #0]
 8010b1a:	2b03      	cmp	r3, #3
 8010b1c:	d120      	bne.n	8010b60 <dns_lookup+0x68>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 8010b1e:	7bfa      	ldrb	r2, [r7, #15]
 8010b20:	4613      	mov	r3, r2
 8010b22:	011b      	lsls	r3, r3, #4
 8010b24:	4413      	add	r3, r2
 8010b26:	011b      	lsls	r3, r3, #4
 8010b28:	3310      	adds	r3, #16
 8010b2a:	4a13      	ldr	r2, [pc, #76]	@ (8010b78 <dns_lookup+0x80>)
 8010b2c:	4413      	add	r3, r2
 8010b2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010b32:	4619      	mov	r1, r3
 8010b34:	6878      	ldr	r0, [r7, #4]
 8010b36:	f7ff ff72 	bl	8010a1e <lwip_strnicmp>
 8010b3a:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d10f      	bne.n	8010b60 <dns_lookup+0x68>
        LWIP_DNS_ADDRTYPE_MATCH_IP(dns_addrtype, dns_table[i].ipaddr)) {
      LWIP_DEBUGF(DNS_DEBUG, ("dns_lookup: \"%s\": found = ", name));
      ip_addr_debug_print_val(DNS_DEBUG, dns_table[i].ipaddr);
      LWIP_DEBUGF(DNS_DEBUG, ("\n"));
      if (addr) {
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d00a      	beq.n	8010b5c <dns_lookup+0x64>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 8010b46:	7bfa      	ldrb	r2, [r7, #15]
 8010b48:	490b      	ldr	r1, [pc, #44]	@ (8010b78 <dns_lookup+0x80>)
 8010b4a:	4613      	mov	r3, r2
 8010b4c:	011b      	lsls	r3, r3, #4
 8010b4e:	4413      	add	r3, r2
 8010b50:	011b      	lsls	r3, r3, #4
 8010b52:	440b      	add	r3, r1
 8010b54:	3304      	adds	r3, #4
 8010b56:	681a      	ldr	r2, [r3, #0]
 8010b58:	683b      	ldr	r3, [r7, #0]
 8010b5a:	601a      	str	r2, [r3, #0]
      }
      return ERR_OK;
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	e007      	b.n	8010b70 <dns_lookup+0x78>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8010b60:	7bfb      	ldrb	r3, [r7, #15]
 8010b62:	3301      	adds	r3, #1
 8010b64:	73fb      	strb	r3, [r7, #15]
 8010b66:	7bfb      	ldrb	r3, [r7, #15]
 8010b68:	2b03      	cmp	r3, #3
 8010b6a:	d9cd      	bls.n	8010b08 <dns_lookup+0x10>
    }
  }

  return ERR_ARG;
 8010b6c:	f06f 030f 	mvn.w	r3, #15
}
 8010b70:	4618      	mov	r0, r3
 8010b72:	3710      	adds	r7, #16
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}
 8010b78:	200646a8 	.word	0x200646a8

08010b7c <dns_compare_name>:
 * @param start_offset offset into p where the name starts
 * @return 0xFFFF: names differ, other: names equal -> offset behind name
 */
static u16_t
dns_compare_name(const char *query, struct pbuf *p, u16_t start_offset)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b088      	sub	sp, #32
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	60f8      	str	r0, [r7, #12]
 8010b84:	60b9      	str	r1, [r7, #8]
 8010b86:	4613      	mov	r3, r2
 8010b88:	80fb      	strh	r3, [r7, #6]
  int n;
  u16_t response_offset = start_offset;
 8010b8a:	88fb      	ldrh	r3, [r7, #6]
 8010b8c:	837b      	strh	r3, [r7, #26]

  do {
    n = pbuf_try_get_at(p, response_offset);
 8010b8e:	8b7b      	ldrh	r3, [r7, #26]
 8010b90:	4619      	mov	r1, r3
 8010b92:	68b8      	ldr	r0, [r7, #8]
 8010b94:	f002 fed0 	bl	8013938 <pbuf_try_get_at>
 8010b98:	61f8      	str	r0, [r7, #28]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8010b9a:	69fb      	ldr	r3, [r7, #28]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	db04      	blt.n	8010baa <dns_compare_name+0x2e>
 8010ba0:	8b7b      	ldrh	r3, [r7, #26]
 8010ba2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010ba6:	4293      	cmp	r3, r2
 8010ba8:	d102      	bne.n	8010bb0 <dns_compare_name+0x34>
      /* error or overflow */
      return 0xFFFF;
 8010baa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010bae:	e06c      	b.n	8010c8a <dns_compare_name+0x10e>
    }
    response_offset++;
 8010bb0:	8b7b      	ldrh	r3, [r7, #26]
 8010bb2:	3301      	adds	r3, #1
 8010bb4:	837b      	strh	r3, [r7, #26]
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 8010bb6:	69fb      	ldr	r3, [r7, #28]
 8010bb8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010bbc:	2bc0      	cmp	r3, #192	@ 0xc0
 8010bbe:	d144      	bne.n	8010c4a <dns_compare_name+0xce>
      /* Compressed name: cannot be equal since we don't send them */
      return 0xFFFF;
 8010bc0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010bc4:	e061      	b.n	8010c8a <dns_compare_name+0x10e>
    } else {
      /* Not compressed name */
      while (n > 0) {
        int c = pbuf_try_get_at(p, response_offset);
 8010bc6:	8b7b      	ldrh	r3, [r7, #26]
 8010bc8:	4619      	mov	r1, r3
 8010bca:	68b8      	ldr	r0, [r7, #8]
 8010bcc:	f002 feb4 	bl	8013938 <pbuf_try_get_at>
 8010bd0:	6178      	str	r0, [r7, #20]
        if (c < 0) {
 8010bd2:	697b      	ldr	r3, [r7, #20]
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	da02      	bge.n	8010bde <dns_compare_name+0x62>
          return 0xFFFF;
 8010bd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010bdc:	e055      	b.n	8010c8a <dns_compare_name+0x10e>
        }
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	781b      	ldrb	r3, [r3, #0]
 8010be2:	74fb      	strb	r3, [r7, #19]
 8010be4:	7cfb      	ldrb	r3, [r7, #19]
 8010be6:	3301      	adds	r3, #1
 8010be8:	4a2a      	ldr	r2, [pc, #168]	@ (8010c94 <dns_compare_name+0x118>)
 8010bea:	4413      	add	r3, r2
 8010bec:	781b      	ldrb	r3, [r3, #0]
 8010bee:	f003 0303 	and.w	r3, r3, #3
 8010bf2:	2b01      	cmp	r3, #1
 8010bf4:	d103      	bne.n	8010bfe <dns_compare_name+0x82>
 8010bf6:	7cfb      	ldrb	r3, [r7, #19]
 8010bf8:	f103 0220 	add.w	r2, r3, #32
 8010bfc:	e000      	b.n	8010c00 <dns_compare_name+0x84>
 8010bfe:	7cfa      	ldrb	r2, [r7, #19]
 8010c00:	697b      	ldr	r3, [r7, #20]
 8010c02:	74bb      	strb	r3, [r7, #18]
 8010c04:	7cbb      	ldrb	r3, [r7, #18]
 8010c06:	3301      	adds	r3, #1
 8010c08:	4922      	ldr	r1, [pc, #136]	@ (8010c94 <dns_compare_name+0x118>)
 8010c0a:	440b      	add	r3, r1
 8010c0c:	781b      	ldrb	r3, [r3, #0]
 8010c0e:	f003 0303 	and.w	r3, r3, #3
 8010c12:	2b01      	cmp	r3, #1
 8010c14:	d102      	bne.n	8010c1c <dns_compare_name+0xa0>
 8010c16:	7cbb      	ldrb	r3, [r7, #18]
 8010c18:	3320      	adds	r3, #32
 8010c1a:	e000      	b.n	8010c1e <dns_compare_name+0xa2>
 8010c1c:	7cbb      	ldrb	r3, [r7, #18]
 8010c1e:	429a      	cmp	r2, r3
 8010c20:	d002      	beq.n	8010c28 <dns_compare_name+0xac>
          return 0xFFFF;
 8010c22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c26:	e030      	b.n	8010c8a <dns_compare_name+0x10e>
        }
        if (response_offset == 0xFFFF) {
 8010c28:	8b7b      	ldrh	r3, [r7, #26]
 8010c2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010c2e:	4293      	cmp	r3, r2
 8010c30:	d102      	bne.n	8010c38 <dns_compare_name+0xbc>
          /* would overflow */
          return 0xFFFF;
 8010c32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c36:	e028      	b.n	8010c8a <dns_compare_name+0x10e>
        }
        response_offset++;
 8010c38:	8b7b      	ldrh	r3, [r7, #26]
 8010c3a:	3301      	adds	r3, #1
 8010c3c:	837b      	strh	r3, [r7, #26]
        ++query;
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	3301      	adds	r3, #1
 8010c42:	60fb      	str	r3, [r7, #12]
        --n;
 8010c44:	69fb      	ldr	r3, [r7, #28]
 8010c46:	3b01      	subs	r3, #1
 8010c48:	61fb      	str	r3, [r7, #28]
      while (n > 0) {
 8010c4a:	69fb      	ldr	r3, [r7, #28]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	dcba      	bgt.n	8010bc6 <dns_compare_name+0x4a>
      }
      ++query;
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	3301      	adds	r3, #1
 8010c54:	60fb      	str	r3, [r7, #12]
    }
    n = pbuf_try_get_at(p, response_offset);
 8010c56:	8b7b      	ldrh	r3, [r7, #26]
 8010c58:	4619      	mov	r1, r3
 8010c5a:	68b8      	ldr	r0, [r7, #8]
 8010c5c:	f002 fe6c 	bl	8013938 <pbuf_try_get_at>
 8010c60:	61f8      	str	r0, [r7, #28]
    if (n < 0) {
 8010c62:	69fb      	ldr	r3, [r7, #28]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	da02      	bge.n	8010c6e <dns_compare_name+0xf2>
      return 0xFFFF;
 8010c68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c6c:	e00d      	b.n	8010c8a <dns_compare_name+0x10e>
    }
  } while (n != 0);
 8010c6e:	69fb      	ldr	r3, [r7, #28]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d18c      	bne.n	8010b8e <dns_compare_name+0x12>

  if (response_offset == 0xFFFF) {
 8010c74:	8b7b      	ldrh	r3, [r7, #26]
 8010c76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010c7a:	4293      	cmp	r3, r2
 8010c7c:	d102      	bne.n	8010c84 <dns_compare_name+0x108>
    /* would overflow */
    return 0xFFFF;
 8010c7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c82:	e002      	b.n	8010c8a <dns_compare_name+0x10e>
  }
  return (u16_t)(response_offset + 1);
 8010c84:	8b7b      	ldrh	r3, [r7, #26]
 8010c86:	3301      	adds	r3, #1
 8010c88:	b29b      	uxth	r3, r3
}
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	3720      	adds	r7, #32
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	080266aa 	.word	0x080266aa

08010c98 <dns_skip_name>:
 * @param query_idx start index into p pointing to encoded DNS name in the DNS server response
 * @return index to end of the name
 */
static u16_t
dns_skip_name(struct pbuf *p, u16_t query_idx)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b084      	sub	sp, #16
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
 8010ca0:	460b      	mov	r3, r1
 8010ca2:	807b      	strh	r3, [r7, #2]
  int n;
  u16_t offset = query_idx;
 8010ca4:	887b      	ldrh	r3, [r7, #2]
 8010ca6:	81fb      	strh	r3, [r7, #14]

  do {
    n = pbuf_try_get_at(p, offset++);
 8010ca8:	89fb      	ldrh	r3, [r7, #14]
 8010caa:	1c5a      	adds	r2, r3, #1
 8010cac:	81fa      	strh	r2, [r7, #14]
 8010cae:	4619      	mov	r1, r3
 8010cb0:	6878      	ldr	r0, [r7, #4]
 8010cb2:	f002 fe41 	bl	8013938 <pbuf_try_get_at>
 8010cb6:	60b8      	str	r0, [r7, #8]
    if ((n < 0) || (offset == 0)) {
 8010cb8:	68bb      	ldr	r3, [r7, #8]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	db02      	blt.n	8010cc4 <dns_skip_name+0x2c>
 8010cbe:	89fb      	ldrh	r3, [r7, #14]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d102      	bne.n	8010cca <dns_skip_name+0x32>
      return 0xFFFF;
 8010cc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010cc8:	e02f      	b.n	8010d2a <dns_skip_name+0x92>
    }
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010cd0:	2bc0      	cmp	r3, #192	@ 0xc0
 8010cd2:	d01e      	beq.n	8010d12 <dns_skip_name+0x7a>
      /* Compressed name: since we only want to skip it (not check it), stop here */
      break;
    } else {
      /* Not compressed name */
      if (offset + n >= p->tot_len) {
 8010cd4:	89fa      	ldrh	r2, [r7, #14]
 8010cd6:	68bb      	ldr	r3, [r7, #8]
 8010cd8:	4413      	add	r3, r2
 8010cda:	687a      	ldr	r2, [r7, #4]
 8010cdc:	8912      	ldrh	r2, [r2, #8]
 8010cde:	4293      	cmp	r3, r2
 8010ce0:	db02      	blt.n	8010ce8 <dns_skip_name+0x50>
        return 0xFFFF;
 8010ce2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010ce6:	e020      	b.n	8010d2a <dns_skip_name+0x92>
      }
      offset = (u16_t)(offset + n);
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	b29a      	uxth	r2, r3
 8010cec:	89fb      	ldrh	r3, [r7, #14]
 8010cee:	4413      	add	r3, r2
 8010cf0:	81fb      	strh	r3, [r7, #14]
    }
    n = pbuf_try_get_at(p, offset);
 8010cf2:	89fb      	ldrh	r3, [r7, #14]
 8010cf4:	4619      	mov	r1, r3
 8010cf6:	6878      	ldr	r0, [r7, #4]
 8010cf8:	f002 fe1e 	bl	8013938 <pbuf_try_get_at>
 8010cfc:	60b8      	str	r0, [r7, #8]
    if (n < 0) {
 8010cfe:	68bb      	ldr	r3, [r7, #8]
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	da02      	bge.n	8010d0a <dns_skip_name+0x72>
      return 0xFFFF;
 8010d04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010d08:	e00f      	b.n	8010d2a <dns_skip_name+0x92>
    }
  } while (n != 0);
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d1cb      	bne.n	8010ca8 <dns_skip_name+0x10>
 8010d10:	e000      	b.n	8010d14 <dns_skip_name+0x7c>
      break;
 8010d12:	bf00      	nop

  if (offset == 0xFFFF) {
 8010d14:	89fb      	ldrh	r3, [r7, #14]
 8010d16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010d1a:	4293      	cmp	r3, r2
 8010d1c:	d102      	bne.n	8010d24 <dns_skip_name+0x8c>
    return 0xFFFF;
 8010d1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010d22:	e002      	b.n	8010d2a <dns_skip_name+0x92>
  }
  return (u16_t)(offset + 1);
 8010d24:	89fb      	ldrh	r3, [r7, #14]
 8010d26:	3301      	adds	r3, #1
 8010d28:	b29b      	uxth	r3, r3
}
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	3710      	adds	r7, #16
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	bd80      	pop	{r7, pc}
	...

08010d34 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b090      	sub	sp, #64	@ 0x40
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 8010d3e:	79fa      	ldrb	r2, [r7, #7]
 8010d40:	4613      	mov	r3, r2
 8010d42:	011b      	lsls	r3, r3, #4
 8010d44:	4413      	add	r3, r2
 8010d46:	011b      	lsls	r3, r3, #4
 8010d48:	4a6c      	ldr	r2, [pc, #432]	@ (8010efc <dns_send+0x1c8>)
 8010d4a:	4413      	add	r3, r2
 8010d4c:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8010d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d50:	7adb      	ldrb	r3, [r3, #11]
 8010d52:	2b01      	cmp	r3, #1
 8010d54:	d906      	bls.n	8010d64 <dns_send+0x30>
 8010d56:	4b6a      	ldr	r3, [pc, #424]	@ (8010f00 <dns_send+0x1cc>)
 8010d58:	f240 22fa 	movw	r2, #762	@ 0x2fa
 8010d5c:	4969      	ldr	r1, [pc, #420]	@ (8010f04 <dns_send+0x1d0>)
 8010d5e:	486a      	ldr	r0, [pc, #424]	@ (8010f08 <dns_send+0x1d4>)
 8010d60:	f00d fdac 	bl	801e8bc <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8010d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d66:	7adb      	ldrb	r3, [r3, #11]
 8010d68:	461a      	mov	r2, r3
 8010d6a:	4b68      	ldr	r3, [pc, #416]	@ (8010f0c <dns_send+0x1d8>)
 8010d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d109      	bne.n	8010d88 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 8010d74:	79fb      	ldrb	r3, [r7, #7]
 8010d76:	2100      	movs	r1, #0
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f000 f959 	bl	8011030 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 8010d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d80:	2200      	movs	r2, #0
 8010d82:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 8010d84:	2300      	movs	r3, #0
 8010d86:	e0b4      	b.n	8010ef2 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8010d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d8a:	3310      	adds	r3, #16
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7ef fab7 	bl	8000300 <strlen>
 8010d92:	4603      	mov	r3, r0
 8010d94:	b29b      	uxth	r3, r3
 8010d96:	3312      	adds	r3, #18
 8010d98:	b29b      	uxth	r3, r3
 8010d9a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010d9e:	4619      	mov	r1, r3
 8010da0:	2036      	movs	r0, #54	@ 0x36
 8010da2:	f001 ff03 	bl	8012bac <pbuf_alloc>
 8010da6:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 8010da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	f000 8095 	beq.w	8010eda <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8010db0:	f107 0310 	add.w	r3, r7, #16
 8010db4:	220c      	movs	r2, #12
 8010db6:	2100      	movs	r1, #0
 8010db8:	4618      	mov	r0, r3
 8010dba:	f00d ff85 	bl	801ecc8 <memset>
    hdr.id = lwip_htons(entry->txid);
 8010dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc0:	891b      	ldrh	r3, [r3, #8]
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f7ff fdfc 	bl	80109c0 <lwip_htons>
 8010dc8:	4603      	mov	r3, r0
 8010dca:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 8010dcc:	2301      	movs	r3, #1
 8010dce:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 8010dd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010dd4:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8010dd6:	f107 0310 	add.w	r3, r7, #16
 8010dda:	220c      	movs	r2, #12
 8010ddc:	4619      	mov	r1, r3
 8010dde:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010de0:	f002 fc7c 	bl	80136dc <pbuf_take>
    hostname = entry->name;
 8010de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010de6:	3310      	adds	r3, #16
 8010de8:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 8010dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dec:	3b01      	subs	r3, #1
 8010dee:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 8010df0:	230c      	movs	r3, #12
 8010df2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 8010df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df6:	3301      	adds	r3, #1
 8010df8:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 8010dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8010dfe:	2300      	movs	r3, #0
 8010e00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e04:	e007      	b.n	8010e16 <dns_send+0xe2>
        ++n;
 8010e06:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e0a:	3301      	adds	r3, #1
 8010e0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8010e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e12:	3301      	adds	r3, #1
 8010e14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e18:	781b      	ldrb	r3, [r3, #0]
 8010e1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010e1c:	d003      	beq.n	8010e26 <dns_send+0xf2>
 8010e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e20:	781b      	ldrb	r3, [r3, #0]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d1ef      	bne.n	8010e06 <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 8010e26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2a:	1ad3      	subs	r3, r2, r3
 8010e2c:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 8010e2e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8010e30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e34:	4413      	add	r3, r2
 8010e36:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010e3a:	4293      	cmp	r3, r2
 8010e3c:	dc53      	bgt.n	8010ee6 <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 8010e3e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8010e42:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e44:	4619      	mov	r1, r3
 8010e46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e48:	f002 fd98 	bl	801397c <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8010e4c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e4e:	3301      	adds	r3, #1
 8010e50:	b29b      	uxth	r3, r3
 8010e52:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010e54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e58:	f002 fcd2 	bl	8013800 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 8010e5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e60:	b29a      	uxth	r2, r3
 8010e62:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e64:	4413      	add	r3, r2
 8010e66:	b29b      	uxth	r3, r3
 8010e68:	3301      	adds	r3, #1
 8010e6a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 8010e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e6e:	781b      	ldrb	r3, [r3, #0]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d1bf      	bne.n	8010df4 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 8010e74:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e76:	2200      	movs	r2, #0
 8010e78:	4619      	mov	r1, r3
 8010e7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e7c:	f002 fd7e 	bl	801397c <pbuf_put_at>
    query_idx++;
 8010e80:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e82:	3301      	adds	r3, #1
 8010e84:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8010e86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010e8a:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 8010e8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010e90:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8010e92:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e94:	f107 010c 	add.w	r1, r7, #12
 8010e98:	2204      	movs	r2, #4
 8010e9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e9c:	f002 fcb0 	bl	8013800 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 8010ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ea2:	7bdb      	ldrb	r3, [r3, #15]
 8010ea4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 8010ea8:	2335      	movs	r3, #53	@ 0x35
 8010eaa:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 8010eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eae:	7adb      	ldrb	r3, [r3, #11]
 8010eb0:	009b      	lsls	r3, r3, #2
 8010eb2:	4a16      	ldr	r2, [pc, #88]	@ (8010f0c <dns_send+0x1d8>)
 8010eb4:	4413      	add	r3, r2
 8010eb6:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8010eb8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010ebc:	4a14      	ldr	r2, [pc, #80]	@ (8010f10 <dns_send+0x1dc>)
 8010ebe:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010ec2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ec4:	69fa      	ldr	r2, [r7, #28]
 8010ec6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ec8:	f009 fa84 	bl	801a3d4 <udp_sendto>
 8010ecc:	4603      	mov	r3, r0
 8010ece:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 8010ed2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010ed4:	f002 f94e 	bl	8013174 <pbuf_free>
 8010ed8:	e002      	b.n	8010ee0 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 8010eda:	23ff      	movs	r3, #255	@ 0xff
 8010edc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 8010ee0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8010ee4:	e005      	b.n	8010ef2 <dns_send+0x1be>
        goto overflow_return;
 8010ee6:	bf00      	nop
overflow_return:
  pbuf_free(p);
 8010ee8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010eea:	f002 f943 	bl	8013174 <pbuf_free>
  return ERR_VAL;
 8010eee:	f06f 0305 	mvn.w	r3, #5
}
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	3740      	adds	r7, #64	@ 0x40
 8010ef6:	46bd      	mov	sp, r7
 8010ef8:	bd80      	pop	{r7, pc}
 8010efa:	bf00      	nop
 8010efc:	200646a8 	.word	0x200646a8
 8010f00:	080237ec 	.word	0x080237ec
 8010f04:	0802381c 	.word	0x0802381c
 8010f08:	08023834 	.word	0x08023834
 8010f0c:	20064b18 	.word	0x20064b18
 8010f10:	20064694 	.word	0x20064694

08010f14 <dns_alloc_random_port>:

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
static struct udp_pcb *
dns_alloc_random_port(void)
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b084      	sub	sp, #16
 8010f18:	af00      	add	r7, sp, #0
  err_t err;
  struct udp_pcb *pcb;

  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 8010f1a:	202e      	movs	r0, #46	@ 0x2e
 8010f1c:	f009 fd91 	bl	801aa42 <udp_new_ip_type>
 8010f20:	60b8      	str	r0, [r7, #8]
  if (pcb == NULL) {
 8010f22:	68bb      	ldr	r3, [r7, #8]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d101      	bne.n	8010f2c <dns_alloc_random_port+0x18>
    /* out of memory, have to reuse an existing pcb */
    return NULL;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	e026      	b.n	8010f7a <dns_alloc_random_port+0x66>
  }
  do {
    u16_t port = (u16_t)DNS_RAND_TXID();
 8010f2c:	f00c fd10 	bl	801d950 <rand>
 8010f30:	4603      	mov	r3, r0
 8010f32:	80fb      	strh	r3, [r7, #6]
    if (DNS_PORT_ALLOWED(port)) {
 8010f34:	88fb      	ldrh	r3, [r7, #6]
 8010f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010f3a:	d308      	bcc.n	8010f4e <dns_alloc_random_port+0x3a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8010f3c:	88fb      	ldrh	r3, [r7, #6]
 8010f3e:	461a      	mov	r2, r3
 8010f40:	4910      	ldr	r1, [pc, #64]	@ (8010f84 <dns_alloc_random_port+0x70>)
 8010f42:	68b8      	ldr	r0, [r7, #8]
 8010f44:	f009 fc0e 	bl	801a764 <udp_bind>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	73fb      	strb	r3, [r7, #15]
 8010f4c:	e001      	b.n	8010f52 <dns_alloc_random_port+0x3e>
    } else {
      /* this port is not allowed, try again */
      err = ERR_USE;
 8010f4e:	23f8      	movs	r3, #248	@ 0xf8
 8010f50:	73fb      	strb	r3, [r7, #15]
    }
  } while (err == ERR_USE);
 8010f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f56:	f113 0f08 	cmn.w	r3, #8
 8010f5a:	d0e7      	beq.n	8010f2c <dns_alloc_random_port+0x18>
  if (err != ERR_OK) {
 8010f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d004      	beq.n	8010f6e <dns_alloc_random_port+0x5a>
    udp_remove(pcb);
 8010f64:	68b8      	ldr	r0, [r7, #8]
 8010f66:	f009 fd13 	bl	801a990 <udp_remove>
    return NULL;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	e005      	b.n	8010f7a <dns_alloc_random_port+0x66>
  }
  udp_recv(pcb, dns_recv, NULL);
 8010f6e:	2200      	movs	r2, #0
 8010f70:	4905      	ldr	r1, [pc, #20]	@ (8010f88 <dns_alloc_random_port+0x74>)
 8010f72:	68b8      	ldr	r0, [r7, #8]
 8010f74:	f009 fcec 	bl	801a950 <udp_recv>
  return pcb;
 8010f78:	68bb      	ldr	r3, [r7, #8]
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3710      	adds	r7, #16
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}
 8010f82:	bf00      	nop
 8010f84:	08026408 	.word	0x08026408
 8010f88:	08011435 	.word	0x08011435

08010f8c <dns_alloc_pcb>:
 *
 * @return an index into dns_pcbs
 */
static u8_t
dns_alloc_pcb(void)
{
 8010f8c:	b590      	push	{r4, r7, lr}
 8010f8e:	b083      	sub	sp, #12
 8010f90:	af00      	add	r7, sp, #0
  u8_t i;
  u8_t idx;

  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8010f92:	2300      	movs	r3, #0
 8010f94:	71fb      	strb	r3, [r7, #7]
 8010f96:	e008      	b.n	8010faa <dns_alloc_pcb+0x1e>
    if (dns_pcbs[i] == NULL) {
 8010f98:	79fb      	ldrb	r3, [r7, #7]
 8010f9a:	4a23      	ldr	r2, [pc, #140]	@ (8011028 <dns_alloc_pcb+0x9c>)
 8010f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d006      	beq.n	8010fb2 <dns_alloc_pcb+0x26>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8010fa4:	79fb      	ldrb	r3, [r7, #7]
 8010fa6:	3301      	adds	r3, #1
 8010fa8:	71fb      	strb	r3, [r7, #7]
 8010faa:	79fb      	ldrb	r3, [r7, #7]
 8010fac:	2b03      	cmp	r3, #3
 8010fae:	d9f3      	bls.n	8010f98 <dns_alloc_pcb+0xc>
 8010fb0:	e000      	b.n	8010fb4 <dns_alloc_pcb+0x28>
      break;
 8010fb2:	bf00      	nop
    }
  }
  if (i < DNS_MAX_SOURCE_PORTS) {
 8010fb4:	79fb      	ldrb	r3, [r7, #7]
 8010fb6:	2b03      	cmp	r3, #3
 8010fb8:	d811      	bhi.n	8010fde <dns_alloc_pcb+0x52>
    dns_pcbs[i] = dns_alloc_random_port();
 8010fba:	79fc      	ldrb	r4, [r7, #7]
 8010fbc:	f7ff ffaa 	bl	8010f14 <dns_alloc_random_port>
 8010fc0:	4603      	mov	r3, r0
 8010fc2:	4a19      	ldr	r2, [pc, #100]	@ (8011028 <dns_alloc_pcb+0x9c>)
 8010fc4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8010fc8:	79fb      	ldrb	r3, [r7, #7]
 8010fca:	4a17      	ldr	r2, [pc, #92]	@ (8011028 <dns_alloc_pcb+0x9c>)
 8010fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d004      	beq.n	8010fde <dns_alloc_pcb+0x52>
      /* succeeded */
      dns_last_pcb_idx = i;
 8010fd4:	4a15      	ldr	r2, [pc, #84]	@ (801102c <dns_alloc_pcb+0xa0>)
 8010fd6:	79fb      	ldrb	r3, [r7, #7]
 8010fd8:	7013      	strb	r3, [r2, #0]
      return i;
 8010fda:	79fb      	ldrb	r3, [r7, #7]
 8010fdc:	e020      	b.n	8011020 <dns_alloc_pcb+0x94>
    }
  }
  /* if we come here, creating a new UDP pcb failed, so we have to use
     an already existing one (so overflow is no issue) */
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8010fde:	2300      	movs	r3, #0
 8010fe0:	71fb      	strb	r3, [r7, #7]
 8010fe2:	4b12      	ldr	r3, [pc, #72]	@ (801102c <dns_alloc_pcb+0xa0>)
 8010fe4:	781b      	ldrb	r3, [r3, #0]
 8010fe6:	3301      	adds	r3, #1
 8010fe8:	71bb      	strb	r3, [r7, #6]
 8010fea:	e015      	b.n	8011018 <dns_alloc_pcb+0x8c>
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 8010fec:	79bb      	ldrb	r3, [r7, #6]
 8010fee:	2b03      	cmp	r3, #3
 8010ff0:	d901      	bls.n	8010ff6 <dns_alloc_pcb+0x6a>
      idx = 0;
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	71bb      	strb	r3, [r7, #6]
    }
    if (dns_pcbs[idx] != NULL) {
 8010ff6:	79bb      	ldrb	r3, [r7, #6]
 8010ff8:	4a0b      	ldr	r2, [pc, #44]	@ (8011028 <dns_alloc_pcb+0x9c>)
 8010ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d004      	beq.n	801100c <dns_alloc_pcb+0x80>
      dns_last_pcb_idx = idx;
 8011002:	4a0a      	ldr	r2, [pc, #40]	@ (801102c <dns_alloc_pcb+0xa0>)
 8011004:	79bb      	ldrb	r3, [r7, #6]
 8011006:	7013      	strb	r3, [r2, #0]
      return idx;
 8011008:	79bb      	ldrb	r3, [r7, #6]
 801100a:	e009      	b.n	8011020 <dns_alloc_pcb+0x94>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801100c:	79fb      	ldrb	r3, [r7, #7]
 801100e:	3301      	adds	r3, #1
 8011010:	71fb      	strb	r3, [r7, #7]
 8011012:	79bb      	ldrb	r3, [r7, #6]
 8011014:	3301      	adds	r3, #1
 8011016:	71bb      	strb	r3, [r7, #6]
 8011018:	79fb      	ldrb	r3, [r7, #7]
 801101a:	2b03      	cmp	r3, #3
 801101c:	d9e6      	bls.n	8010fec <dns_alloc_pcb+0x60>
    }
  }
  return DNS_MAX_SOURCE_PORTS;
 801101e:	2304      	movs	r3, #4
}
 8011020:	4618      	mov	r0, r3
 8011022:	370c      	adds	r7, #12
 8011024:	46bd      	mov	sp, r7
 8011026:	bd90      	pop	{r4, r7, pc}
 8011028:	20064694 	.word	0x20064694
 801102c:	200646a4 	.word	0x200646a4

08011030 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8011030:	b590      	push	{r4, r7, lr}
 8011032:	b085      	sub	sp, #20
 8011034:	af00      	add	r7, sp, #0
 8011036:	4603      	mov	r3, r0
 8011038:	6039      	str	r1, [r7, #0]
 801103a:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801103c:	2300      	movs	r3, #0
 801103e:	73fb      	strb	r3, [r7, #15]
 8011040:	e03d      	b.n	80110be <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8011042:	7bfa      	ldrb	r2, [r7, #15]
 8011044:	4957      	ldr	r1, [pc, #348]	@ (80111a4 <dns_call_found+0x174>)
 8011046:	4613      	mov	r3, r2
 8011048:	005b      	lsls	r3, r3, #1
 801104a:	4413      	add	r3, r2
 801104c:	009b      	lsls	r3, r3, #2
 801104e:	440b      	add	r3, r1
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d030      	beq.n	80110b8 <dns_call_found+0x88>
 8011056:	7bfa      	ldrb	r2, [r7, #15]
 8011058:	4952      	ldr	r1, [pc, #328]	@ (80111a4 <dns_call_found+0x174>)
 801105a:	4613      	mov	r3, r2
 801105c:	005b      	lsls	r3, r3, #1
 801105e:	4413      	add	r3, r2
 8011060:	009b      	lsls	r3, r3, #2
 8011062:	440b      	add	r3, r1
 8011064:	3308      	adds	r3, #8
 8011066:	781b      	ldrb	r3, [r3, #0]
 8011068:	79fa      	ldrb	r2, [r7, #7]
 801106a:	429a      	cmp	r2, r3
 801106c:	d124      	bne.n	80110b8 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801106e:	7bfa      	ldrb	r2, [r7, #15]
 8011070:	494c      	ldr	r1, [pc, #304]	@ (80111a4 <dns_call_found+0x174>)
 8011072:	4613      	mov	r3, r2
 8011074:	005b      	lsls	r3, r3, #1
 8011076:	4413      	add	r3, r2
 8011078:	009b      	lsls	r3, r3, #2
 801107a:	440b      	add	r3, r1
 801107c:	681c      	ldr	r4, [r3, #0]
 801107e:	79fa      	ldrb	r2, [r7, #7]
 8011080:	4613      	mov	r3, r2
 8011082:	011b      	lsls	r3, r3, #4
 8011084:	4413      	add	r3, r2
 8011086:	011b      	lsls	r3, r3, #4
 8011088:	3310      	adds	r3, #16
 801108a:	4a47      	ldr	r2, [pc, #284]	@ (80111a8 <dns_call_found+0x178>)
 801108c:	1898      	adds	r0, r3, r2
 801108e:	7bfa      	ldrb	r2, [r7, #15]
 8011090:	4944      	ldr	r1, [pc, #272]	@ (80111a4 <dns_call_found+0x174>)
 8011092:	4613      	mov	r3, r2
 8011094:	005b      	lsls	r3, r3, #1
 8011096:	4413      	add	r3, r2
 8011098:	009b      	lsls	r3, r3, #2
 801109a:	440b      	add	r3, r1
 801109c:	3304      	adds	r3, #4
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	461a      	mov	r2, r3
 80110a2:	6839      	ldr	r1, [r7, #0]
 80110a4:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 80110a6:	7bfa      	ldrb	r2, [r7, #15]
 80110a8:	493e      	ldr	r1, [pc, #248]	@ (80111a4 <dns_call_found+0x174>)
 80110aa:	4613      	mov	r3, r2
 80110ac:	005b      	lsls	r3, r3, #1
 80110ae:	4413      	add	r3, r2
 80110b0:	009b      	lsls	r3, r3, #2
 80110b2:	440b      	add	r3, r1
 80110b4:	2200      	movs	r2, #0
 80110b6:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80110b8:	7bfb      	ldrb	r3, [r7, #15]
 80110ba:	3301      	adds	r3, #1
 80110bc:	73fb      	strb	r3, [r7, #15]
 80110be:	7bfb      	ldrb	r3, [r7, #15]
 80110c0:	2b03      	cmp	r3, #3
 80110c2:	d9be      	bls.n	8011042 <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80110c4:	2300      	movs	r3, #0
 80110c6:	73fb      	strb	r3, [r7, #15]
 80110c8:	e031      	b.n	801112e <dns_call_found+0xfe>
    if (i == idx) {
 80110ca:	7bfa      	ldrb	r2, [r7, #15]
 80110cc:	79fb      	ldrb	r3, [r7, #7]
 80110ce:	429a      	cmp	r2, r3
 80110d0:	d029      	beq.n	8011126 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 80110d2:	7bfa      	ldrb	r2, [r7, #15]
 80110d4:	4934      	ldr	r1, [pc, #208]	@ (80111a8 <dns_call_found+0x178>)
 80110d6:	4613      	mov	r3, r2
 80110d8:	011b      	lsls	r3, r3, #4
 80110da:	4413      	add	r3, r2
 80110dc:	011b      	lsls	r3, r3, #4
 80110de:	440b      	add	r3, r1
 80110e0:	330a      	adds	r3, #10
 80110e2:	781b      	ldrb	r3, [r3, #0]
 80110e4:	2b02      	cmp	r3, #2
 80110e6:	d11f      	bne.n	8011128 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 80110e8:	7bfa      	ldrb	r2, [r7, #15]
 80110ea:	492f      	ldr	r1, [pc, #188]	@ (80111a8 <dns_call_found+0x178>)
 80110ec:	4613      	mov	r3, r2
 80110ee:	011b      	lsls	r3, r3, #4
 80110f0:	4413      	add	r3, r2
 80110f2:	011b      	lsls	r3, r3, #4
 80110f4:	440b      	add	r3, r1
 80110f6:	330f      	adds	r3, #15
 80110f8:	7819      	ldrb	r1, [r3, #0]
 80110fa:	79fa      	ldrb	r2, [r7, #7]
 80110fc:	482a      	ldr	r0, [pc, #168]	@ (80111a8 <dns_call_found+0x178>)
 80110fe:	4613      	mov	r3, r2
 8011100:	011b      	lsls	r3, r3, #4
 8011102:	4413      	add	r3, r2
 8011104:	011b      	lsls	r3, r3, #4
 8011106:	4403      	add	r3, r0
 8011108:	330f      	adds	r3, #15
 801110a:	781b      	ldrb	r3, [r3, #0]
 801110c:	4299      	cmp	r1, r3
 801110e:	d10b      	bne.n	8011128 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8011110:	79fa      	ldrb	r2, [r7, #7]
 8011112:	4925      	ldr	r1, [pc, #148]	@ (80111a8 <dns_call_found+0x178>)
 8011114:	4613      	mov	r3, r2
 8011116:	011b      	lsls	r3, r3, #4
 8011118:	4413      	add	r3, r2
 801111a:	011b      	lsls	r3, r3, #4
 801111c:	440b      	add	r3, r1
 801111e:	330f      	adds	r3, #15
 8011120:	2204      	movs	r2, #4
 8011122:	701a      	strb	r2, [r3, #0]
        break;
 8011124:	e006      	b.n	8011134 <dns_call_found+0x104>
      continue; /* only check other requests */
 8011126:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011128:	7bfb      	ldrb	r3, [r7, #15]
 801112a:	3301      	adds	r3, #1
 801112c:	73fb      	strb	r3, [r7, #15]
 801112e:	7bfb      	ldrb	r3, [r7, #15]
 8011130:	2b03      	cmp	r3, #3
 8011132:	d9ca      	bls.n	80110ca <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 8011134:	79fa      	ldrb	r2, [r7, #7]
 8011136:	491c      	ldr	r1, [pc, #112]	@ (80111a8 <dns_call_found+0x178>)
 8011138:	4613      	mov	r3, r2
 801113a:	011b      	lsls	r3, r3, #4
 801113c:	4413      	add	r3, r2
 801113e:	011b      	lsls	r3, r3, #4
 8011140:	440b      	add	r3, r1
 8011142:	330f      	adds	r3, #15
 8011144:	781b      	ldrb	r3, [r3, #0]
 8011146:	2b03      	cmp	r3, #3
 8011148:	d827      	bhi.n	801119a <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 801114a:	79fa      	ldrb	r2, [r7, #7]
 801114c:	4916      	ldr	r1, [pc, #88]	@ (80111a8 <dns_call_found+0x178>)
 801114e:	4613      	mov	r3, r2
 8011150:	011b      	lsls	r3, r3, #4
 8011152:	4413      	add	r3, r2
 8011154:	011b      	lsls	r3, r3, #4
 8011156:	440b      	add	r3, r1
 8011158:	330f      	adds	r3, #15
 801115a:	781b      	ldrb	r3, [r3, #0]
 801115c:	461a      	mov	r2, r3
 801115e:	4b13      	ldr	r3, [pc, #76]	@ (80111ac <dns_call_found+0x17c>)
 8011160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011164:	4618      	mov	r0, r3
 8011166:	f009 fc13 	bl	801a990 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801116a:	79fa      	ldrb	r2, [r7, #7]
 801116c:	490e      	ldr	r1, [pc, #56]	@ (80111a8 <dns_call_found+0x178>)
 801116e:	4613      	mov	r3, r2
 8011170:	011b      	lsls	r3, r3, #4
 8011172:	4413      	add	r3, r2
 8011174:	011b      	lsls	r3, r3, #4
 8011176:	440b      	add	r3, r1
 8011178:	330f      	adds	r3, #15
 801117a:	781b      	ldrb	r3, [r3, #0]
 801117c:	4619      	mov	r1, r3
 801117e:	4b0b      	ldr	r3, [pc, #44]	@ (80111ac <dns_call_found+0x17c>)
 8011180:	2200      	movs	r2, #0
 8011182:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8011186:	79fa      	ldrb	r2, [r7, #7]
 8011188:	4907      	ldr	r1, [pc, #28]	@ (80111a8 <dns_call_found+0x178>)
 801118a:	4613      	mov	r3, r2
 801118c:	011b      	lsls	r3, r3, #4
 801118e:	4413      	add	r3, r2
 8011190:	011b      	lsls	r3, r3, #4
 8011192:	440b      	add	r3, r1
 8011194:	330f      	adds	r3, #15
 8011196:	2204      	movs	r2, #4
 8011198:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 801119a:	bf00      	nop
 801119c:	3714      	adds	r7, #20
 801119e:	46bd      	mov	sp, r7
 80111a0:	bd90      	pop	{r4, r7, pc}
 80111a2:	bf00      	nop
 80111a4:	20064ae8 	.word	0x20064ae8
 80111a8:	200646a8 	.word	0x200646a8
 80111ac:	20064694 	.word	0x20064694

080111b0 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b082      	sub	sp, #8
 80111b4:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 80111b6:	f00c fbcb 	bl	801d950 <rand>
 80111ba:	4603      	mov	r3, r0
 80111bc:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80111be:	2300      	movs	r3, #0
 80111c0:	71fb      	strb	r3, [r7, #7]
 80111c2:	e01a      	b.n	80111fa <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80111c4:	79fa      	ldrb	r2, [r7, #7]
 80111c6:	4911      	ldr	r1, [pc, #68]	@ (801120c <dns_create_txid+0x5c>)
 80111c8:	4613      	mov	r3, r2
 80111ca:	011b      	lsls	r3, r3, #4
 80111cc:	4413      	add	r3, r2
 80111ce:	011b      	lsls	r3, r3, #4
 80111d0:	440b      	add	r3, r1
 80111d2:	330a      	adds	r3, #10
 80111d4:	781b      	ldrb	r3, [r3, #0]
 80111d6:	2b02      	cmp	r3, #2
 80111d8:	d10c      	bne.n	80111f4 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 80111da:	79fa      	ldrb	r2, [r7, #7]
 80111dc:	490b      	ldr	r1, [pc, #44]	@ (801120c <dns_create_txid+0x5c>)
 80111de:	4613      	mov	r3, r2
 80111e0:	011b      	lsls	r3, r3, #4
 80111e2:	4413      	add	r3, r2
 80111e4:	011b      	lsls	r3, r3, #4
 80111e6:	440b      	add	r3, r1
 80111e8:	3308      	adds	r3, #8
 80111ea:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80111ec:	88ba      	ldrh	r2, [r7, #4]
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d100      	bne.n	80111f4 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 80111f2:	e7e0      	b.n	80111b6 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80111f4:	79fb      	ldrb	r3, [r7, #7]
 80111f6:	3301      	adds	r3, #1
 80111f8:	71fb      	strb	r3, [r7, #7]
 80111fa:	79fb      	ldrb	r3, [r7, #7]
 80111fc:	2b03      	cmp	r3, #3
 80111fe:	d9e1      	bls.n	80111c4 <dns_create_txid+0x14>
    }
  }

  return txid;
 8011200:	88bb      	ldrh	r3, [r7, #4]
}
 8011202:	4618      	mov	r0, r3
 8011204:	3708      	adds	r7, #8
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}
 801120a:	bf00      	nop
 801120c:	200646a8 	.word	0x200646a8

08011210 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 8011210:	b480      	push	{r7}
 8011212:	b085      	sub	sp, #20
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 8011218:	2300      	movs	r3, #0
 801121a:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d00d      	beq.n	801123e <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	7adb      	ldrb	r3, [r3, #11]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d109      	bne.n	801123e <dns_backupserver_available+0x2e>
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	7adb      	ldrb	r3, [r3, #11]
 801122e:	3301      	adds	r3, #1
 8011230:	4a06      	ldr	r2, [pc, #24]	@ (801124c <dns_backupserver_available+0x3c>)
 8011232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d001      	beq.n	801123e <dns_backupserver_available+0x2e>
      ret = 1;
 801123a:	2301      	movs	r3, #1
 801123c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 801123e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011240:	4618      	mov	r0, r3
 8011242:	3714      	adds	r7, #20
 8011244:	46bd      	mov	sp, r7
 8011246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124a:	4770      	bx	lr
 801124c:	20064b18 	.word	0x20064b18

08011250 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b084      	sub	sp, #16
 8011254:	af00      	add	r7, sp, #0
 8011256:	4603      	mov	r3, r0
 8011258:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 801125a:	79fa      	ldrb	r2, [r7, #7]
 801125c:	4613      	mov	r3, r2
 801125e:	011b      	lsls	r3, r3, #4
 8011260:	4413      	add	r3, r2
 8011262:	011b      	lsls	r3, r3, #4
 8011264:	4a48      	ldr	r2, [pc, #288]	@ (8011388 <dns_check_entry+0x138>)
 8011266:	4413      	add	r3, r2
 8011268:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 801126a:	79fb      	ldrb	r3, [r7, #7]
 801126c:	2b03      	cmp	r3, #3
 801126e:	d906      	bls.n	801127e <dns_check_entry+0x2e>
 8011270:	4b46      	ldr	r3, [pc, #280]	@ (801138c <dns_check_entry+0x13c>)
 8011272:	f240 421c 	movw	r2, #1052	@ 0x41c
 8011276:	4946      	ldr	r1, [pc, #280]	@ (8011390 <dns_check_entry+0x140>)
 8011278:	4846      	ldr	r0, [pc, #280]	@ (8011394 <dns_check_entry+0x144>)
 801127a:	f00d fb1f 	bl	801e8bc <iprintf>

  switch (entry->state) {
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	7a9b      	ldrb	r3, [r3, #10]
 8011282:	2b03      	cmp	r3, #3
 8011284:	d86f      	bhi.n	8011366 <dns_check_entry+0x116>
 8011286:	a201      	add	r2, pc, #4	@ (adr r2, 801128c <dns_check_entry+0x3c>)
 8011288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801128c:	08011377 	.word	0x08011377
 8011290:	0801129d 	.word	0x0801129d
 8011294:	080112cf 	.word	0x080112cf
 8011298:	08011345 	.word	0x08011345
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 801129c:	f7ff ff88 	bl	80111b0 <dns_create_txid>
 80112a0:	4603      	mov	r3, r0
 80112a2:	461a      	mov	r2, r3
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	2202      	movs	r2, #2
 80112ac:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	2200      	movs	r2, #0
 80112b2:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	2201      	movs	r2, #1
 80112b8:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	2200      	movs	r2, #0
 80112be:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 80112c0:	79fb      	ldrb	r3, [r7, #7]
 80112c2:	4618      	mov	r0, r3
 80112c4:	f7ff fd36 	bl	8010d34 <dns_send>
 80112c8:	4603      	mov	r3, r0
 80112ca:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 80112cc:	e058      	b.n	8011380 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	7b1b      	ldrb	r3, [r3, #12]
 80112d2:	3b01      	subs	r3, #1
 80112d4:	b2da      	uxtb	r2, r3
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	731a      	strb	r2, [r3, #12]
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	7b1b      	ldrb	r3, [r3, #12]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d14b      	bne.n	801137a <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	7b5b      	ldrb	r3, [r3, #13]
 80112e6:	3301      	adds	r3, #1
 80112e8:	b2da      	uxtb	r2, r3
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	735a      	strb	r2, [r3, #13]
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	7b5b      	ldrb	r3, [r3, #13]
 80112f2:	2b04      	cmp	r3, #4
 80112f4:	d11b      	bne.n	801132e <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 80112f6:	68f8      	ldr	r0, [r7, #12]
 80112f8:	f7ff ff8a 	bl	8011210 <dns_backupserver_available>
 80112fc:	4603      	mov	r3, r0
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d00c      	beq.n	801131c <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	7adb      	ldrb	r3, [r3, #11]
 8011306:	3301      	adds	r3, #1
 8011308:	b2da      	uxtb	r2, r3
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	2201      	movs	r2, #1
 8011312:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	2200      	movs	r2, #0
 8011318:	735a      	strb	r2, [r3, #13]
 801131a:	e00c      	b.n	8011336 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 801131c:	79fb      	ldrb	r3, [r7, #7]
 801131e:	2100      	movs	r1, #0
 8011320:	4618      	mov	r0, r3
 8011322:	f7ff fe85 	bl	8011030 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	2200      	movs	r2, #0
 801132a:	729a      	strb	r2, [r3, #10]
            break;
 801132c:	e028      	b.n	8011380 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	7b5a      	ldrb	r2, [r3, #13]
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 8011336:	79fb      	ldrb	r3, [r7, #7]
 8011338:	4618      	mov	r0, r3
 801133a:	f7ff fcfb 	bl	8010d34 <dns_send>
 801133e:	4603      	mov	r3, r0
 8011340:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 8011342:	e01a      	b.n	801137a <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d008      	beq.n	801135e <dns_check_entry+0x10e>
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	1e5a      	subs	r2, r3, #1
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	601a      	str	r2, [r3, #0]
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d10f      	bne.n	801137e <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 801135e:	68fb      	ldr	r3, [r7, #12]
 8011360:	2200      	movs	r2, #0
 8011362:	729a      	strb	r2, [r3, #10]
      }
      break;
 8011364:	e00b      	b.n	801137e <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8011366:	4b09      	ldr	r3, [pc, #36]	@ (801138c <dns_check_entry+0x13c>)
 8011368:	f240 425b 	movw	r2, #1115	@ 0x45b
 801136c:	490a      	ldr	r1, [pc, #40]	@ (8011398 <dns_check_entry+0x148>)
 801136e:	4809      	ldr	r0, [pc, #36]	@ (8011394 <dns_check_entry+0x144>)
 8011370:	f00d faa4 	bl	801e8bc <iprintf>
      break;
 8011374:	e004      	b.n	8011380 <dns_check_entry+0x130>
      break;
 8011376:	bf00      	nop
 8011378:	e002      	b.n	8011380 <dns_check_entry+0x130>
      break;
 801137a:	bf00      	nop
 801137c:	e000      	b.n	8011380 <dns_check_entry+0x130>
      break;
 801137e:	bf00      	nop
  }
}
 8011380:	bf00      	nop
 8011382:	3710      	adds	r7, #16
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	200646a8 	.word	0x200646a8
 801138c:	080237ec 	.word	0x080237ec
 8011390:	0802385c 	.word	0x0802385c
 8011394:	08023834 	.word	0x08023834
 8011398:	08023878 	.word	0x08023878

0801139c <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 801139c:	b580      	push	{r7, lr}
 801139e:	b082      	sub	sp, #8
 80113a0:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80113a2:	2300      	movs	r3, #0
 80113a4:	71fb      	strb	r3, [r7, #7]
 80113a6:	e006      	b.n	80113b6 <dns_check_entries+0x1a>
    dns_check_entry(i);
 80113a8:	79fb      	ldrb	r3, [r7, #7]
 80113aa:	4618      	mov	r0, r3
 80113ac:	f7ff ff50 	bl	8011250 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80113b0:	79fb      	ldrb	r3, [r7, #7]
 80113b2:	3301      	adds	r3, #1
 80113b4:	71fb      	strb	r3, [r7, #7]
 80113b6:	79fb      	ldrb	r3, [r7, #7]
 80113b8:	2b03      	cmp	r3, #3
 80113ba:	d9f5      	bls.n	80113a8 <dns_check_entries+0xc>
  }
}
 80113bc:	bf00      	nop
 80113be:	bf00      	nop
 80113c0:	3708      	adds	r7, #8
 80113c2:	46bd      	mov	sp, r7
 80113c4:	bd80      	pop	{r7, pc}
	...

080113c8 <dns_correct_response>:
/**
 * Save TTL and call dns_call_found for correct response.
 */
static void
dns_correct_response(u8_t idx, u32_t ttl)
{
 80113c8:	b580      	push	{r7, lr}
 80113ca:	b084      	sub	sp, #16
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	4603      	mov	r3, r0
 80113d0:	6039      	str	r1, [r7, #0]
 80113d2:	71fb      	strb	r3, [r7, #7]
  struct dns_table_entry *entry = &dns_table[idx];
 80113d4:	79fa      	ldrb	r2, [r7, #7]
 80113d6:	4613      	mov	r3, r2
 80113d8:	011b      	lsls	r3, r3, #4
 80113da:	4413      	add	r3, r2
 80113dc:	011b      	lsls	r3, r3, #4
 80113de:	4a13      	ldr	r2, [pc, #76]	@ (801142c <dns_correct_response+0x64>)
 80113e0:	4413      	add	r3, r2
 80113e2:	60fb      	str	r3, [r7, #12]

  entry->state = DNS_STATE_DONE;
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	2203      	movs	r2, #3
 80113e8:	729a      	strb	r2, [r3, #10]
  LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response = ", entry->name));
  ip_addr_debug_print_val(DNS_DEBUG, entry->ipaddr);
  LWIP_DEBUGF(DNS_DEBUG, ("\n"));

  /* read the answer resource record's TTL, and maximize it if needed */
  entry->ttl = ttl;
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	683a      	ldr	r2, [r7, #0]
 80113ee:	601a      	str	r2, [r3, #0]
  if (entry->ttl > DNS_MAX_TTL) {
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	4a0e      	ldr	r2, [pc, #56]	@ (8011430 <dns_correct_response+0x68>)
 80113f6:	4293      	cmp	r3, r2
 80113f8:	d902      	bls.n	8011400 <dns_correct_response+0x38>
    entry->ttl = DNS_MAX_TTL;
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	4a0c      	ldr	r2, [pc, #48]	@ (8011430 <dns_correct_response+0x68>)
 80113fe:	601a      	str	r2, [r3, #0]
  }
  dns_call_found(idx, &entry->ipaddr);
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	1d1a      	adds	r2, r3, #4
 8011404:	79fb      	ldrb	r3, [r7, #7]
 8011406:	4611      	mov	r1, r2
 8011408:	4618      	mov	r0, r3
 801140a:	f7ff fe11 	bl	8011030 <dns_call_found>

  if (entry->ttl == 0) {
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d106      	bne.n	8011424 <dns_correct_response+0x5c>
    /* RFC 883, page 29: "Zero values are
       interpreted to mean that the RR can only be used for the
       transaction in progress, and should not be cached."
       -> flush this entry now */
    /* entry reused during callback? */
    if (entry->state == DNS_STATE_DONE) {
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	7a9b      	ldrb	r3, [r3, #10]
 801141a:	2b03      	cmp	r3, #3
 801141c:	d102      	bne.n	8011424 <dns_correct_response+0x5c>
      entry->state = DNS_STATE_UNUSED;
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	2200      	movs	r2, #0
 8011422:	729a      	strb	r2, [r3, #10]
    }
  }
}
 8011424:	bf00      	nop
 8011426:	3710      	adds	r7, #16
 8011428:	46bd      	mov	sp, r7
 801142a:	bd80      	pop	{r7, pc}
 801142c:	200646a8 	.word	0x200646a8
 8011430:	00093a80 	.word	0x00093a80

08011434 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8011434:	b590      	push	{r4, r7, lr}
 8011436:	b091      	sub	sp, #68	@ 0x44
 8011438:	af00      	add	r7, sp, #0
 801143a:	60f8      	str	r0, [r7, #12]
 801143c:	60b9      	str	r1, [r7, #8]
 801143e:	607a      	str	r2, [r7, #4]
 8011440:	603b      	str	r3, [r7, #0]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	891b      	ldrh	r3, [r3, #8]
 8011446:	2b0f      	cmp	r3, #15
 8011448:	f240 811e 	bls.w	8011688 <dns_recv+0x254>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 801144c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8011450:	2300      	movs	r3, #0
 8011452:	220c      	movs	r2, #12
 8011454:	6878      	ldr	r0, [r7, #4]
 8011456:	f002 f893 	bl	8013580 <pbuf_copy_partial>
 801145a:	4603      	mov	r3, r0
 801145c:	2b0c      	cmp	r3, #12
 801145e:	f040 8115 	bne.w	801168c <dns_recv+0x258>
    /* Match the ID in the DNS header with the name table. */
    txid = lwip_htons(hdr.id);
 8011462:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011464:	4618      	mov	r0, r3
 8011466:	f7ff faab 	bl	80109c0 <lwip_htons>
 801146a:	4603      	mov	r3, r0
 801146c:	873b      	strh	r3, [r7, #56]	@ 0x38
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801146e:	2300      	movs	r3, #0
 8011470:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011474:	e102      	b.n	801167c <dns_recv+0x248>
      struct dns_table_entry *entry = &dns_table[i];
 8011476:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801147a:	4613      	mov	r3, r2
 801147c:	011b      	lsls	r3, r3, #4
 801147e:	4413      	add	r3, r2
 8011480:	011b      	lsls	r3, r3, #4
 8011482:	4a92      	ldr	r2, [pc, #584]	@ (80116cc <dns_recv+0x298>)
 8011484:	4413      	add	r3, r2
 8011486:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((entry->state == DNS_STATE_ASKING) &&
 8011488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801148a:	7a9b      	ldrb	r3, [r3, #10]
 801148c:	2b02      	cmp	r3, #2
 801148e:	f040 80f0 	bne.w	8011672 <dns_recv+0x23e>
          (entry->txid == txid)) {
 8011492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011494:	891b      	ldrh	r3, [r3, #8]
      if ((entry->state == DNS_STATE_ASKING) &&
 8011496:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8011498:	429a      	cmp	r2, r3
 801149a:	f040 80ea 	bne.w	8011672 <dns_recv+0x23e>

        /* We only care about the question(s) and the answers. The authrr
           and the extrarr are simply discarded. */
        nquestions = lwip_htons(hdr.numquestions);
 801149e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80114a0:	4618      	mov	r0, r3
 80114a2:	f7ff fa8d 	bl	80109c0 <lwip_htons>
 80114a6:	4603      	mov	r3, r0
 80114a8:	867b      	strh	r3, [r7, #50]	@ 0x32
        nanswers   = lwip_htons(hdr.numanswers);
 80114aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80114ac:	4618      	mov	r0, r3
 80114ae:	f7ff fa87 	bl	80109c0 <lwip_htons>
 80114b2:	4603      	mov	r3, r0
 80114b4:	877b      	strh	r3, [r7, #58]	@ 0x3a

        /* Check for correct response. */
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 80114b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80114ba:	b25b      	sxtb	r3, r3
 80114bc:	2b00      	cmp	r3, #0
 80114be:	f280 80e7 	bge.w	8011690 <dns_recv+0x25c>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": not a response\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        if (nquestions != 1) {
 80114c2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80114c4:	2b01      	cmp	r3, #1
 80114c6:	f040 80e5 	bne.w	8011694 <dns_recv+0x260>
        if (!entry->is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
        {
          /* Check whether response comes from the same network address to which the
             question was sent. (RFC 5452) */
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 80114ca:	683b      	ldr	r3, [r7, #0]
 80114cc:	681a      	ldr	r2, [r3, #0]
 80114ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114d0:	7adb      	ldrb	r3, [r3, #11]
 80114d2:	4619      	mov	r1, r3
 80114d4:	4b7e      	ldr	r3, [pc, #504]	@ (80116d0 <dns_recv+0x29c>)
 80114d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80114da:	429a      	cmp	r2, r3
 80114dc:	f040 80dc 	bne.w	8011698 <dns_recv+0x264>
          }
        }

        /* Check if the name in the "question" part match with the name in the entry and
           skip it if equal. */
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 80114e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114e2:	3310      	adds	r3, #16
 80114e4:	220c      	movs	r2, #12
 80114e6:	6879      	ldr	r1, [r7, #4]
 80114e8:	4618      	mov	r0, r3
 80114ea:	f7ff fb47 	bl	8010b7c <dns_compare_name>
 80114ee:	4603      	mov	r3, r0
 80114f0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        if (res_idx == 0xFFFF) {
 80114f2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80114f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80114f8:	4293      	cmp	r3, r2
 80114fa:	f000 80cf 	beq.w	801169c <dns_recv+0x268>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }

        /* check if "question" part matches the request */
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 80114fe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011500:	f107 0114 	add.w	r1, r7, #20
 8011504:	2204      	movs	r2, #4
 8011506:	6878      	ldr	r0, [r7, #4]
 8011508:	f002 f83a 	bl	8013580 <pbuf_copy_partial>
 801150c:	4603      	mov	r3, r0
 801150e:	2b04      	cmp	r3, #4
 8011510:	f040 80c6 	bne.w	80116a0 <dns_recv+0x26c>
          goto ignore_packet; /* ignore this packet */
        }
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8011514:	8afb      	ldrh	r3, [r7, #22]
 8011516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801151a:	f040 80c3 	bne.w	80116a4 <dns_recv+0x270>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
            (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_A)))) {
 801151e:	8abb      	ldrh	r3, [r7, #20]
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8011520:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011524:	f040 80be 	bne.w	80116a4 <dns_recv+0x270>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        /* skip the rest of the "question" part */
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8011528:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801152a:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 801152e:	4293      	cmp	r3, r2
 8011530:	f200 80ba 	bhi.w	80116a8 <dns_recv+0x274>
          goto ignore_packet;
        }
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8011534:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011536:	3304      	adds	r3, #4
 8011538:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for error. If so, call callback to inform. */
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 801153a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801153e:	f003 030f 	and.w	r3, r3, #15
 8011542:	2b00      	cmp	r3, #0
 8011544:	d078      	beq.n	8011638 <dns_recv+0x204>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in flags\n", entry->name));

          /* if there is another backup DNS server to try
           * then don't stop the DNS request
           */
          if (dns_backupserver_available(entry)) {
 8011546:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011548:	f7ff fe62 	bl	8011210 <dns_backupserver_available>
 801154c:	4603      	mov	r3, r0
 801154e:	2b00      	cmp	r3, #0
 8011550:	d07a      	beq.n	8011648 <dns_recv+0x214>
            /* avoid retrying the same server */
            entry->retries = DNS_MAX_RETRIES-1;
 8011552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011554:	2203      	movs	r2, #3
 8011556:	735a      	strb	r2, [r3, #13]
            entry->tmr     = 1;
 8011558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801155a:	2201      	movs	r2, #1
 801155c:	731a      	strb	r2, [r3, #12]

            /* contact next available server for this entry */
            dns_check_entry(i);
 801155e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011562:	4618      	mov	r0, r3
 8011564:	f7ff fe74 	bl	8011250 <dns_check_entry>

            goto ignore_packet;
 8011568:	e0a9      	b.n	80116be <dns_recv+0x28a>
          }
        } else {
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
            /* skip answer resource record's host name */
            res_idx = dns_skip_name(p, res_idx);
 801156a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801156c:	4619      	mov	r1, r3
 801156e:	6878      	ldr	r0, [r7, #4]
 8011570:	f7ff fb92 	bl	8010c98 <dns_skip_name>
 8011574:	4603      	mov	r3, r0
 8011576:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            if (res_idx == 0xFFFF) {
 8011578:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801157a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801157e:	4293      	cmp	r3, r2
 8011580:	f000 8094 	beq.w	80116ac <dns_recv+0x278>
              goto ignore_packet; /* ignore this packet */
            }

            /* Check for IP address type and Internet class. Others are discarded. */
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8011584:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011586:	f107 0118 	add.w	r1, r7, #24
 801158a:	220a      	movs	r2, #10
 801158c:	6878      	ldr	r0, [r7, #4]
 801158e:	f001 fff7 	bl	8013580 <pbuf_copy_partial>
 8011592:	4603      	mov	r3, r0
 8011594:	2b0a      	cmp	r3, #10
 8011596:	f040 808b 	bne.w	80116b0 <dns_recv+0x27c>
              goto ignore_packet; /* ignore this packet */
            }
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 801159a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801159c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80115a0:	4293      	cmp	r3, r2
 80115a2:	f200 8087 	bhi.w	80116b4 <dns_recv+0x280>
              goto ignore_packet;
            }
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 80115a6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115a8:	330a      	adds	r3, #10
 80115aa:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 80115ac:	8b7b      	ldrh	r3, [r7, #26]
 80115ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80115b2:	d12b      	bne.n	801160c <dns_recv+0x1d8>
#if LWIP_IPV4
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 80115b4:	8b3b      	ldrh	r3, [r7, #24]
 80115b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80115ba:	d127      	bne.n	801160c <dns_recv+0x1d8>
 80115bc:	8c3b      	ldrh	r3, [r7, #32]
 80115be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80115c2:	d123      	bne.n	801160c <dns_recv+0x1d8>
                if (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
                {
                  ip4_addr_t ip4addr;
                  /* read the IP address after answer resource record's header */
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 80115c4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115c6:	f107 0110 	add.w	r1, r7, #16
 80115ca:	2204      	movs	r2, #4
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f001 ffd7 	bl	8013580 <pbuf_copy_partial>
 80115d2:	4603      	mov	r3, r0
 80115d4:	2b04      	cmp	r3, #4
 80115d6:	d16f      	bne.n	80116b8 <dns_recv+0x284>
                    goto ignore_packet; /* ignore this packet */
                  }
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 80115d8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80115dc:	6939      	ldr	r1, [r7, #16]
 80115de:	483b      	ldr	r0, [pc, #236]	@ (80116cc <dns_recv+0x298>)
 80115e0:	4613      	mov	r3, r2
 80115e2:	011b      	lsls	r3, r3, #4
 80115e4:	4413      	add	r3, r2
 80115e6:	011b      	lsls	r3, r3, #4
 80115e8:	4403      	add	r3, r0
 80115ea:	3304      	adds	r3, #4
 80115ec:	6019      	str	r1, [r3, #0]
                  pbuf_free(p);
 80115ee:	6878      	ldr	r0, [r7, #4]
 80115f0:	f001 fdc0 	bl	8013174 <pbuf_free>
                  /* handle correct response */
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 80115f4:	69fb      	ldr	r3, [r7, #28]
 80115f6:	4618      	mov	r0, r3
 80115f8:	f7ff f9f8 	bl	80109ec <lwip_htonl>
 80115fc:	4602      	mov	r2, r0
 80115fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011602:	4611      	mov	r1, r2
 8011604:	4618      	mov	r0, r3
 8011606:	f7ff fedf 	bl	80113c8 <dns_correct_response>
 801160a:	e05c      	b.n	80116c6 <dns_recv+0x292>
                }
              }
#endif /* LWIP_IPV6 */
            }
            /* skip this answer */
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 801160c:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 801160e:	8c3b      	ldrh	r3, [r7, #32]
 8011610:	4618      	mov	r0, r3
 8011612:	f7ff f9d5 	bl	80109c0 <lwip_htons>
 8011616:	4603      	mov	r3, r0
 8011618:	4423      	add	r3, r4
 801161a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801161e:	da4d      	bge.n	80116bc <dns_recv+0x288>
              goto ignore_packet; /* ignore this packet */
            }
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8011620:	8c3b      	ldrh	r3, [r7, #32]
 8011622:	4618      	mov	r0, r3
 8011624:	f7ff f9cc 	bl	80109c0 <lwip_htons>
 8011628:	4603      	mov	r3, r0
 801162a:	461a      	mov	r2, r3
 801162c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801162e:	4413      	add	r3, r2
 8011630:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            --nanswers;
 8011632:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011634:	3b01      	subs	r3, #1
 8011636:	877b      	strh	r3, [r7, #58]	@ 0x3a
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8011638:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801163a:	2b00      	cmp	r3, #0
 801163c:	d004      	beq.n	8011648 <dns_recv+0x214>
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	891b      	ldrh	r3, [r3, #8]
 8011642:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8011644:	429a      	cmp	r2, r3
 8011646:	d390      	bcc.n	801156a <dns_recv+0x136>
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in response\n", entry->name));
        }
        /* call callback to indicate error, clean up memory and return */
        pbuf_free(p);
 8011648:	6878      	ldr	r0, [r7, #4]
 801164a:	f001 fd93 	bl	8013174 <pbuf_free>
        dns_call_found(i, NULL);
 801164e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011652:	2100      	movs	r1, #0
 8011654:	4618      	mov	r0, r3
 8011656:	f7ff fceb 	bl	8011030 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 801165a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801165e:	491b      	ldr	r1, [pc, #108]	@ (80116cc <dns_recv+0x298>)
 8011660:	4613      	mov	r3, r2
 8011662:	011b      	lsls	r3, r3, #4
 8011664:	4413      	add	r3, r2
 8011666:	011b      	lsls	r3, r3, #4
 8011668:	440b      	add	r3, r1
 801166a:	330a      	adds	r3, #10
 801166c:	2200      	movs	r2, #0
 801166e:	701a      	strb	r2, [r3, #0]
        return;
 8011670:	e029      	b.n	80116c6 <dns_recv+0x292>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011672:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011676:	3301      	adds	r3, #1
 8011678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801167c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011680:	2b03      	cmp	r3, #3
 8011682:	f67f aef8 	bls.w	8011476 <dns_recv+0x42>
      }
    }
  }

ignore_packet:
 8011686:	e001      	b.n	801168c <dns_recv+0x258>
    goto ignore_packet;
 8011688:	bf00      	nop
 801168a:	e018      	b.n	80116be <dns_recv+0x28a>
ignore_packet:
 801168c:	bf00      	nop
 801168e:	e016      	b.n	80116be <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011690:	bf00      	nop
 8011692:	e014      	b.n	80116be <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011694:	bf00      	nop
 8011696:	e012      	b.n	80116be <dns_recv+0x28a>
            goto ignore_packet; /* ignore this packet */
 8011698:	bf00      	nop
 801169a:	e010      	b.n	80116be <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 801169c:	bf00      	nop
 801169e:	e00e      	b.n	80116be <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 80116a0:	bf00      	nop
 80116a2:	e00c      	b.n	80116be <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 80116a4:	bf00      	nop
 80116a6:	e00a      	b.n	80116be <dns_recv+0x28a>
          goto ignore_packet;
 80116a8:	bf00      	nop
 80116aa:	e008      	b.n	80116be <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 80116ac:	bf00      	nop
 80116ae:	e006      	b.n	80116be <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 80116b0:	bf00      	nop
 80116b2:	e004      	b.n	80116be <dns_recv+0x28a>
              goto ignore_packet;
 80116b4:	bf00      	nop
 80116b6:	e002      	b.n	80116be <dns_recv+0x28a>
                    goto ignore_packet; /* ignore this packet */
 80116b8:	bf00      	nop
 80116ba:	e000      	b.n	80116be <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 80116bc:	bf00      	nop
  /* deallocate memory and return */
  pbuf_free(p);
 80116be:	6878      	ldr	r0, [r7, #4]
 80116c0:	f001 fd58 	bl	8013174 <pbuf_free>
  return;
 80116c4:	bf00      	nop
}
 80116c6:	3744      	adds	r7, #68	@ 0x44
 80116c8:	46bd      	mov	sp, r7
 80116ca:	bd90      	pop	{r4, r7, pc}
 80116cc:	200646a8 	.word	0x200646a8
 80116d0:	20064b18 	.word	0x20064b18

080116d4 <dns_enqueue>:
 * @return err_t return code.
 */
static err_t
dns_enqueue(const char *name, size_t hostnamelen, dns_found_callback found,
            void *callback_arg LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype) LWIP_DNS_ISMDNS_ARG(u8_t is_mdns))
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b08a      	sub	sp, #40	@ 0x28
 80116d8:	af00      	add	r7, sp, #0
 80116da:	60f8      	str	r0, [r7, #12]
 80116dc:	60b9      	str	r1, [r7, #8]
 80116de:	607a      	str	r2, [r7, #4]
 80116e0:	603b      	str	r3, [r7, #0]
  u8_t i;
  u8_t lseq, lseqi;
  struct dns_table_entry *entry = NULL;
 80116e2:	2300      	movs	r3, #0
 80116e4:	623b      	str	r3, [r7, #32]
  struct dns_req_entry *req;

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  u8_t r;
  /* check for duplicate entries */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80116e6:	2300      	movs	r3, #0
 80116e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80116ec:	e056      	b.n	801179c <dns_enqueue+0xc8>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80116ee:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80116f2:	4990      	ldr	r1, [pc, #576]	@ (8011934 <dns_enqueue+0x260>)
 80116f4:	4613      	mov	r3, r2
 80116f6:	011b      	lsls	r3, r3, #4
 80116f8:	4413      	add	r3, r2
 80116fa:	011b      	lsls	r3, r3, #4
 80116fc:	440b      	add	r3, r1
 80116fe:	330a      	adds	r3, #10
 8011700:	781b      	ldrb	r3, [r3, #0]
 8011702:	2b02      	cmp	r3, #2
 8011704:	d145      	bne.n	8011792 <dns_enqueue+0xbe>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8011706:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801170a:	4613      	mov	r3, r2
 801170c:	011b      	lsls	r3, r3, #4
 801170e:	4413      	add	r3, r2
 8011710:	011b      	lsls	r3, r3, #4
 8011712:	3310      	adds	r3, #16
 8011714:	4a87      	ldr	r2, [pc, #540]	@ (8011934 <dns_enqueue+0x260>)
 8011716:	4413      	add	r3, r2
 8011718:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801171c:	4619      	mov	r1, r3
 801171e:	68f8      	ldr	r0, [r7, #12]
 8011720:	f7ff f97d 	bl	8010a1e <lwip_strnicmp>
 8011724:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011726:	2b00      	cmp	r3, #0
 8011728:	d133      	bne.n	8011792 <dns_enqueue+0xbe>
           for the same host should not be that common */
        continue;
      }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
      /* this is a duplicate entry, find a free request entry */
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801172a:	2300      	movs	r3, #0
 801172c:	76fb      	strb	r3, [r7, #27]
 801172e:	e02d      	b.n	801178c <dns_enqueue+0xb8>
        if (dns_requests[r].found == 0) {
 8011730:	7efa      	ldrb	r2, [r7, #27]
 8011732:	4981      	ldr	r1, [pc, #516]	@ (8011938 <dns_enqueue+0x264>)
 8011734:	4613      	mov	r3, r2
 8011736:	005b      	lsls	r3, r3, #1
 8011738:	4413      	add	r3, r2
 801173a:	009b      	lsls	r3, r3, #2
 801173c:	440b      	add	r3, r1
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	2b00      	cmp	r3, #0
 8011742:	d120      	bne.n	8011786 <dns_enqueue+0xb2>
          dns_requests[r].found = found;
 8011744:	7efa      	ldrb	r2, [r7, #27]
 8011746:	497c      	ldr	r1, [pc, #496]	@ (8011938 <dns_enqueue+0x264>)
 8011748:	4613      	mov	r3, r2
 801174a:	005b      	lsls	r3, r3, #1
 801174c:	4413      	add	r3, r2
 801174e:	009b      	lsls	r3, r3, #2
 8011750:	440b      	add	r3, r1
 8011752:	687a      	ldr	r2, [r7, #4]
 8011754:	601a      	str	r2, [r3, #0]
          dns_requests[r].arg = callback_arg;
 8011756:	7efa      	ldrb	r2, [r7, #27]
 8011758:	4977      	ldr	r1, [pc, #476]	@ (8011938 <dns_enqueue+0x264>)
 801175a:	4613      	mov	r3, r2
 801175c:	005b      	lsls	r3, r3, #1
 801175e:	4413      	add	r3, r2
 8011760:	009b      	lsls	r3, r3, #2
 8011762:	440b      	add	r3, r1
 8011764:	3304      	adds	r3, #4
 8011766:	683a      	ldr	r2, [r7, #0]
 8011768:	601a      	str	r2, [r3, #0]
          dns_requests[r].dns_table_idx = i;
 801176a:	7efa      	ldrb	r2, [r7, #27]
 801176c:	4972      	ldr	r1, [pc, #456]	@ (8011938 <dns_enqueue+0x264>)
 801176e:	4613      	mov	r3, r2
 8011770:	005b      	lsls	r3, r3, #1
 8011772:	4413      	add	r3, r2
 8011774:	009b      	lsls	r3, r3, #2
 8011776:	440b      	add	r3, r1
 8011778:	3308      	adds	r3, #8
 801177a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801177e:	701a      	strb	r2, [r3, #0]
          LWIP_DNS_SET_ADDRTYPE(dns_requests[r].reqaddrtype, dns_addrtype);
          LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": duplicate request\n", name));
          return ERR_INPROGRESS;
 8011780:	f06f 0304 	mvn.w	r3, #4
 8011784:	e0d1      	b.n	801192a <dns_enqueue+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8011786:	7efb      	ldrb	r3, [r7, #27]
 8011788:	3301      	adds	r3, #1
 801178a:	76fb      	strb	r3, [r7, #27]
 801178c:	7efb      	ldrb	r3, [r7, #27]
 801178e:	2b03      	cmp	r3, #3
 8011790:	d9ce      	bls.n	8011730 <dns_enqueue+0x5c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011792:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011796:	3301      	adds	r3, #1
 8011798:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801179c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117a0:	2b03      	cmp	r3, #3
 80117a2:	d9a4      	bls.n	80116ee <dns_enqueue+0x1a>
  }
  /* no duplicate entries found */
#endif

  /* search an unused entry, or the oldest one */
  lseq = 0;
 80117a4:	2300      	movs	r3, #0
 80117a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  lseqi = DNS_TABLE_SIZE;
 80117aa:	2304      	movs	r3, #4
 80117ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80117b0:	2300      	movs	r3, #0
 80117b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80117b6:	e027      	b.n	8011808 <dns_enqueue+0x134>
    entry = &dns_table[i];
 80117b8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80117bc:	4613      	mov	r3, r2
 80117be:	011b      	lsls	r3, r3, #4
 80117c0:	4413      	add	r3, r2
 80117c2:	011b      	lsls	r3, r3, #4
 80117c4:	4a5b      	ldr	r2, [pc, #364]	@ (8011934 <dns_enqueue+0x260>)
 80117c6:	4413      	add	r3, r2
 80117c8:	623b      	str	r3, [r7, #32]
    /* is it an unused entry ? */
    if (entry->state == DNS_STATE_UNUSED) {
 80117ca:	6a3b      	ldr	r3, [r7, #32]
 80117cc:	7a9b      	ldrb	r3, [r3, #10]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d01f      	beq.n	8011812 <dns_enqueue+0x13e>
      break;
    }
    /* check if this is the oldest completed entry */
    if (entry->state == DNS_STATE_DONE) {
 80117d2:	6a3b      	ldr	r3, [r7, #32]
 80117d4:	7a9b      	ldrb	r3, [r3, #10]
 80117d6:	2b03      	cmp	r3, #3
 80117d8:	d111      	bne.n	80117fe <dns_enqueue+0x12a>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 80117da:	4b58      	ldr	r3, [pc, #352]	@ (801193c <dns_enqueue+0x268>)
 80117dc:	781a      	ldrb	r2, [r3, #0]
 80117de:	6a3b      	ldr	r3, [r7, #32]
 80117e0:	7b9b      	ldrb	r3, [r3, #14]
 80117e2:	1ad3      	subs	r3, r2, r3
 80117e4:	76bb      	strb	r3, [r7, #26]
      if (age > lseq) {
 80117e6:	7eba      	ldrb	r2, [r7, #26]
 80117e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80117ec:	429a      	cmp	r2, r3
 80117ee:	d906      	bls.n	80117fe <dns_enqueue+0x12a>
        lseq = age;
 80117f0:	7ebb      	ldrb	r3, [r7, #26]
 80117f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        lseqi = i;
 80117f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117fa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80117fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011802:	3301      	adds	r3, #1
 8011804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801180c:	2b03      	cmp	r3, #3
 801180e:	d9d3      	bls.n	80117b8 <dns_enqueue+0xe4>
 8011810:	e000      	b.n	8011814 <dns_enqueue+0x140>
      break;
 8011812:	bf00      	nop
      }
    }
  }

  /* if we don't have found an unused entry, use the oldest completed one */
  if (i == DNS_TABLE_SIZE) {
 8011814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011818:	2b04      	cmp	r3, #4
 801181a:	d11f      	bne.n	801185c <dns_enqueue+0x188>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 801181c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011820:	2b03      	cmp	r3, #3
 8011822:	d80b      	bhi.n	801183c <dns_enqueue+0x168>
 8011824:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8011828:	4942      	ldr	r1, [pc, #264]	@ (8011934 <dns_enqueue+0x260>)
 801182a:	4613      	mov	r3, r2
 801182c:	011b      	lsls	r3, r3, #4
 801182e:	4413      	add	r3, r2
 8011830:	011b      	lsls	r3, r3, #4
 8011832:	440b      	add	r3, r1
 8011834:	330a      	adds	r3, #10
 8011836:	781b      	ldrb	r3, [r3, #0]
 8011838:	2b03      	cmp	r3, #3
 801183a:	d002      	beq.n	8011842 <dns_enqueue+0x16e>
      /* no entry can be used now, table is full */
      LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS entries table is full\n", name));
      return ERR_MEM;
 801183c:	f04f 33ff 	mov.w	r3, #4294967295
 8011840:	e073      	b.n	801192a <dns_enqueue+0x256>
    } else {
      /* use the oldest completed one */
      i = lseqi;
 8011842:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      entry = &dns_table[i];
 801184a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801184e:	4613      	mov	r3, r2
 8011850:	011b      	lsls	r3, r3, #4
 8011852:	4413      	add	r3, r2
 8011854:	011b      	lsls	r3, r3, #4
 8011856:	4a37      	ldr	r2, [pc, #220]	@ (8011934 <dns_enqueue+0x260>)
 8011858:	4413      	add	r3, r2
 801185a:	623b      	str	r3, [r7, #32]
    }
  }

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  /* find a free request entry */
  req = NULL;
 801185c:	2300      	movs	r3, #0
 801185e:	61fb      	str	r3, [r7, #28]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8011860:	2300      	movs	r3, #0
 8011862:	76fb      	strb	r3, [r7, #27]
 8011864:	e015      	b.n	8011892 <dns_enqueue+0x1be>
    if (dns_requests[r].found == NULL) {
 8011866:	7efa      	ldrb	r2, [r7, #27]
 8011868:	4933      	ldr	r1, [pc, #204]	@ (8011938 <dns_enqueue+0x264>)
 801186a:	4613      	mov	r3, r2
 801186c:	005b      	lsls	r3, r3, #1
 801186e:	4413      	add	r3, r2
 8011870:	009b      	lsls	r3, r3, #2
 8011872:	440b      	add	r3, r1
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d108      	bne.n	801188c <dns_enqueue+0x1b8>
      req = &dns_requests[r];
 801187a:	7efa      	ldrb	r2, [r7, #27]
 801187c:	4613      	mov	r3, r2
 801187e:	005b      	lsls	r3, r3, #1
 8011880:	4413      	add	r3, r2
 8011882:	009b      	lsls	r3, r3, #2
 8011884:	4a2c      	ldr	r2, [pc, #176]	@ (8011938 <dns_enqueue+0x264>)
 8011886:	4413      	add	r3, r2
 8011888:	61fb      	str	r3, [r7, #28]
      break;
 801188a:	e005      	b.n	8011898 <dns_enqueue+0x1c4>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801188c:	7efb      	ldrb	r3, [r7, #27]
 801188e:	3301      	adds	r3, #1
 8011890:	76fb      	strb	r3, [r7, #27]
 8011892:	7efb      	ldrb	r3, [r7, #27]
 8011894:	2b03      	cmp	r3, #3
 8011896:	d9e6      	bls.n	8011866 <dns_enqueue+0x192>
    }
  }
  if (req == NULL) {
 8011898:	69fb      	ldr	r3, [r7, #28]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d102      	bne.n	80118a4 <dns_enqueue+0x1d0>
    /* no request entry can be used now, table is full */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS request entries table is full\n", name));
    return ERR_MEM;
 801189e:	f04f 33ff 	mov.w	r3, #4294967295
 80118a2:	e042      	b.n	801192a <dns_enqueue+0x256>
  }
  req->dns_table_idx = i;
 80118a4:	69fb      	ldr	r3, [r7, #28]
 80118a6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80118aa:	721a      	strb	r2, [r3, #8]

  /* use this entry */
  LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": use DNS entry %"U16_F"\n", name, (u16_t)(i)));

  /* fill the entry */
  entry->state = DNS_STATE_NEW;
 80118ac:	6a3b      	ldr	r3, [r7, #32]
 80118ae:	2201      	movs	r2, #1
 80118b0:	729a      	strb	r2, [r3, #10]
  entry->seqno = dns_seqno;
 80118b2:	4b22      	ldr	r3, [pc, #136]	@ (801193c <dns_enqueue+0x268>)
 80118b4:	781a      	ldrb	r2, [r3, #0]
 80118b6:	6a3b      	ldr	r3, [r7, #32]
 80118b8:	739a      	strb	r2, [r3, #14]
  LWIP_DNS_SET_ADDRTYPE(entry->reqaddrtype, dns_addrtype);
  LWIP_DNS_SET_ADDRTYPE(req->reqaddrtype, dns_addrtype);
  req->found = found;
 80118ba:	69fb      	ldr	r3, [r7, #28]
 80118bc:	687a      	ldr	r2, [r7, #4]
 80118be:	601a      	str	r2, [r3, #0]
  req->arg   = callback_arg;
 80118c0:	69fb      	ldr	r3, [r7, #28]
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	605a      	str	r2, [r3, #4]
  namelen = LWIP_MIN(hostnamelen, DNS_MAX_NAME_LENGTH - 1);
 80118c6:	68bb      	ldr	r3, [r7, #8]
 80118c8:	2bff      	cmp	r3, #255	@ 0xff
 80118ca:	bf28      	it	cs
 80118cc:	23ff      	movcs	r3, #255	@ 0xff
 80118ce:	617b      	str	r3, [r7, #20]
  MEMCPY(entry->name, name, namelen);
 80118d0:	6a3b      	ldr	r3, [r7, #32]
 80118d2:	3310      	adds	r3, #16
 80118d4:	697a      	ldr	r2, [r7, #20]
 80118d6:	68f9      	ldr	r1, [r7, #12]
 80118d8:	4618      	mov	r0, r3
 80118da:	f00d fbd2 	bl	801f082 <memcpy>
  entry->name[namelen] = 0;
 80118de:	6a3a      	ldr	r2, [r7, #32]
 80118e0:	697b      	ldr	r3, [r7, #20]
 80118e2:	4413      	add	r3, r2
 80118e4:	3310      	adds	r3, #16
 80118e6:	2200      	movs	r2, #0
 80118e8:	701a      	strb	r2, [r3, #0]

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  entry->pcb_idx = dns_alloc_pcb();
 80118ea:	f7ff fb4f 	bl	8010f8c <dns_alloc_pcb>
 80118ee:	4603      	mov	r3, r0
 80118f0:	461a      	mov	r2, r3
 80118f2:	6a3b      	ldr	r3, [r7, #32]
 80118f4:	73da      	strb	r2, [r3, #15]
  if (entry->pcb_idx >= DNS_MAX_SOURCE_PORTS) {
 80118f6:	6a3b      	ldr	r3, [r7, #32]
 80118f8:	7bdb      	ldrb	r3, [r3, #15]
 80118fa:	2b03      	cmp	r3, #3
 80118fc:	d908      	bls.n	8011910 <dns_enqueue+0x23c>
    /* failed to get a UDP pcb */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": failed to allocate a pcb\n", name));
    entry->state = DNS_STATE_UNUSED;
 80118fe:	6a3b      	ldr	r3, [r7, #32]
 8011900:	2200      	movs	r2, #0
 8011902:	729a      	strb	r2, [r3, #10]
    req->found = NULL;
 8011904:	69fb      	ldr	r3, [r7, #28]
 8011906:	2200      	movs	r2, #0
 8011908:	601a      	str	r2, [r3, #0]
    return ERR_MEM;
 801190a:	f04f 33ff 	mov.w	r3, #4294967295
 801190e:	e00c      	b.n	801192a <dns_enqueue+0x256>

#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  entry->is_mdns = is_mdns;
#endif

  dns_seqno++;
 8011910:	4b0a      	ldr	r3, [pc, #40]	@ (801193c <dns_enqueue+0x268>)
 8011912:	781b      	ldrb	r3, [r3, #0]
 8011914:	3301      	adds	r3, #1
 8011916:	b2da      	uxtb	r2, r3
 8011918:	4b08      	ldr	r3, [pc, #32]	@ (801193c <dns_enqueue+0x268>)
 801191a:	701a      	strb	r2, [r3, #0]

  /* force to send query without waiting timer */
  dns_check_entry(i);
 801191c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011920:	4618      	mov	r0, r3
 8011922:	f7ff fc95 	bl	8011250 <dns_check_entry>

  /* dns query is enqueued */
  return ERR_INPROGRESS;
 8011926:	f06f 0304 	mvn.w	r3, #4
}
 801192a:	4618      	mov	r0, r3
 801192c:	3728      	adds	r7, #40	@ 0x28
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}
 8011932:	bf00      	nop
 8011934:	200646a8 	.word	0x200646a8
 8011938:	20064ae8 	.word	0x20064ae8
 801193c:	200646a5 	.word	0x200646a5

08011940 <dns_gethostbyname>:
 * @return a err_t return code.
 */
err_t
dns_gethostbyname(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                  void *callback_arg)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b086      	sub	sp, #24
 8011944:	af02      	add	r7, sp, #8
 8011946:	60f8      	str	r0, [r7, #12]
 8011948:	60b9      	str	r1, [r7, #8]
 801194a:	607a      	str	r2, [r7, #4]
 801194c:	603b      	str	r3, [r7, #0]
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 801194e:	2300      	movs	r3, #0
 8011950:	9300      	str	r3, [sp, #0]
 8011952:	683b      	ldr	r3, [r7, #0]
 8011954:	687a      	ldr	r2, [r7, #4]
 8011956:	68b9      	ldr	r1, [r7, #8]
 8011958:	68f8      	ldr	r0, [r7, #12]
 801195a:	f000 f805 	bl	8011968 <dns_gethostbyname_addrtype>
 801195e:	4603      	mov	r3, r0
}
 8011960:	4618      	mov	r0, r3
 8011962:	3710      	adds	r7, #16
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}

08011968 <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b086      	sub	sp, #24
 801196c:	af00      	add	r7, sp, #0
 801196e:	60f8      	str	r0, [r7, #12]
 8011970:	60b9      	str	r1, [r7, #8]
 8011972:	607a      	str	r2, [r7, #4]
 8011974:	603b      	str	r3, [r7, #0]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8011976:	68bb      	ldr	r3, [r7, #8]
 8011978:	2b00      	cmp	r3, #0
 801197a:	d006      	beq.n	801198a <dns_gethostbyname_addrtype+0x22>
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d003      	beq.n	801198a <dns_gethostbyname_addrtype+0x22>
      (!hostname) || (!hostname[0])) {
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	781b      	ldrb	r3, [r3, #0]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d102      	bne.n	8011990 <dns_gethostbyname_addrtype+0x28>
    return ERR_ARG;
 801198a:	f06f 030f 	mvn.w	r3, #15
 801198e:	e029      	b.n	80119e4 <dns_gethostbyname_addrtype+0x7c>
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8011990:	68f8      	ldr	r0, [r7, #12]
 8011992:	f7ee fcb5 	bl	8000300 <strlen>
 8011996:	6178      	str	r0, [r7, #20]
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8011998:	697b      	ldr	r3, [r7, #20]
 801199a:	2bff      	cmp	r3, #255	@ 0xff
 801199c:	d902      	bls.n	80119a4 <dns_gethostbyname_addrtype+0x3c>
    LWIP_DEBUGF(DNS_DEBUG, ("dns_gethostbyname: name too long to resolve"));
    return ERR_ARG;
 801199e:	f06f 030f 	mvn.w	r3, #15
 80119a2:	e01f      	b.n	80119e4 <dns_gethostbyname_addrtype+0x7c>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 80119a4:	68b9      	ldr	r1, [r7, #8]
 80119a6:	68f8      	ldr	r0, [r7, #12]
 80119a8:	f00a fd22 	bl	801c3f0 <ip4addr_aton>
 80119ac:	4603      	mov	r3, r0
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d001      	beq.n	80119b6 <dns_gethostbyname_addrtype+0x4e>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 80119b2:	2300      	movs	r3, #0
 80119b4:	e016      	b.n	80119e4 <dns_gethostbyname_addrtype+0x7c>
    }
  }
  /* already have this address cached? */
  if (dns_lookup(hostname, addr LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)) == ERR_OK) {
 80119b6:	68b9      	ldr	r1, [r7, #8]
 80119b8:	68f8      	ldr	r0, [r7, #12]
 80119ba:	f7ff f89d 	bl	8010af8 <dns_lookup>
 80119be:	4603      	mov	r3, r0
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d101      	bne.n	80119c8 <dns_gethostbyname_addrtype+0x60>
    return ERR_OK;
 80119c4:	2300      	movs	r3, #0
 80119c6:	e00d      	b.n	80119e4 <dns_gethostbyname_addrtype+0x7c>

  if (!is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
  {
    /* prevent calling found callback if no server is set, return error instead */
    if (ip_addr_isany_val(dns_servers[0])) {
 80119c8:	4b08      	ldr	r3, [pc, #32]	@ (80119ec <dns_gethostbyname_addrtype+0x84>)
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d102      	bne.n	80119d6 <dns_gethostbyname_addrtype+0x6e>
      return ERR_VAL;
 80119d0:	f06f 0305 	mvn.w	r3, #5
 80119d4:	e006      	b.n	80119e4 <dns_gethostbyname_addrtype+0x7c>
    }
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	687a      	ldr	r2, [r7, #4]
 80119da:	6979      	ldr	r1, [r7, #20]
 80119dc:	68f8      	ldr	r0, [r7, #12]
 80119de:	f7ff fe79 	bl	80116d4 <dns_enqueue>
 80119e2:	4603      	mov	r3, r0
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3718      	adds	r7, #24
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}
 80119ec:	20064b18 	.word	0x20064b18

080119f0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b082      	sub	sp, #8
 80119f4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80119f6:	2300      	movs	r3, #0
 80119f8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80119fa:	f00b ff1f 	bl	801d83c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80119fe:	f000 f8d7 	bl	8011bb0 <mem_init>
  memp_init();
 8011a02:	f000 fc2f 	bl	8012264 <memp_init>
  pbuf_init();
  netif_init();
 8011a06:	f000 fd3b 	bl	8012480 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8011a0a:	f008 faed 	bl	8019fe8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8011a0e:	f001 ffd7 	bl	80139c0 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8011a12:	f7ff f83f 	bl	8010a94 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8011a16:	f008 fa2d 	bl	8019e74 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8011a1a:	bf00      	nop
 8011a1c:	3708      	adds	r7, #8
 8011a1e:	46bd      	mov	sp, r7
 8011a20:	bd80      	pop	{r7, pc}
	...

08011a24 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011a24:	b480      	push	{r7}
 8011a26:	b083      	sub	sp, #12
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8011a2e:	4b05      	ldr	r3, [pc, #20]	@ (8011a44 <ptr_to_mem+0x20>)
 8011a30:	681a      	ldr	r2, [r3, #0]
 8011a32:	88fb      	ldrh	r3, [r7, #6]
 8011a34:	4413      	add	r3, r2
}
 8011a36:	4618      	mov	r0, r3
 8011a38:	370c      	adds	r7, #12
 8011a3a:	46bd      	mov	sp, r7
 8011a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a40:	4770      	bx	lr
 8011a42:	bf00      	nop
 8011a44:	20064b38 	.word	0x20064b38

08011a48 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011a48:	b480      	push	{r7}
 8011a4a:	b083      	sub	sp, #12
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8011a50:	4b05      	ldr	r3, [pc, #20]	@ (8011a68 <mem_to_ptr+0x20>)
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	687a      	ldr	r2, [r7, #4]
 8011a56:	1ad3      	subs	r3, r2, r3
 8011a58:	b29b      	uxth	r3, r3
}
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	370c      	adds	r7, #12
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a64:	4770      	bx	lr
 8011a66:	bf00      	nop
 8011a68:	20064b38 	.word	0x20064b38

08011a6c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011a6c:	b590      	push	{r4, r7, lr}
 8011a6e:	b085      	sub	sp, #20
 8011a70:	af00      	add	r7, sp, #0
 8011a72:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011a74:	4b45      	ldr	r3, [pc, #276]	@ (8011b8c <plug_holes+0x120>)
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	687a      	ldr	r2, [r7, #4]
 8011a7a:	429a      	cmp	r2, r3
 8011a7c:	d206      	bcs.n	8011a8c <plug_holes+0x20>
 8011a7e:	4b44      	ldr	r3, [pc, #272]	@ (8011b90 <plug_holes+0x124>)
 8011a80:	f240 12df 	movw	r2, #479	@ 0x1df
 8011a84:	4943      	ldr	r1, [pc, #268]	@ (8011b94 <plug_holes+0x128>)
 8011a86:	4844      	ldr	r0, [pc, #272]	@ (8011b98 <plug_holes+0x12c>)
 8011a88:	f00c ff18 	bl	801e8bc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011a8c:	4b43      	ldr	r3, [pc, #268]	@ (8011b9c <plug_holes+0x130>)
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	687a      	ldr	r2, [r7, #4]
 8011a92:	429a      	cmp	r2, r3
 8011a94:	d306      	bcc.n	8011aa4 <plug_holes+0x38>
 8011a96:	4b3e      	ldr	r3, [pc, #248]	@ (8011b90 <plug_holes+0x124>)
 8011a98:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8011a9c:	4940      	ldr	r1, [pc, #256]	@ (8011ba0 <plug_holes+0x134>)
 8011a9e:	483e      	ldr	r0, [pc, #248]	@ (8011b98 <plug_holes+0x12c>)
 8011aa0:	f00c ff0c 	bl	801e8bc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	791b      	ldrb	r3, [r3, #4]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d006      	beq.n	8011aba <plug_holes+0x4e>
 8011aac:	4b38      	ldr	r3, [pc, #224]	@ (8011b90 <plug_holes+0x124>)
 8011aae:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8011ab2:	493c      	ldr	r1, [pc, #240]	@ (8011ba4 <plug_holes+0x138>)
 8011ab4:	4838      	ldr	r0, [pc, #224]	@ (8011b98 <plug_holes+0x12c>)
 8011ab6:	f00c ff01 	bl	801e8bc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	881b      	ldrh	r3, [r3, #0]
 8011abe:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011ac2:	d906      	bls.n	8011ad2 <plug_holes+0x66>
 8011ac4:	4b32      	ldr	r3, [pc, #200]	@ (8011b90 <plug_holes+0x124>)
 8011ac6:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8011aca:	4937      	ldr	r1, [pc, #220]	@ (8011ba8 <plug_holes+0x13c>)
 8011acc:	4832      	ldr	r0, [pc, #200]	@ (8011b98 <plug_holes+0x12c>)
 8011ace:	f00c fef5 	bl	801e8bc <iprintf>

  nmem = ptr_to_mem(mem->next);
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	881b      	ldrh	r3, [r3, #0]
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	f7ff ffa4 	bl	8011a24 <ptr_to_mem>
 8011adc:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8011ade:	687a      	ldr	r2, [r7, #4]
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	429a      	cmp	r2, r3
 8011ae4:	d024      	beq.n	8011b30 <plug_holes+0xc4>
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	791b      	ldrb	r3, [r3, #4]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d120      	bne.n	8011b30 <plug_holes+0xc4>
 8011aee:	4b2b      	ldr	r3, [pc, #172]	@ (8011b9c <plug_holes+0x130>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	68fa      	ldr	r2, [r7, #12]
 8011af4:	429a      	cmp	r2, r3
 8011af6:	d01b      	beq.n	8011b30 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8011af8:	4b2c      	ldr	r3, [pc, #176]	@ (8011bac <plug_holes+0x140>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	68fa      	ldr	r2, [r7, #12]
 8011afe:	429a      	cmp	r2, r3
 8011b00:	d102      	bne.n	8011b08 <plug_holes+0x9c>
      lfree = mem;
 8011b02:	4a2a      	ldr	r2, [pc, #168]	@ (8011bac <plug_holes+0x140>)
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	881a      	ldrh	r2, [r3, #0]
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	881b      	ldrh	r3, [r3, #0]
 8011b14:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011b18:	d00a      	beq.n	8011b30 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	881b      	ldrh	r3, [r3, #0]
 8011b1e:	4618      	mov	r0, r3
 8011b20:	f7ff ff80 	bl	8011a24 <ptr_to_mem>
 8011b24:	4604      	mov	r4, r0
 8011b26:	6878      	ldr	r0, [r7, #4]
 8011b28:	f7ff ff8e 	bl	8011a48 <mem_to_ptr>
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	885b      	ldrh	r3, [r3, #2]
 8011b34:	4618      	mov	r0, r3
 8011b36:	f7ff ff75 	bl	8011a24 <ptr_to_mem>
 8011b3a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011b3c:	68ba      	ldr	r2, [r7, #8]
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	429a      	cmp	r2, r3
 8011b42:	d01f      	beq.n	8011b84 <plug_holes+0x118>
 8011b44:	68bb      	ldr	r3, [r7, #8]
 8011b46:	791b      	ldrb	r3, [r3, #4]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d11b      	bne.n	8011b84 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011b4c:	4b17      	ldr	r3, [pc, #92]	@ (8011bac <plug_holes+0x140>)
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	687a      	ldr	r2, [r7, #4]
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d102      	bne.n	8011b5c <plug_holes+0xf0>
      lfree = pmem;
 8011b56:	4a15      	ldr	r2, [pc, #84]	@ (8011bac <plug_holes+0x140>)
 8011b58:	68bb      	ldr	r3, [r7, #8]
 8011b5a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	881a      	ldrh	r2, [r3, #0]
 8011b60:	68bb      	ldr	r3, [r7, #8]
 8011b62:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	881b      	ldrh	r3, [r3, #0]
 8011b68:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011b6c:	d00a      	beq.n	8011b84 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	881b      	ldrh	r3, [r3, #0]
 8011b72:	4618      	mov	r0, r3
 8011b74:	f7ff ff56 	bl	8011a24 <ptr_to_mem>
 8011b78:	4604      	mov	r4, r0
 8011b7a:	68b8      	ldr	r0, [r7, #8]
 8011b7c:	f7ff ff64 	bl	8011a48 <mem_to_ptr>
 8011b80:	4603      	mov	r3, r0
 8011b82:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8011b84:	bf00      	nop
 8011b86:	3714      	adds	r7, #20
 8011b88:	46bd      	mov	sp, r7
 8011b8a:	bd90      	pop	{r4, r7, pc}
 8011b8c:	20064b38 	.word	0x20064b38
 8011b90:	08023898 	.word	0x08023898
 8011b94:	080238c8 	.word	0x080238c8
 8011b98:	080238e0 	.word	0x080238e0
 8011b9c:	20064b3c 	.word	0x20064b3c
 8011ba0:	08023908 	.word	0x08023908
 8011ba4:	08023924 	.word	0x08023924
 8011ba8:	08023940 	.word	0x08023940
 8011bac:	20064b44 	.word	0x20064b44

08011bb0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b082      	sub	sp, #8
 8011bb4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8011bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8011c2c <mem_init+0x7c>)
 8011bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8011c30 <mem_init+0x80>)
 8011bba:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8011bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8011c2c <mem_init+0x7c>)
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8011bc8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8011bd6:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8011bda:	f7ff ff23 	bl	8011a24 <ptr_to_mem>
 8011bde:	4603      	mov	r3, r0
 8011be0:	4a14      	ldr	r2, [pc, #80]	@ (8011c34 <mem_init+0x84>)
 8011be2:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8011be4:	4b13      	ldr	r3, [pc, #76]	@ (8011c34 <mem_init+0x84>)
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	2201      	movs	r2, #1
 8011bea:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8011bec:	4b11      	ldr	r3, [pc, #68]	@ (8011c34 <mem_init+0x84>)
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8011bf4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8011bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8011c34 <mem_init+0x84>)
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8011bfe:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8011c00:	4b0a      	ldr	r3, [pc, #40]	@ (8011c2c <mem_init+0x7c>)
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	4a0c      	ldr	r2, [pc, #48]	@ (8011c38 <mem_init+0x88>)
 8011c06:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8011c08:	480c      	ldr	r0, [pc, #48]	@ (8011c3c <mem_init+0x8c>)
 8011c0a:	f00b fe25 	bl	801d858 <sys_mutex_new>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d006      	beq.n	8011c22 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8011c14:	4b0a      	ldr	r3, [pc, #40]	@ (8011c40 <mem_init+0x90>)
 8011c16:	f240 221f 	movw	r2, #543	@ 0x21f
 8011c1a:	490a      	ldr	r1, [pc, #40]	@ (8011c44 <mem_init+0x94>)
 8011c1c:	480a      	ldr	r0, [pc, #40]	@ (8011c48 <mem_init+0x98>)
 8011c1e:	f00c fe4d 	bl	801e8bc <iprintf>
  }
}
 8011c22:	bf00      	nop
 8011c24:	3708      	adds	r7, #8
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}
 8011c2a:	bf00      	nop
 8011c2c:	20064b38 	.word	0x20064b38
 8011c30:	20048000 	.word	0x20048000
 8011c34:	20064b3c 	.word	0x20064b3c
 8011c38:	20064b44 	.word	0x20064b44
 8011c3c:	20064b40 	.word	0x20064b40
 8011c40:	08023898 	.word	0x08023898
 8011c44:	0802396c 	.word	0x0802396c
 8011c48:	080238e0 	.word	0x080238e0

08011c4c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b086      	sub	sp, #24
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8011c54:	6878      	ldr	r0, [r7, #4]
 8011c56:	f7ff fef7 	bl	8011a48 <mem_to_ptr>
 8011c5a:	4603      	mov	r3, r0
 8011c5c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	881b      	ldrh	r3, [r3, #0]
 8011c62:	4618      	mov	r0, r3
 8011c64:	f7ff fede 	bl	8011a24 <ptr_to_mem>
 8011c68:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	885b      	ldrh	r3, [r3, #2]
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f7ff fed8 	bl	8011a24 <ptr_to_mem>
 8011c74:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	881b      	ldrh	r3, [r3, #0]
 8011c7a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011c7e:	d818      	bhi.n	8011cb2 <mem_link_valid+0x66>
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	885b      	ldrh	r3, [r3, #2]
 8011c84:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011c88:	d813      	bhi.n	8011cb2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011c8e:	8afa      	ldrh	r2, [r7, #22]
 8011c90:	429a      	cmp	r2, r3
 8011c92:	d004      	beq.n	8011c9e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	881b      	ldrh	r3, [r3, #0]
 8011c98:	8afa      	ldrh	r2, [r7, #22]
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	d109      	bne.n	8011cb2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011c9e:	4b08      	ldr	r3, [pc, #32]	@ (8011cc0 <mem_link_valid+0x74>)
 8011ca0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011ca2:	693a      	ldr	r2, [r7, #16]
 8011ca4:	429a      	cmp	r2, r3
 8011ca6:	d006      	beq.n	8011cb6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011ca8:	693b      	ldr	r3, [r7, #16]
 8011caa:	885b      	ldrh	r3, [r3, #2]
 8011cac:	8afa      	ldrh	r2, [r7, #22]
 8011cae:	429a      	cmp	r2, r3
 8011cb0:	d001      	beq.n	8011cb6 <mem_link_valid+0x6a>
    return 0;
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	e000      	b.n	8011cb8 <mem_link_valid+0x6c>
  }
  return 1;
 8011cb6:	2301      	movs	r3, #1
}
 8011cb8:	4618      	mov	r0, r3
 8011cba:	3718      	adds	r7, #24
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bd80      	pop	{r7, pc}
 8011cc0:	20064b3c 	.word	0x20064b3c

08011cc4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	b088      	sub	sp, #32
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d070      	beq.n	8011db4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	f003 0303 	and.w	r3, r3, #3
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d00d      	beq.n	8011cf8 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8011cdc:	4b37      	ldr	r3, [pc, #220]	@ (8011dbc <mem_free+0xf8>)
 8011cde:	f240 2273 	movw	r2, #627	@ 0x273
 8011ce2:	4937      	ldr	r1, [pc, #220]	@ (8011dc0 <mem_free+0xfc>)
 8011ce4:	4837      	ldr	r0, [pc, #220]	@ (8011dc4 <mem_free+0x100>)
 8011ce6:	f00c fde9 	bl	801e8bc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011cea:	f00b fe13 	bl	801d914 <sys_arch_protect>
 8011cee:	60f8      	str	r0, [r7, #12]
 8011cf0:	68f8      	ldr	r0, [r7, #12]
 8011cf2:	f00b fe1d 	bl	801d930 <sys_arch_unprotect>
    return;
 8011cf6:	e05e      	b.n	8011db6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	3b08      	subs	r3, #8
 8011cfc:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8011cfe:	4b32      	ldr	r3, [pc, #200]	@ (8011dc8 <mem_free+0x104>)
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	69fa      	ldr	r2, [r7, #28]
 8011d04:	429a      	cmp	r2, r3
 8011d06:	d306      	bcc.n	8011d16 <mem_free+0x52>
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	f103 020c 	add.w	r2, r3, #12
 8011d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8011dcc <mem_free+0x108>)
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d90d      	bls.n	8011d32 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011d16:	4b29      	ldr	r3, [pc, #164]	@ (8011dbc <mem_free+0xf8>)
 8011d18:	f240 227f 	movw	r2, #639	@ 0x27f
 8011d1c:	492c      	ldr	r1, [pc, #176]	@ (8011dd0 <mem_free+0x10c>)
 8011d1e:	4829      	ldr	r0, [pc, #164]	@ (8011dc4 <mem_free+0x100>)
 8011d20:	f00c fdcc 	bl	801e8bc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011d24:	f00b fdf6 	bl	801d914 <sys_arch_protect>
 8011d28:	6138      	str	r0, [r7, #16]
 8011d2a:	6938      	ldr	r0, [r7, #16]
 8011d2c:	f00b fe00 	bl	801d930 <sys_arch_unprotect>
    return;
 8011d30:	e041      	b.n	8011db6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011d32:	4828      	ldr	r0, [pc, #160]	@ (8011dd4 <mem_free+0x110>)
 8011d34:	f00b fdac 	bl	801d890 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011d38:	69fb      	ldr	r3, [r7, #28]
 8011d3a:	791b      	ldrb	r3, [r3, #4]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d110      	bne.n	8011d62 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011d40:	4b1e      	ldr	r3, [pc, #120]	@ (8011dbc <mem_free+0xf8>)
 8011d42:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8011d46:	4924      	ldr	r1, [pc, #144]	@ (8011dd8 <mem_free+0x114>)
 8011d48:	481e      	ldr	r0, [pc, #120]	@ (8011dc4 <mem_free+0x100>)
 8011d4a:	f00c fdb7 	bl	801e8bc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011d4e:	4821      	ldr	r0, [pc, #132]	@ (8011dd4 <mem_free+0x110>)
 8011d50:	f00b fdad 	bl	801d8ae <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011d54:	f00b fdde 	bl	801d914 <sys_arch_protect>
 8011d58:	6178      	str	r0, [r7, #20]
 8011d5a:	6978      	ldr	r0, [r7, #20]
 8011d5c:	f00b fde8 	bl	801d930 <sys_arch_unprotect>
    return;
 8011d60:	e029      	b.n	8011db6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8011d62:	69f8      	ldr	r0, [r7, #28]
 8011d64:	f7ff ff72 	bl	8011c4c <mem_link_valid>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d110      	bne.n	8011d90 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8011d6e:	4b13      	ldr	r3, [pc, #76]	@ (8011dbc <mem_free+0xf8>)
 8011d70:	f240 2295 	movw	r2, #661	@ 0x295
 8011d74:	4919      	ldr	r1, [pc, #100]	@ (8011ddc <mem_free+0x118>)
 8011d76:	4813      	ldr	r0, [pc, #76]	@ (8011dc4 <mem_free+0x100>)
 8011d78:	f00c fda0 	bl	801e8bc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011d7c:	4815      	ldr	r0, [pc, #84]	@ (8011dd4 <mem_free+0x110>)
 8011d7e:	f00b fd96 	bl	801d8ae <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011d82:	f00b fdc7 	bl	801d914 <sys_arch_protect>
 8011d86:	61b8      	str	r0, [r7, #24]
 8011d88:	69b8      	ldr	r0, [r7, #24]
 8011d8a:	f00b fdd1 	bl	801d930 <sys_arch_unprotect>
    return;
 8011d8e:	e012      	b.n	8011db6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8011d90:	69fb      	ldr	r3, [r7, #28]
 8011d92:	2200      	movs	r2, #0
 8011d94:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011d96:	4b12      	ldr	r3, [pc, #72]	@ (8011de0 <mem_free+0x11c>)
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	69fa      	ldr	r2, [r7, #28]
 8011d9c:	429a      	cmp	r2, r3
 8011d9e:	d202      	bcs.n	8011da6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8011da0:	4a0f      	ldr	r2, [pc, #60]	@ (8011de0 <mem_free+0x11c>)
 8011da2:	69fb      	ldr	r3, [r7, #28]
 8011da4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011da6:	69f8      	ldr	r0, [r7, #28]
 8011da8:	f7ff fe60 	bl	8011a6c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011dac:	4809      	ldr	r0, [pc, #36]	@ (8011dd4 <mem_free+0x110>)
 8011dae:	f00b fd7e 	bl	801d8ae <sys_mutex_unlock>
 8011db2:	e000      	b.n	8011db6 <mem_free+0xf2>
    return;
 8011db4:	bf00      	nop
}
 8011db6:	3720      	adds	r7, #32
 8011db8:	46bd      	mov	sp, r7
 8011dba:	bd80      	pop	{r7, pc}
 8011dbc:	08023898 	.word	0x08023898
 8011dc0:	08023988 	.word	0x08023988
 8011dc4:	080238e0 	.word	0x080238e0
 8011dc8:	20064b38 	.word	0x20064b38
 8011dcc:	20064b3c 	.word	0x20064b3c
 8011dd0:	080239ac 	.word	0x080239ac
 8011dd4:	20064b40 	.word	0x20064b40
 8011dd8:	080239c8 	.word	0x080239c8
 8011ddc:	080239f0 	.word	0x080239f0
 8011de0:	20064b44 	.word	0x20064b44

08011de4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b088      	sub	sp, #32
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
 8011dec:	460b      	mov	r3, r1
 8011dee:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011df0:	887b      	ldrh	r3, [r7, #2]
 8011df2:	3303      	adds	r3, #3
 8011df4:	b29b      	uxth	r3, r3
 8011df6:	f023 0303 	bic.w	r3, r3, #3
 8011dfa:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011dfc:	8bfb      	ldrh	r3, [r7, #30]
 8011dfe:	2b0b      	cmp	r3, #11
 8011e00:	d801      	bhi.n	8011e06 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011e02:	230c      	movs	r3, #12
 8011e04:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011e06:	8bfb      	ldrh	r3, [r7, #30]
 8011e08:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011e0c:	d803      	bhi.n	8011e16 <mem_trim+0x32>
 8011e0e:	8bfa      	ldrh	r2, [r7, #30]
 8011e10:	887b      	ldrh	r3, [r7, #2]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d201      	bcs.n	8011e1a <mem_trim+0x36>
    return NULL;
 8011e16:	2300      	movs	r3, #0
 8011e18:	e0d8      	b.n	8011fcc <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011e1a:	4b6e      	ldr	r3, [pc, #440]	@ (8011fd4 <mem_trim+0x1f0>)
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	687a      	ldr	r2, [r7, #4]
 8011e20:	429a      	cmp	r2, r3
 8011e22:	d304      	bcc.n	8011e2e <mem_trim+0x4a>
 8011e24:	4b6c      	ldr	r3, [pc, #432]	@ (8011fd8 <mem_trim+0x1f4>)
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	687a      	ldr	r2, [r7, #4]
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d306      	bcc.n	8011e3c <mem_trim+0x58>
 8011e2e:	4b6b      	ldr	r3, [pc, #428]	@ (8011fdc <mem_trim+0x1f8>)
 8011e30:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8011e34:	496a      	ldr	r1, [pc, #424]	@ (8011fe0 <mem_trim+0x1fc>)
 8011e36:	486b      	ldr	r0, [pc, #428]	@ (8011fe4 <mem_trim+0x200>)
 8011e38:	f00c fd40 	bl	801e8bc <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8011e3c:	4b65      	ldr	r3, [pc, #404]	@ (8011fd4 <mem_trim+0x1f0>)
 8011e3e:	681b      	ldr	r3, [r3, #0]
 8011e40:	687a      	ldr	r2, [r7, #4]
 8011e42:	429a      	cmp	r2, r3
 8011e44:	d304      	bcc.n	8011e50 <mem_trim+0x6c>
 8011e46:	4b64      	ldr	r3, [pc, #400]	@ (8011fd8 <mem_trim+0x1f4>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	687a      	ldr	r2, [r7, #4]
 8011e4c:	429a      	cmp	r2, r3
 8011e4e:	d307      	bcc.n	8011e60 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011e50:	f00b fd60 	bl	801d914 <sys_arch_protect>
 8011e54:	60b8      	str	r0, [r7, #8]
 8011e56:	68b8      	ldr	r0, [r7, #8]
 8011e58:	f00b fd6a 	bl	801d930 <sys_arch_unprotect>
    return rmem;
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	e0b5      	b.n	8011fcc <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	3b08      	subs	r3, #8
 8011e64:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8011e66:	69b8      	ldr	r0, [r7, #24]
 8011e68:	f7ff fdee 	bl	8011a48 <mem_to_ptr>
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8011e70:	69bb      	ldr	r3, [r7, #24]
 8011e72:	881a      	ldrh	r2, [r3, #0]
 8011e74:	8afb      	ldrh	r3, [r7, #22]
 8011e76:	1ad3      	subs	r3, r2, r3
 8011e78:	b29b      	uxth	r3, r3
 8011e7a:	3b08      	subs	r3, #8
 8011e7c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8011e7e:	8bfa      	ldrh	r2, [r7, #30]
 8011e80:	8abb      	ldrh	r3, [r7, #20]
 8011e82:	429a      	cmp	r2, r3
 8011e84:	d906      	bls.n	8011e94 <mem_trim+0xb0>
 8011e86:	4b55      	ldr	r3, [pc, #340]	@ (8011fdc <mem_trim+0x1f8>)
 8011e88:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8011e8c:	4956      	ldr	r1, [pc, #344]	@ (8011fe8 <mem_trim+0x204>)
 8011e8e:	4855      	ldr	r0, [pc, #340]	@ (8011fe4 <mem_trim+0x200>)
 8011e90:	f00c fd14 	bl	801e8bc <iprintf>
  if (newsize > size) {
 8011e94:	8bfa      	ldrh	r2, [r7, #30]
 8011e96:	8abb      	ldrh	r3, [r7, #20]
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d901      	bls.n	8011ea0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	e095      	b.n	8011fcc <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8011ea0:	8bfa      	ldrh	r2, [r7, #30]
 8011ea2:	8abb      	ldrh	r3, [r7, #20]
 8011ea4:	429a      	cmp	r2, r3
 8011ea6:	d101      	bne.n	8011eac <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	e08f      	b.n	8011fcc <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011eac:	484f      	ldr	r0, [pc, #316]	@ (8011fec <mem_trim+0x208>)
 8011eae:	f00b fcef 	bl	801d890 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8011eb2:	69bb      	ldr	r3, [r7, #24]
 8011eb4:	881b      	ldrh	r3, [r3, #0]
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f7ff fdb4 	bl	8011a24 <ptr_to_mem>
 8011ebc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8011ebe:	693b      	ldr	r3, [r7, #16]
 8011ec0:	791b      	ldrb	r3, [r3, #4]
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d13f      	bne.n	8011f46 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011ec6:	69bb      	ldr	r3, [r7, #24]
 8011ec8:	881b      	ldrh	r3, [r3, #0]
 8011eca:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011ece:	d106      	bne.n	8011ede <mem_trim+0xfa>
 8011ed0:	4b42      	ldr	r3, [pc, #264]	@ (8011fdc <mem_trim+0x1f8>)
 8011ed2:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8011ed6:	4946      	ldr	r1, [pc, #280]	@ (8011ff0 <mem_trim+0x20c>)
 8011ed8:	4842      	ldr	r0, [pc, #264]	@ (8011fe4 <mem_trim+0x200>)
 8011eda:	f00c fcef 	bl	801e8bc <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8011ede:	693b      	ldr	r3, [r7, #16]
 8011ee0:	881b      	ldrh	r3, [r3, #0]
 8011ee2:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011ee4:	8afa      	ldrh	r2, [r7, #22]
 8011ee6:	8bfb      	ldrh	r3, [r7, #30]
 8011ee8:	4413      	add	r3, r2
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	3308      	adds	r3, #8
 8011eee:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8011ef0:	4b40      	ldr	r3, [pc, #256]	@ (8011ff4 <mem_trim+0x210>)
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	693a      	ldr	r2, [r7, #16]
 8011ef6:	429a      	cmp	r2, r3
 8011ef8:	d106      	bne.n	8011f08 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8011efa:	89fb      	ldrh	r3, [r7, #14]
 8011efc:	4618      	mov	r0, r3
 8011efe:	f7ff fd91 	bl	8011a24 <ptr_to_mem>
 8011f02:	4603      	mov	r3, r0
 8011f04:	4a3b      	ldr	r2, [pc, #236]	@ (8011ff4 <mem_trim+0x210>)
 8011f06:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011f08:	89fb      	ldrh	r3, [r7, #14]
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	f7ff fd8a 	bl	8011a24 <ptr_to_mem>
 8011f10:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8011f12:	693b      	ldr	r3, [r7, #16]
 8011f14:	2200      	movs	r2, #0
 8011f16:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011f18:	693b      	ldr	r3, [r7, #16]
 8011f1a:	89ba      	ldrh	r2, [r7, #12]
 8011f1c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8011f1e:	693b      	ldr	r3, [r7, #16]
 8011f20:	8afa      	ldrh	r2, [r7, #22]
 8011f22:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011f24:	69bb      	ldr	r3, [r7, #24]
 8011f26:	89fa      	ldrh	r2, [r7, #14]
 8011f28:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011f2a:	693b      	ldr	r3, [r7, #16]
 8011f2c:	881b      	ldrh	r3, [r3, #0]
 8011f2e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011f32:	d047      	beq.n	8011fc4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011f34:	693b      	ldr	r3, [r7, #16]
 8011f36:	881b      	ldrh	r3, [r3, #0]
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f7ff fd73 	bl	8011a24 <ptr_to_mem>
 8011f3e:	4602      	mov	r2, r0
 8011f40:	89fb      	ldrh	r3, [r7, #14]
 8011f42:	8053      	strh	r3, [r2, #2]
 8011f44:	e03e      	b.n	8011fc4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8011f46:	8bfb      	ldrh	r3, [r7, #30]
 8011f48:	f103 0214 	add.w	r2, r3, #20
 8011f4c:	8abb      	ldrh	r3, [r7, #20]
 8011f4e:	429a      	cmp	r2, r3
 8011f50:	d838      	bhi.n	8011fc4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011f52:	8afa      	ldrh	r2, [r7, #22]
 8011f54:	8bfb      	ldrh	r3, [r7, #30]
 8011f56:	4413      	add	r3, r2
 8011f58:	b29b      	uxth	r3, r3
 8011f5a:	3308      	adds	r3, #8
 8011f5c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011f5e:	69bb      	ldr	r3, [r7, #24]
 8011f60:	881b      	ldrh	r3, [r3, #0]
 8011f62:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011f66:	d106      	bne.n	8011f76 <mem_trim+0x192>
 8011f68:	4b1c      	ldr	r3, [pc, #112]	@ (8011fdc <mem_trim+0x1f8>)
 8011f6a:	f240 3216 	movw	r2, #790	@ 0x316
 8011f6e:	4920      	ldr	r1, [pc, #128]	@ (8011ff0 <mem_trim+0x20c>)
 8011f70:	481c      	ldr	r0, [pc, #112]	@ (8011fe4 <mem_trim+0x200>)
 8011f72:	f00c fca3 	bl	801e8bc <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8011f76:	89fb      	ldrh	r3, [r7, #14]
 8011f78:	4618      	mov	r0, r3
 8011f7a:	f7ff fd53 	bl	8011a24 <ptr_to_mem>
 8011f7e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8011f80:	4b1c      	ldr	r3, [pc, #112]	@ (8011ff4 <mem_trim+0x210>)
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	693a      	ldr	r2, [r7, #16]
 8011f86:	429a      	cmp	r2, r3
 8011f88:	d202      	bcs.n	8011f90 <mem_trim+0x1ac>
      lfree = mem2;
 8011f8a:	4a1a      	ldr	r2, [pc, #104]	@ (8011ff4 <mem_trim+0x210>)
 8011f8c:	693b      	ldr	r3, [r7, #16]
 8011f8e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8011f90:	693b      	ldr	r3, [r7, #16]
 8011f92:	2200      	movs	r2, #0
 8011f94:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8011f96:	69bb      	ldr	r3, [r7, #24]
 8011f98:	881a      	ldrh	r2, [r3, #0]
 8011f9a:	693b      	ldr	r3, [r7, #16]
 8011f9c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8011f9e:	693b      	ldr	r3, [r7, #16]
 8011fa0:	8afa      	ldrh	r2, [r7, #22]
 8011fa2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8011fa4:	69bb      	ldr	r3, [r7, #24]
 8011fa6:	89fa      	ldrh	r2, [r7, #14]
 8011fa8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011faa:	693b      	ldr	r3, [r7, #16]
 8011fac:	881b      	ldrh	r3, [r3, #0]
 8011fae:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011fb2:	d007      	beq.n	8011fc4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011fb4:	693b      	ldr	r3, [r7, #16]
 8011fb6:	881b      	ldrh	r3, [r3, #0]
 8011fb8:	4618      	mov	r0, r3
 8011fba:	f7ff fd33 	bl	8011a24 <ptr_to_mem>
 8011fbe:	4602      	mov	r2, r0
 8011fc0:	89fb      	ldrh	r3, [r7, #14]
 8011fc2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011fc4:	4809      	ldr	r0, [pc, #36]	@ (8011fec <mem_trim+0x208>)
 8011fc6:	f00b fc72 	bl	801d8ae <sys_mutex_unlock>
  return rmem;
 8011fca:	687b      	ldr	r3, [r7, #4]
}
 8011fcc:	4618      	mov	r0, r3
 8011fce:	3720      	adds	r7, #32
 8011fd0:	46bd      	mov	sp, r7
 8011fd2:	bd80      	pop	{r7, pc}
 8011fd4:	20064b38 	.word	0x20064b38
 8011fd8:	20064b3c 	.word	0x20064b3c
 8011fdc:	08023898 	.word	0x08023898
 8011fe0:	08023a24 	.word	0x08023a24
 8011fe4:	080238e0 	.word	0x080238e0
 8011fe8:	08023a3c 	.word	0x08023a3c
 8011fec:	20064b40 	.word	0x20064b40
 8011ff0:	08023a5c 	.word	0x08023a5c
 8011ff4:	20064b44 	.word	0x20064b44

08011ff8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b088      	sub	sp, #32
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	4603      	mov	r3, r0
 8012000:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012002:	88fb      	ldrh	r3, [r7, #6]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d101      	bne.n	801200c <mem_malloc+0x14>
    return NULL;
 8012008:	2300      	movs	r3, #0
 801200a:	e0e2      	b.n	80121d2 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801200c:	88fb      	ldrh	r3, [r7, #6]
 801200e:	3303      	adds	r3, #3
 8012010:	b29b      	uxth	r3, r3
 8012012:	f023 0303 	bic.w	r3, r3, #3
 8012016:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8012018:	8bbb      	ldrh	r3, [r7, #28]
 801201a:	2b0b      	cmp	r3, #11
 801201c:	d801      	bhi.n	8012022 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801201e:	230c      	movs	r3, #12
 8012020:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8012022:	8bbb      	ldrh	r3, [r7, #28]
 8012024:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012028:	d803      	bhi.n	8012032 <mem_malloc+0x3a>
 801202a:	8bba      	ldrh	r2, [r7, #28]
 801202c:	88fb      	ldrh	r3, [r7, #6]
 801202e:	429a      	cmp	r2, r3
 8012030:	d201      	bcs.n	8012036 <mem_malloc+0x3e>
    return NULL;
 8012032:	2300      	movs	r3, #0
 8012034:	e0cd      	b.n	80121d2 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8012036:	4869      	ldr	r0, [pc, #420]	@ (80121dc <mem_malloc+0x1e4>)
 8012038:	f00b fc2a 	bl	801d890 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801203c:	4b68      	ldr	r3, [pc, #416]	@ (80121e0 <mem_malloc+0x1e8>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	4618      	mov	r0, r3
 8012042:	f7ff fd01 	bl	8011a48 <mem_to_ptr>
 8012046:	4603      	mov	r3, r0
 8012048:	83fb      	strh	r3, [r7, #30]
 801204a:	e0b7      	b.n	80121bc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801204c:	8bfb      	ldrh	r3, [r7, #30]
 801204e:	4618      	mov	r0, r3
 8012050:	f7ff fce8 	bl	8011a24 <ptr_to_mem>
 8012054:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8012056:	697b      	ldr	r3, [r7, #20]
 8012058:	791b      	ldrb	r3, [r3, #4]
 801205a:	2b00      	cmp	r3, #0
 801205c:	f040 80a7 	bne.w	80121ae <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012060:	697b      	ldr	r3, [r7, #20]
 8012062:	881b      	ldrh	r3, [r3, #0]
 8012064:	461a      	mov	r2, r3
 8012066:	8bfb      	ldrh	r3, [r7, #30]
 8012068:	1ad3      	subs	r3, r2, r3
 801206a:	f1a3 0208 	sub.w	r2, r3, #8
 801206e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012070:	429a      	cmp	r2, r3
 8012072:	f0c0 809c 	bcc.w	80121ae <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8012076:	697b      	ldr	r3, [r7, #20]
 8012078:	881b      	ldrh	r3, [r3, #0]
 801207a:	461a      	mov	r2, r3
 801207c:	8bfb      	ldrh	r3, [r7, #30]
 801207e:	1ad3      	subs	r3, r2, r3
 8012080:	f1a3 0208 	sub.w	r2, r3, #8
 8012084:	8bbb      	ldrh	r3, [r7, #28]
 8012086:	3314      	adds	r3, #20
 8012088:	429a      	cmp	r2, r3
 801208a:	d333      	bcc.n	80120f4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801208c:	8bfa      	ldrh	r2, [r7, #30]
 801208e:	8bbb      	ldrh	r3, [r7, #28]
 8012090:	4413      	add	r3, r2
 8012092:	b29b      	uxth	r3, r3
 8012094:	3308      	adds	r3, #8
 8012096:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012098:	8a7b      	ldrh	r3, [r7, #18]
 801209a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801209e:	d106      	bne.n	80120ae <mem_malloc+0xb6>
 80120a0:	4b50      	ldr	r3, [pc, #320]	@ (80121e4 <mem_malloc+0x1ec>)
 80120a2:	f240 3287 	movw	r2, #903	@ 0x387
 80120a6:	4950      	ldr	r1, [pc, #320]	@ (80121e8 <mem_malloc+0x1f0>)
 80120a8:	4850      	ldr	r0, [pc, #320]	@ (80121ec <mem_malloc+0x1f4>)
 80120aa:	f00c fc07 	bl	801e8bc <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80120ae:	8a7b      	ldrh	r3, [r7, #18]
 80120b0:	4618      	mov	r0, r3
 80120b2:	f7ff fcb7 	bl	8011a24 <ptr_to_mem>
 80120b6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	2200      	movs	r2, #0
 80120bc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80120be:	697b      	ldr	r3, [r7, #20]
 80120c0:	881a      	ldrh	r2, [r3, #0]
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	8bfa      	ldrh	r2, [r7, #30]
 80120ca:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80120cc:	697b      	ldr	r3, [r7, #20]
 80120ce:	8a7a      	ldrh	r2, [r7, #18]
 80120d0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80120d2:	697b      	ldr	r3, [r7, #20]
 80120d4:	2201      	movs	r2, #1
 80120d6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	881b      	ldrh	r3, [r3, #0]
 80120dc:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80120e0:	d00b      	beq.n	80120fa <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	881b      	ldrh	r3, [r3, #0]
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7ff fc9c 	bl	8011a24 <ptr_to_mem>
 80120ec:	4602      	mov	r2, r0
 80120ee:	8a7b      	ldrh	r3, [r7, #18]
 80120f0:	8053      	strh	r3, [r2, #2]
 80120f2:	e002      	b.n	80120fa <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80120f4:	697b      	ldr	r3, [r7, #20]
 80120f6:	2201      	movs	r2, #1
 80120f8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80120fa:	4b39      	ldr	r3, [pc, #228]	@ (80121e0 <mem_malloc+0x1e8>)
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	697a      	ldr	r2, [r7, #20]
 8012100:	429a      	cmp	r2, r3
 8012102:	d127      	bne.n	8012154 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8012104:	4b36      	ldr	r3, [pc, #216]	@ (80121e0 <mem_malloc+0x1e8>)
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801210a:	e005      	b.n	8012118 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801210c:	69bb      	ldr	r3, [r7, #24]
 801210e:	881b      	ldrh	r3, [r3, #0]
 8012110:	4618      	mov	r0, r3
 8012112:	f7ff fc87 	bl	8011a24 <ptr_to_mem>
 8012116:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8012118:	69bb      	ldr	r3, [r7, #24]
 801211a:	791b      	ldrb	r3, [r3, #4]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d004      	beq.n	801212a <mem_malloc+0x132>
 8012120:	4b33      	ldr	r3, [pc, #204]	@ (80121f0 <mem_malloc+0x1f8>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	69ba      	ldr	r2, [r7, #24]
 8012126:	429a      	cmp	r2, r3
 8012128:	d1f0      	bne.n	801210c <mem_malloc+0x114>
          }
          lfree = cur;
 801212a:	4a2d      	ldr	r2, [pc, #180]	@ (80121e0 <mem_malloc+0x1e8>)
 801212c:	69bb      	ldr	r3, [r7, #24]
 801212e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8012130:	4b2b      	ldr	r3, [pc, #172]	@ (80121e0 <mem_malloc+0x1e8>)
 8012132:	681a      	ldr	r2, [r3, #0]
 8012134:	4b2e      	ldr	r3, [pc, #184]	@ (80121f0 <mem_malloc+0x1f8>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	429a      	cmp	r2, r3
 801213a:	d00b      	beq.n	8012154 <mem_malloc+0x15c>
 801213c:	4b28      	ldr	r3, [pc, #160]	@ (80121e0 <mem_malloc+0x1e8>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	791b      	ldrb	r3, [r3, #4]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d006      	beq.n	8012154 <mem_malloc+0x15c>
 8012146:	4b27      	ldr	r3, [pc, #156]	@ (80121e4 <mem_malloc+0x1ec>)
 8012148:	f240 32b5 	movw	r2, #949	@ 0x3b5
 801214c:	4929      	ldr	r1, [pc, #164]	@ (80121f4 <mem_malloc+0x1fc>)
 801214e:	4827      	ldr	r0, [pc, #156]	@ (80121ec <mem_malloc+0x1f4>)
 8012150:	f00c fbb4 	bl	801e8bc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012154:	4821      	ldr	r0, [pc, #132]	@ (80121dc <mem_malloc+0x1e4>)
 8012156:	f00b fbaa 	bl	801d8ae <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801215a:	8bba      	ldrh	r2, [r7, #28]
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	4413      	add	r3, r2
 8012160:	3308      	adds	r3, #8
 8012162:	4a23      	ldr	r2, [pc, #140]	@ (80121f0 <mem_malloc+0x1f8>)
 8012164:	6812      	ldr	r2, [r2, #0]
 8012166:	4293      	cmp	r3, r2
 8012168:	d906      	bls.n	8012178 <mem_malloc+0x180>
 801216a:	4b1e      	ldr	r3, [pc, #120]	@ (80121e4 <mem_malloc+0x1ec>)
 801216c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8012170:	4921      	ldr	r1, [pc, #132]	@ (80121f8 <mem_malloc+0x200>)
 8012172:	481e      	ldr	r0, [pc, #120]	@ (80121ec <mem_malloc+0x1f4>)
 8012174:	f00c fba2 	bl	801e8bc <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012178:	697b      	ldr	r3, [r7, #20]
 801217a:	f003 0303 	and.w	r3, r3, #3
 801217e:	2b00      	cmp	r3, #0
 8012180:	d006      	beq.n	8012190 <mem_malloc+0x198>
 8012182:	4b18      	ldr	r3, [pc, #96]	@ (80121e4 <mem_malloc+0x1ec>)
 8012184:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8012188:	491c      	ldr	r1, [pc, #112]	@ (80121fc <mem_malloc+0x204>)
 801218a:	4818      	ldr	r0, [pc, #96]	@ (80121ec <mem_malloc+0x1f4>)
 801218c:	f00c fb96 	bl	801e8bc <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012190:	697b      	ldr	r3, [r7, #20]
 8012192:	f003 0303 	and.w	r3, r3, #3
 8012196:	2b00      	cmp	r3, #0
 8012198:	d006      	beq.n	80121a8 <mem_malloc+0x1b0>
 801219a:	4b12      	ldr	r3, [pc, #72]	@ (80121e4 <mem_malloc+0x1ec>)
 801219c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80121a0:	4917      	ldr	r1, [pc, #92]	@ (8012200 <mem_malloc+0x208>)
 80121a2:	4812      	ldr	r0, [pc, #72]	@ (80121ec <mem_malloc+0x1f4>)
 80121a4:	f00c fb8a 	bl	801e8bc <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	3308      	adds	r3, #8
 80121ac:	e011      	b.n	80121d2 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80121ae:	8bfb      	ldrh	r3, [r7, #30]
 80121b0:	4618      	mov	r0, r3
 80121b2:	f7ff fc37 	bl	8011a24 <ptr_to_mem>
 80121b6:	4603      	mov	r3, r0
 80121b8:	881b      	ldrh	r3, [r3, #0]
 80121ba:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80121bc:	8bfa      	ldrh	r2, [r7, #30]
 80121be:	8bbb      	ldrh	r3, [r7, #28]
 80121c0:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 80121c4:	429a      	cmp	r2, r3
 80121c6:	f4ff af41 	bcc.w	801204c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80121ca:	4804      	ldr	r0, [pc, #16]	@ (80121dc <mem_malloc+0x1e4>)
 80121cc:	f00b fb6f 	bl	801d8ae <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80121d0:	2300      	movs	r3, #0
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	3720      	adds	r7, #32
 80121d6:	46bd      	mov	sp, r7
 80121d8:	bd80      	pop	{r7, pc}
 80121da:	bf00      	nop
 80121dc:	20064b40 	.word	0x20064b40
 80121e0:	20064b44 	.word	0x20064b44
 80121e4:	08023898 	.word	0x08023898
 80121e8:	08023a5c 	.word	0x08023a5c
 80121ec:	080238e0 	.word	0x080238e0
 80121f0:	20064b3c 	.word	0x20064b3c
 80121f4:	08023a70 	.word	0x08023a70
 80121f8:	08023a8c 	.word	0x08023a8c
 80121fc:	08023abc 	.word	0x08023abc
 8012200:	08023aec 	.word	0x08023aec

08012204 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012204:	b480      	push	{r7}
 8012206:	b085      	sub	sp, #20
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	689b      	ldr	r3, [r3, #8]
 8012210:	2200      	movs	r2, #0
 8012212:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	685b      	ldr	r3, [r3, #4]
 8012218:	3303      	adds	r3, #3
 801221a:	f023 0303 	bic.w	r3, r3, #3
 801221e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012220:	2300      	movs	r3, #0
 8012222:	60fb      	str	r3, [r7, #12]
 8012224:	e011      	b.n	801224a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	689b      	ldr	r3, [r3, #8]
 801222a:	681a      	ldr	r2, [r3, #0]
 801222c:	68bb      	ldr	r3, [r7, #8]
 801222e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	689b      	ldr	r3, [r3, #8]
 8012234:	68ba      	ldr	r2, [r7, #8]
 8012236:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	881b      	ldrh	r3, [r3, #0]
 801223c:	461a      	mov	r2, r3
 801223e:	68bb      	ldr	r3, [r7, #8]
 8012240:	4413      	add	r3, r2
 8012242:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	3301      	adds	r3, #1
 8012248:	60fb      	str	r3, [r7, #12]
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	885b      	ldrh	r3, [r3, #2]
 801224e:	461a      	mov	r2, r3
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	4293      	cmp	r3, r2
 8012254:	dbe7      	blt.n	8012226 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012256:	bf00      	nop
 8012258:	bf00      	nop
 801225a:	3714      	adds	r7, #20
 801225c:	46bd      	mov	sp, r7
 801225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012262:	4770      	bx	lr

08012264 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012264:	b580      	push	{r7, lr}
 8012266:	b082      	sub	sp, #8
 8012268:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801226a:	2300      	movs	r3, #0
 801226c:	80fb      	strh	r3, [r7, #6]
 801226e:	e009      	b.n	8012284 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012270:	88fb      	ldrh	r3, [r7, #6]
 8012272:	4a08      	ldr	r2, [pc, #32]	@ (8012294 <memp_init+0x30>)
 8012274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012278:	4618      	mov	r0, r3
 801227a:	f7ff ffc3 	bl	8012204 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801227e:	88fb      	ldrh	r3, [r7, #6]
 8012280:	3301      	adds	r3, #1
 8012282:	80fb      	strh	r3, [r7, #6]
 8012284:	88fb      	ldrh	r3, [r7, #6]
 8012286:	2b0d      	cmp	r3, #13
 8012288:	d9f2      	bls.n	8012270 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801228a:	bf00      	nop
 801228c:	bf00      	nop
 801228e:	3708      	adds	r7, #8
 8012290:	46bd      	mov	sp, r7
 8012292:	bd80      	pop	{r7, pc}
 8012294:	08026388 	.word	0x08026388

08012298 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012298:	b580      	push	{r7, lr}
 801229a:	b084      	sub	sp, #16
 801229c:	af00      	add	r7, sp, #0
 801229e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80122a0:	f00b fb38 	bl	801d914 <sys_arch_protect>
 80122a4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	689b      	ldr	r3, [r3, #8]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d015      	beq.n	80122e0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	689b      	ldr	r3, [r3, #8]
 80122b8:	68ba      	ldr	r2, [r7, #8]
 80122ba:	6812      	ldr	r2, [r2, #0]
 80122bc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80122be:	68bb      	ldr	r3, [r7, #8]
 80122c0:	f003 0303 	and.w	r3, r3, #3
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d006      	beq.n	80122d6 <do_memp_malloc_pool+0x3e>
 80122c8:	4b09      	ldr	r3, [pc, #36]	@ (80122f0 <do_memp_malloc_pool+0x58>)
 80122ca:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80122ce:	4909      	ldr	r1, [pc, #36]	@ (80122f4 <do_memp_malloc_pool+0x5c>)
 80122d0:	4809      	ldr	r0, [pc, #36]	@ (80122f8 <do_memp_malloc_pool+0x60>)
 80122d2:	f00c faf3 	bl	801e8bc <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80122d6:	68f8      	ldr	r0, [r7, #12]
 80122d8:	f00b fb2a 	bl	801d930 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	e003      	b.n	80122e8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80122e0:	68f8      	ldr	r0, [r7, #12]
 80122e2:	f00b fb25 	bl	801d930 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80122e6:	2300      	movs	r3, #0
}
 80122e8:	4618      	mov	r0, r3
 80122ea:	3710      	adds	r7, #16
 80122ec:	46bd      	mov	sp, r7
 80122ee:	bd80      	pop	{r7, pc}
 80122f0:	08023b10 	.word	0x08023b10
 80122f4:	08023b40 	.word	0x08023b40
 80122f8:	08023b64 	.word	0x08023b64

080122fc <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80122fc:	b580      	push	{r7, lr}
 80122fe:	b082      	sub	sp, #8
 8012300:	af00      	add	r7, sp, #0
 8012302:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	2b00      	cmp	r3, #0
 8012308:	d106      	bne.n	8012318 <memp_malloc_pool+0x1c>
 801230a:	4b0a      	ldr	r3, [pc, #40]	@ (8012334 <memp_malloc_pool+0x38>)
 801230c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8012310:	4909      	ldr	r1, [pc, #36]	@ (8012338 <memp_malloc_pool+0x3c>)
 8012312:	480a      	ldr	r0, [pc, #40]	@ (801233c <memp_malloc_pool+0x40>)
 8012314:	f00c fad2 	bl	801e8bc <iprintf>
  if (desc == NULL) {
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d101      	bne.n	8012322 <memp_malloc_pool+0x26>
    return NULL;
 801231e:	2300      	movs	r3, #0
 8012320:	e003      	b.n	801232a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012322:	6878      	ldr	r0, [r7, #4]
 8012324:	f7ff ffb8 	bl	8012298 <do_memp_malloc_pool>
 8012328:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801232a:	4618      	mov	r0, r3
 801232c:	3708      	adds	r7, #8
 801232e:	46bd      	mov	sp, r7
 8012330:	bd80      	pop	{r7, pc}
 8012332:	bf00      	nop
 8012334:	08023b10 	.word	0x08023b10
 8012338:	08023b8c 	.word	0x08023b8c
 801233c:	08023b64 	.word	0x08023b64

08012340 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012340:	b580      	push	{r7, lr}
 8012342:	b084      	sub	sp, #16
 8012344:	af00      	add	r7, sp, #0
 8012346:	4603      	mov	r3, r0
 8012348:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801234a:	79fb      	ldrb	r3, [r7, #7]
 801234c:	2b0d      	cmp	r3, #13
 801234e:	d908      	bls.n	8012362 <memp_malloc+0x22>
 8012350:	4b0a      	ldr	r3, [pc, #40]	@ (801237c <memp_malloc+0x3c>)
 8012352:	f240 1257 	movw	r2, #343	@ 0x157
 8012356:	490a      	ldr	r1, [pc, #40]	@ (8012380 <memp_malloc+0x40>)
 8012358:	480a      	ldr	r0, [pc, #40]	@ (8012384 <memp_malloc+0x44>)
 801235a:	f00c faaf 	bl	801e8bc <iprintf>
 801235e:	2300      	movs	r3, #0
 8012360:	e008      	b.n	8012374 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012362:	79fb      	ldrb	r3, [r7, #7]
 8012364:	4a08      	ldr	r2, [pc, #32]	@ (8012388 <memp_malloc+0x48>)
 8012366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801236a:	4618      	mov	r0, r3
 801236c:	f7ff ff94 	bl	8012298 <do_memp_malloc_pool>
 8012370:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012372:	68fb      	ldr	r3, [r7, #12]
}
 8012374:	4618      	mov	r0, r3
 8012376:	3710      	adds	r7, #16
 8012378:	46bd      	mov	sp, r7
 801237a:	bd80      	pop	{r7, pc}
 801237c:	08023b10 	.word	0x08023b10
 8012380:	08023ba0 	.word	0x08023ba0
 8012384:	08023b64 	.word	0x08023b64
 8012388:	08026388 	.word	0x08026388

0801238c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801238c:	b580      	push	{r7, lr}
 801238e:	b084      	sub	sp, #16
 8012390:	af00      	add	r7, sp, #0
 8012392:	6078      	str	r0, [r7, #4]
 8012394:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012396:	683b      	ldr	r3, [r7, #0]
 8012398:	f003 0303 	and.w	r3, r3, #3
 801239c:	2b00      	cmp	r3, #0
 801239e:	d006      	beq.n	80123ae <do_memp_free_pool+0x22>
 80123a0:	4b0d      	ldr	r3, [pc, #52]	@ (80123d8 <do_memp_free_pool+0x4c>)
 80123a2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80123a6:	490d      	ldr	r1, [pc, #52]	@ (80123dc <do_memp_free_pool+0x50>)
 80123a8:	480d      	ldr	r0, [pc, #52]	@ (80123e0 <do_memp_free_pool+0x54>)
 80123aa:	f00c fa87 	bl	801e8bc <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80123ae:	683b      	ldr	r3, [r7, #0]
 80123b0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80123b2:	f00b faaf 	bl	801d914 <sys_arch_protect>
 80123b6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	689b      	ldr	r3, [r3, #8]
 80123bc:	681a      	ldr	r2, [r3, #0]
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	689b      	ldr	r3, [r3, #8]
 80123c6:	68fa      	ldr	r2, [r7, #12]
 80123c8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80123ca:	68b8      	ldr	r0, [r7, #8]
 80123cc:	f00b fab0 	bl	801d930 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 80123d0:	bf00      	nop
 80123d2:	3710      	adds	r7, #16
 80123d4:	46bd      	mov	sp, r7
 80123d6:	bd80      	pop	{r7, pc}
 80123d8:	08023b10 	.word	0x08023b10
 80123dc:	08023bc0 	.word	0x08023bc0
 80123e0:	08023b64 	.word	0x08023b64

080123e4 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80123e4:	b580      	push	{r7, lr}
 80123e6:	b082      	sub	sp, #8
 80123e8:	af00      	add	r7, sp, #0
 80123ea:	6078      	str	r0, [r7, #4]
 80123ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d106      	bne.n	8012402 <memp_free_pool+0x1e>
 80123f4:	4b0a      	ldr	r3, [pc, #40]	@ (8012420 <memp_free_pool+0x3c>)
 80123f6:	f240 1295 	movw	r2, #405	@ 0x195
 80123fa:	490a      	ldr	r1, [pc, #40]	@ (8012424 <memp_free_pool+0x40>)
 80123fc:	480a      	ldr	r0, [pc, #40]	@ (8012428 <memp_free_pool+0x44>)
 80123fe:	f00c fa5d 	bl	801e8bc <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d007      	beq.n	8012418 <memp_free_pool+0x34>
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	2b00      	cmp	r3, #0
 801240c:	d004      	beq.n	8012418 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801240e:	6839      	ldr	r1, [r7, #0]
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f7ff ffbb 	bl	801238c <do_memp_free_pool>
 8012416:	e000      	b.n	801241a <memp_free_pool+0x36>
    return;
 8012418:	bf00      	nop
}
 801241a:	3708      	adds	r7, #8
 801241c:	46bd      	mov	sp, r7
 801241e:	bd80      	pop	{r7, pc}
 8012420:	08023b10 	.word	0x08023b10
 8012424:	08023b8c 	.word	0x08023b8c
 8012428:	08023b64 	.word	0x08023b64

0801242c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b082      	sub	sp, #8
 8012430:	af00      	add	r7, sp, #0
 8012432:	4603      	mov	r3, r0
 8012434:	6039      	str	r1, [r7, #0]
 8012436:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012438:	79fb      	ldrb	r3, [r7, #7]
 801243a:	2b0d      	cmp	r3, #13
 801243c:	d907      	bls.n	801244e <memp_free+0x22>
 801243e:	4b0c      	ldr	r3, [pc, #48]	@ (8012470 <memp_free+0x44>)
 8012440:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8012444:	490b      	ldr	r1, [pc, #44]	@ (8012474 <memp_free+0x48>)
 8012446:	480c      	ldr	r0, [pc, #48]	@ (8012478 <memp_free+0x4c>)
 8012448:	f00c fa38 	bl	801e8bc <iprintf>
 801244c:	e00c      	b.n	8012468 <memp_free+0x3c>

  if (mem == NULL) {
 801244e:	683b      	ldr	r3, [r7, #0]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d008      	beq.n	8012466 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012454:	79fb      	ldrb	r3, [r7, #7]
 8012456:	4a09      	ldr	r2, [pc, #36]	@ (801247c <memp_free+0x50>)
 8012458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801245c:	6839      	ldr	r1, [r7, #0]
 801245e:	4618      	mov	r0, r3
 8012460:	f7ff ff94 	bl	801238c <do_memp_free_pool>
 8012464:	e000      	b.n	8012468 <memp_free+0x3c>
    return;
 8012466:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012468:	3708      	adds	r7, #8
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}
 801246e:	bf00      	nop
 8012470:	08023b10 	.word	0x08023b10
 8012474:	08023be0 	.word	0x08023be0
 8012478:	08023b64 	.word	0x08023b64
 801247c:	08026388 	.word	0x08026388

08012480 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012480:	b480      	push	{r7}
 8012482:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012484:	bf00      	nop
 8012486:	46bd      	mov	sp, r7
 8012488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248c:	4770      	bx	lr
	...

08012490 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b086      	sub	sp, #24
 8012494:	af00      	add	r7, sp, #0
 8012496:	60f8      	str	r0, [r7, #12]
 8012498:	60b9      	str	r1, [r7, #8]
 801249a:	607a      	str	r2, [r7, #4]
 801249c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d108      	bne.n	80124b6 <netif_add+0x26>
 80124a4:	4b57      	ldr	r3, [pc, #348]	@ (8012604 <netif_add+0x174>)
 80124a6:	f240 1227 	movw	r2, #295	@ 0x127
 80124aa:	4957      	ldr	r1, [pc, #348]	@ (8012608 <netif_add+0x178>)
 80124ac:	4857      	ldr	r0, [pc, #348]	@ (801260c <netif_add+0x17c>)
 80124ae:	f00c fa05 	bl	801e8bc <iprintf>
 80124b2:	2300      	movs	r3, #0
 80124b4:	e0a2      	b.n	80125fc <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80124b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d108      	bne.n	80124ce <netif_add+0x3e>
 80124bc:	4b51      	ldr	r3, [pc, #324]	@ (8012604 <netif_add+0x174>)
 80124be:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80124c2:	4953      	ldr	r1, [pc, #332]	@ (8012610 <netif_add+0x180>)
 80124c4:	4851      	ldr	r0, [pc, #324]	@ (801260c <netif_add+0x17c>)
 80124c6:	f00c f9f9 	bl	801e8bc <iprintf>
 80124ca:	2300      	movs	r3, #0
 80124cc:	e096      	b.n	80125fc <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80124ce:	68bb      	ldr	r3, [r7, #8]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d101      	bne.n	80124d8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80124d4:	4b4f      	ldr	r3, [pc, #316]	@ (8012614 <netif_add+0x184>)
 80124d6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d101      	bne.n	80124e2 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 80124de:	4b4d      	ldr	r3, [pc, #308]	@ (8012614 <netif_add+0x184>)
 80124e0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80124e2:	683b      	ldr	r3, [r7, #0]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d101      	bne.n	80124ec <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 80124e8:	4b4a      	ldr	r3, [pc, #296]	@ (8012614 <netif_add+0x184>)
 80124ea:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	2200      	movs	r2, #0
 80124f0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	2200      	movs	r2, #0
 80124f6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	2200      	movs	r2, #0
 80124fc:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	4a45      	ldr	r2, [pc, #276]	@ (8012618 <netif_add+0x188>)
 8012502:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	2200      	movs	r2, #0
 8012508:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	2200      	movs	r2, #0
 801250e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	2200      	movs	r2, #0
 8012516:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	6a3a      	ldr	r2, [r7, #32]
 801251c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801251e:	4b3f      	ldr	r3, [pc, #252]	@ (801261c <netif_add+0x18c>)
 8012520:	781a      	ldrb	r2, [r3, #0]
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8012528:	68fb      	ldr	r3, [r7, #12]
 801252a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801252c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	687a      	ldr	r2, [r7, #4]
 8012532:	68b9      	ldr	r1, [r7, #8]
 8012534:	68f8      	ldr	r0, [r7, #12]
 8012536:	f000 f913 	bl	8012760 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801253a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801253c:	68f8      	ldr	r0, [r7, #12]
 801253e:	4798      	blx	r3
 8012540:	4603      	mov	r3, r0
 8012542:	2b00      	cmp	r3, #0
 8012544:	d001      	beq.n	801254a <netif_add+0xba>
    return NULL;
 8012546:	2300      	movs	r3, #0
 8012548:	e058      	b.n	80125fc <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012550:	2bff      	cmp	r3, #255	@ 0xff
 8012552:	d103      	bne.n	801255c <netif_add+0xcc>
        netif->num = 0;
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	2200      	movs	r2, #0
 8012558:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 801255c:	2300      	movs	r3, #0
 801255e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012560:	4b2f      	ldr	r3, [pc, #188]	@ (8012620 <netif_add+0x190>)
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	617b      	str	r3, [r7, #20]
 8012566:	e02b      	b.n	80125c0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012568:	697a      	ldr	r2, [r7, #20]
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	429a      	cmp	r2, r3
 801256e:	d106      	bne.n	801257e <netif_add+0xee>
 8012570:	4b24      	ldr	r3, [pc, #144]	@ (8012604 <netif_add+0x174>)
 8012572:	f240 128b 	movw	r2, #395	@ 0x18b
 8012576:	492b      	ldr	r1, [pc, #172]	@ (8012624 <netif_add+0x194>)
 8012578:	4824      	ldr	r0, [pc, #144]	@ (801260c <netif_add+0x17c>)
 801257a:	f00c f99f 	bl	801e8bc <iprintf>
        num_netifs++;
 801257e:	693b      	ldr	r3, [r7, #16]
 8012580:	3301      	adds	r3, #1
 8012582:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012584:	693b      	ldr	r3, [r7, #16]
 8012586:	2bff      	cmp	r3, #255	@ 0xff
 8012588:	dd06      	ble.n	8012598 <netif_add+0x108>
 801258a:	4b1e      	ldr	r3, [pc, #120]	@ (8012604 <netif_add+0x174>)
 801258c:	f240 128d 	movw	r2, #397	@ 0x18d
 8012590:	4925      	ldr	r1, [pc, #148]	@ (8012628 <netif_add+0x198>)
 8012592:	481e      	ldr	r0, [pc, #120]	@ (801260c <netif_add+0x17c>)
 8012594:	f00c f992 	bl	801e8bc <iprintf>
        if (netif2->num == netif->num) {
 8012598:	697b      	ldr	r3, [r7, #20]
 801259a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125a4:	429a      	cmp	r2, r3
 80125a6:	d108      	bne.n	80125ba <netif_add+0x12a>
          netif->num++;
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125ae:	3301      	adds	r3, #1
 80125b0:	b2da      	uxtb	r2, r3
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80125b8:	e005      	b.n	80125c6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80125ba:	697b      	ldr	r3, [r7, #20]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	617b      	str	r3, [r7, #20]
 80125c0:	697b      	ldr	r3, [r7, #20]
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d1d0      	bne.n	8012568 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80125c6:	697b      	ldr	r3, [r7, #20]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d1be      	bne.n	801254a <netif_add+0xba>
  }
  if (netif->num == 254) {
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125d2:	2bfe      	cmp	r3, #254	@ 0xfe
 80125d4:	d103      	bne.n	80125de <netif_add+0x14e>
    netif_num = 0;
 80125d6:	4b11      	ldr	r3, [pc, #68]	@ (801261c <netif_add+0x18c>)
 80125d8:	2200      	movs	r2, #0
 80125da:	701a      	strb	r2, [r3, #0]
 80125dc:	e006      	b.n	80125ec <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125e4:	3301      	adds	r3, #1
 80125e6:	b2da      	uxtb	r2, r3
 80125e8:	4b0c      	ldr	r3, [pc, #48]	@ (801261c <netif_add+0x18c>)
 80125ea:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80125ec:	4b0c      	ldr	r3, [pc, #48]	@ (8012620 <netif_add+0x190>)
 80125ee:	681a      	ldr	r2, [r3, #0]
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80125f4:	4a0a      	ldr	r2, [pc, #40]	@ (8012620 <netif_add+0x190>)
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80125fa:	68fb      	ldr	r3, [r7, #12]
}
 80125fc:	4618      	mov	r0, r3
 80125fe:	3718      	adds	r7, #24
 8012600:	46bd      	mov	sp, r7
 8012602:	bd80      	pop	{r7, pc}
 8012604:	08023bfc 	.word	0x08023bfc
 8012608:	08023c90 	.word	0x08023c90
 801260c:	08023c4c 	.word	0x08023c4c
 8012610:	08023cac 	.word	0x08023cac
 8012614:	08026408 	.word	0x08026408
 8012618:	08012a3b 	.word	0x08012a3b
 801261c:	20067d78 	.word	0x20067d78
 8012620:	20067d70 	.word	0x20067d70
 8012624:	08023cd0 	.word	0x08023cd0
 8012628:	08023ce4 	.word	0x08023ce4

0801262c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801262c:	b580      	push	{r7, lr}
 801262e:	b082      	sub	sp, #8
 8012630:	af00      	add	r7, sp, #0
 8012632:	6078      	str	r0, [r7, #4]
 8012634:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012636:	6839      	ldr	r1, [r7, #0]
 8012638:	6878      	ldr	r0, [r7, #4]
 801263a:	f003 f8f5 	bl	8015828 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801263e:	6839      	ldr	r1, [r7, #0]
 8012640:	6878      	ldr	r0, [r7, #4]
 8012642:	f008 fa0b 	bl	801aa5c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012646:	bf00      	nop
 8012648:	3708      	adds	r7, #8
 801264a:	46bd      	mov	sp, r7
 801264c:	bd80      	pop	{r7, pc}
	...

08012650 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012650:	b580      	push	{r7, lr}
 8012652:	b086      	sub	sp, #24
 8012654:	af00      	add	r7, sp, #0
 8012656:	60f8      	str	r0, [r7, #12]
 8012658:	60b9      	str	r1, [r7, #8]
 801265a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801265c:	68bb      	ldr	r3, [r7, #8]
 801265e:	2b00      	cmp	r3, #0
 8012660:	d106      	bne.n	8012670 <netif_do_set_ipaddr+0x20>
 8012662:	4b1d      	ldr	r3, [pc, #116]	@ (80126d8 <netif_do_set_ipaddr+0x88>)
 8012664:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8012668:	491c      	ldr	r1, [pc, #112]	@ (80126dc <netif_do_set_ipaddr+0x8c>)
 801266a:	481d      	ldr	r0, [pc, #116]	@ (80126e0 <netif_do_set_ipaddr+0x90>)
 801266c:	f00c f926 	bl	801e8bc <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d106      	bne.n	8012684 <netif_do_set_ipaddr+0x34>
 8012676:	4b18      	ldr	r3, [pc, #96]	@ (80126d8 <netif_do_set_ipaddr+0x88>)
 8012678:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 801267c:	4917      	ldr	r1, [pc, #92]	@ (80126dc <netif_do_set_ipaddr+0x8c>)
 801267e:	4818      	ldr	r0, [pc, #96]	@ (80126e0 <netif_do_set_ipaddr+0x90>)
 8012680:	f00c f91c 	bl	801e8bc <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012684:	68bb      	ldr	r3, [r7, #8]
 8012686:	681a      	ldr	r2, [r3, #0]
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	3304      	adds	r3, #4
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	429a      	cmp	r2, r3
 8012690:	d01c      	beq.n	80126cc <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012692:	68bb      	ldr	r3, [r7, #8]
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	3304      	adds	r3, #4
 801269c:	681a      	ldr	r2, [r3, #0]
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80126a2:	f107 0314 	add.w	r3, r7, #20
 80126a6:	4619      	mov	r1, r3
 80126a8:	6878      	ldr	r0, [r7, #4]
 80126aa:	f7ff ffbf 	bl	801262c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80126ae:	68bb      	ldr	r3, [r7, #8]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d002      	beq.n	80126ba <netif_do_set_ipaddr+0x6a>
 80126b4:	68bb      	ldr	r3, [r7, #8]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	e000      	b.n	80126bc <netif_do_set_ipaddr+0x6c>
 80126ba:	2300      	movs	r3, #0
 80126bc:	68fa      	ldr	r2, [r7, #12]
 80126be:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80126c0:	2101      	movs	r1, #1
 80126c2:	68f8      	ldr	r0, [r7, #12]
 80126c4:	f000 f8d2 	bl	801286c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80126c8:	2301      	movs	r3, #1
 80126ca:	e000      	b.n	80126ce <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80126cc:	2300      	movs	r3, #0
}
 80126ce:	4618      	mov	r0, r3
 80126d0:	3718      	adds	r7, #24
 80126d2:	46bd      	mov	sp, r7
 80126d4:	bd80      	pop	{r7, pc}
 80126d6:	bf00      	nop
 80126d8:	08023bfc 	.word	0x08023bfc
 80126dc:	08023d14 	.word	0x08023d14
 80126e0:	08023c4c 	.word	0x08023c4c

080126e4 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 80126e4:	b480      	push	{r7}
 80126e6:	b085      	sub	sp, #20
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	60f8      	str	r0, [r7, #12]
 80126ec:	60b9      	str	r1, [r7, #8]
 80126ee:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80126f0:	68bb      	ldr	r3, [r7, #8]
 80126f2:	681a      	ldr	r2, [r3, #0]
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	3308      	adds	r3, #8
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	429a      	cmp	r2, r3
 80126fc:	d00a      	beq.n	8012714 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80126fe:	68bb      	ldr	r3, [r7, #8]
 8012700:	2b00      	cmp	r3, #0
 8012702:	d002      	beq.n	801270a <netif_do_set_netmask+0x26>
 8012704:	68bb      	ldr	r3, [r7, #8]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	e000      	b.n	801270c <netif_do_set_netmask+0x28>
 801270a:	2300      	movs	r3, #0
 801270c:	68fa      	ldr	r2, [r7, #12]
 801270e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012710:	2301      	movs	r3, #1
 8012712:	e000      	b.n	8012716 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012714:	2300      	movs	r3, #0
}
 8012716:	4618      	mov	r0, r3
 8012718:	3714      	adds	r7, #20
 801271a:	46bd      	mov	sp, r7
 801271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012720:	4770      	bx	lr

08012722 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012722:	b480      	push	{r7}
 8012724:	b085      	sub	sp, #20
 8012726:	af00      	add	r7, sp, #0
 8012728:	60f8      	str	r0, [r7, #12]
 801272a:	60b9      	str	r1, [r7, #8]
 801272c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801272e:	68bb      	ldr	r3, [r7, #8]
 8012730:	681a      	ldr	r2, [r3, #0]
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	330c      	adds	r3, #12
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	429a      	cmp	r2, r3
 801273a:	d00a      	beq.n	8012752 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801273c:	68bb      	ldr	r3, [r7, #8]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d002      	beq.n	8012748 <netif_do_set_gw+0x26>
 8012742:	68bb      	ldr	r3, [r7, #8]
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	e000      	b.n	801274a <netif_do_set_gw+0x28>
 8012748:	2300      	movs	r3, #0
 801274a:	68fa      	ldr	r2, [r7, #12]
 801274c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801274e:	2301      	movs	r3, #1
 8012750:	e000      	b.n	8012754 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8012752:	2300      	movs	r3, #0
}
 8012754:	4618      	mov	r0, r3
 8012756:	3714      	adds	r7, #20
 8012758:	46bd      	mov	sp, r7
 801275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801275e:	4770      	bx	lr

08012760 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b088      	sub	sp, #32
 8012764:	af00      	add	r7, sp, #0
 8012766:	60f8      	str	r0, [r7, #12]
 8012768:	60b9      	str	r1, [r7, #8]
 801276a:	607a      	str	r2, [r7, #4]
 801276c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801276e:	2300      	movs	r3, #0
 8012770:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8012772:	2300      	movs	r3, #0
 8012774:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012776:	68bb      	ldr	r3, [r7, #8]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d101      	bne.n	8012780 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801277c:	4b1c      	ldr	r3, [pc, #112]	@ (80127f0 <netif_set_addr+0x90>)
 801277e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d101      	bne.n	801278a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8012786:	4b1a      	ldr	r3, [pc, #104]	@ (80127f0 <netif_set_addr+0x90>)
 8012788:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801278a:	683b      	ldr	r3, [r7, #0]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d101      	bne.n	8012794 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8012790:	4b17      	ldr	r3, [pc, #92]	@ (80127f0 <netif_set_addr+0x90>)
 8012792:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8012794:	68bb      	ldr	r3, [r7, #8]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d003      	beq.n	80127a2 <netif_set_addr+0x42>
 801279a:	68bb      	ldr	r3, [r7, #8]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d101      	bne.n	80127a6 <netif_set_addr+0x46>
 80127a2:	2301      	movs	r3, #1
 80127a4:	e000      	b.n	80127a8 <netif_set_addr+0x48>
 80127a6:	2300      	movs	r3, #0
 80127a8:	617b      	str	r3, [r7, #20]
  if (remove) {
 80127aa:	697b      	ldr	r3, [r7, #20]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d006      	beq.n	80127be <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80127b0:	f107 0310 	add.w	r3, r7, #16
 80127b4:	461a      	mov	r2, r3
 80127b6:	68b9      	ldr	r1, [r7, #8]
 80127b8:	68f8      	ldr	r0, [r7, #12]
 80127ba:	f7ff ff49 	bl	8012650 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80127be:	69fa      	ldr	r2, [r7, #28]
 80127c0:	6879      	ldr	r1, [r7, #4]
 80127c2:	68f8      	ldr	r0, [r7, #12]
 80127c4:	f7ff ff8e 	bl	80126e4 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80127c8:	69ba      	ldr	r2, [r7, #24]
 80127ca:	6839      	ldr	r1, [r7, #0]
 80127cc:	68f8      	ldr	r0, [r7, #12]
 80127ce:	f7ff ffa8 	bl	8012722 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80127d2:	697b      	ldr	r3, [r7, #20]
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d106      	bne.n	80127e6 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80127d8:	f107 0310 	add.w	r3, r7, #16
 80127dc:	461a      	mov	r2, r3
 80127de:	68b9      	ldr	r1, [r7, #8]
 80127e0:	68f8      	ldr	r0, [r7, #12]
 80127e2:	f7ff ff35 	bl	8012650 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80127e6:	bf00      	nop
 80127e8:	3720      	adds	r7, #32
 80127ea:	46bd      	mov	sp, r7
 80127ec:	bd80      	pop	{r7, pc}
 80127ee:	bf00      	nop
 80127f0:	08026408 	.word	0x08026408

080127f4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80127f4:	b480      	push	{r7}
 80127f6:	b083      	sub	sp, #12
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80127fc:	4a04      	ldr	r2, [pc, #16]	@ (8012810 <netif_set_default+0x1c>)
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8012802:	bf00      	nop
 8012804:	370c      	adds	r7, #12
 8012806:	46bd      	mov	sp, r7
 8012808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801280c:	4770      	bx	lr
 801280e:	bf00      	nop
 8012810:	20067d74 	.word	0x20067d74

08012814 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8012814:	b580      	push	{r7, lr}
 8012816:	b082      	sub	sp, #8
 8012818:	af00      	add	r7, sp, #0
 801281a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d107      	bne.n	8012832 <netif_set_up+0x1e>
 8012822:	4b0f      	ldr	r3, [pc, #60]	@ (8012860 <netif_set_up+0x4c>)
 8012824:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8012828:	490e      	ldr	r1, [pc, #56]	@ (8012864 <netif_set_up+0x50>)
 801282a:	480f      	ldr	r0, [pc, #60]	@ (8012868 <netif_set_up+0x54>)
 801282c:	f00c f846 	bl	801e8bc <iprintf>
 8012830:	e013      	b.n	801285a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012838:	f003 0301 	and.w	r3, r3, #1
 801283c:	2b00      	cmp	r3, #0
 801283e:	d10c      	bne.n	801285a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012846:	f043 0301 	orr.w	r3, r3, #1
 801284a:	b2da      	uxtb	r2, r3
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8012852:	2103      	movs	r1, #3
 8012854:	6878      	ldr	r0, [r7, #4]
 8012856:	f000 f809 	bl	801286c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801285a:	3708      	adds	r7, #8
 801285c:	46bd      	mov	sp, r7
 801285e:	bd80      	pop	{r7, pc}
 8012860:	08023bfc 	.word	0x08023bfc
 8012864:	08023d84 	.word	0x08023d84
 8012868:	08023c4c 	.word	0x08023c4c

0801286c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b082      	sub	sp, #8
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
 8012874:	460b      	mov	r3, r1
 8012876:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d106      	bne.n	801288c <netif_issue_reports+0x20>
 801287e:	4b18      	ldr	r3, [pc, #96]	@ (80128e0 <netif_issue_reports+0x74>)
 8012880:	f240 326d 	movw	r2, #877	@ 0x36d
 8012884:	4917      	ldr	r1, [pc, #92]	@ (80128e4 <netif_issue_reports+0x78>)
 8012886:	4818      	ldr	r0, [pc, #96]	@ (80128e8 <netif_issue_reports+0x7c>)
 8012888:	f00c f818 	bl	801e8bc <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012892:	f003 0304 	and.w	r3, r3, #4
 8012896:	2b00      	cmp	r3, #0
 8012898:	d01e      	beq.n	80128d8 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80128a0:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d017      	beq.n	80128d8 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80128a8:	78fb      	ldrb	r3, [r7, #3]
 80128aa:	f003 0301 	and.w	r3, r3, #1
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d013      	beq.n	80128da <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	3304      	adds	r3, #4
 80128b6:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d00e      	beq.n	80128da <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80128c2:	f003 0308 	and.w	r3, r3, #8
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d007      	beq.n	80128da <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	3304      	adds	r3, #4
 80128ce:	4619      	mov	r1, r3
 80128d0:	6878      	ldr	r0, [r7, #4]
 80128d2:	f009 f853 	bl	801b97c <etharp_request>
 80128d6:	e000      	b.n	80128da <netif_issue_reports+0x6e>
    return;
 80128d8:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80128da:	3708      	adds	r7, #8
 80128dc:	46bd      	mov	sp, r7
 80128de:	bd80      	pop	{r7, pc}
 80128e0:	08023bfc 	.word	0x08023bfc
 80128e4:	08023da0 	.word	0x08023da0
 80128e8:	08023c4c 	.word	0x08023c4c

080128ec <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b082      	sub	sp, #8
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d107      	bne.n	801290a <netif_set_down+0x1e>
 80128fa:	4b12      	ldr	r3, [pc, #72]	@ (8012944 <netif_set_down+0x58>)
 80128fc:	f240 329b 	movw	r2, #923	@ 0x39b
 8012900:	4911      	ldr	r1, [pc, #68]	@ (8012948 <netif_set_down+0x5c>)
 8012902:	4812      	ldr	r0, [pc, #72]	@ (801294c <netif_set_down+0x60>)
 8012904:	f00b ffda 	bl	801e8bc <iprintf>
 8012908:	e019      	b.n	801293e <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012910:	f003 0301 	and.w	r3, r3, #1
 8012914:	2b00      	cmp	r3, #0
 8012916:	d012      	beq.n	801293e <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801291e:	f023 0301 	bic.w	r3, r3, #1
 8012922:	b2da      	uxtb	r2, r3
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012930:	f003 0308 	and.w	r3, r3, #8
 8012934:	2b00      	cmp	r3, #0
 8012936:	d002      	beq.n	801293e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8012938:	6878      	ldr	r0, [r7, #4]
 801293a:	f008 fbdd 	bl	801b0f8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801293e:	3708      	adds	r7, #8
 8012940:	46bd      	mov	sp, r7
 8012942:	bd80      	pop	{r7, pc}
 8012944:	08023bfc 	.word	0x08023bfc
 8012948:	08023dc4 	.word	0x08023dc4
 801294c:	08023c4c 	.word	0x08023c4c

08012950 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b082      	sub	sp, #8
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	2b00      	cmp	r3, #0
 801295c:	d107      	bne.n	801296e <netif_set_link_up+0x1e>
 801295e:	4b13      	ldr	r3, [pc, #76]	@ (80129ac <netif_set_link_up+0x5c>)
 8012960:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8012964:	4912      	ldr	r1, [pc, #72]	@ (80129b0 <netif_set_link_up+0x60>)
 8012966:	4813      	ldr	r0, [pc, #76]	@ (80129b4 <netif_set_link_up+0x64>)
 8012968:	f00b ffa8 	bl	801e8bc <iprintf>
 801296c:	e01b      	b.n	80129a6 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012974:	f003 0304 	and.w	r3, r3, #4
 8012978:	2b00      	cmp	r3, #0
 801297a:	d114      	bne.n	80129a6 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012982:	f043 0304 	orr.w	r3, r3, #4
 8012986:	b2da      	uxtb	r2, r3
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801298e:	2103      	movs	r1, #3
 8012990:	6878      	ldr	r0, [r7, #4]
 8012992:	f7ff ff6b 	bl	801286c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	69db      	ldr	r3, [r3, #28]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d003      	beq.n	80129a6 <netif_set_link_up+0x56>
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	69db      	ldr	r3, [r3, #28]
 80129a2:	6878      	ldr	r0, [r7, #4]
 80129a4:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80129a6:	3708      	adds	r7, #8
 80129a8:	46bd      	mov	sp, r7
 80129aa:	bd80      	pop	{r7, pc}
 80129ac:	08023bfc 	.word	0x08023bfc
 80129b0:	08023de4 	.word	0x08023de4
 80129b4:	08023c4c 	.word	0x08023c4c

080129b8 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b082      	sub	sp, #8
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d107      	bne.n	80129d6 <netif_set_link_down+0x1e>
 80129c6:	4b11      	ldr	r3, [pc, #68]	@ (8012a0c <netif_set_link_down+0x54>)
 80129c8:	f240 4206 	movw	r2, #1030	@ 0x406
 80129cc:	4910      	ldr	r1, [pc, #64]	@ (8012a10 <netif_set_link_down+0x58>)
 80129ce:	4811      	ldr	r0, [pc, #68]	@ (8012a14 <netif_set_link_down+0x5c>)
 80129d0:	f00b ff74 	bl	801e8bc <iprintf>
 80129d4:	e017      	b.n	8012a06 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80129dc:	f003 0304 	and.w	r3, r3, #4
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d010      	beq.n	8012a06 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80129ea:	f023 0304 	bic.w	r3, r3, #4
 80129ee:	b2da      	uxtb	r2, r3
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	69db      	ldr	r3, [r3, #28]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d003      	beq.n	8012a06 <netif_set_link_down+0x4e>
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	69db      	ldr	r3, [r3, #28]
 8012a02:	6878      	ldr	r0, [r7, #4]
 8012a04:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012a06:	3708      	adds	r7, #8
 8012a08:	46bd      	mov	sp, r7
 8012a0a:	bd80      	pop	{r7, pc}
 8012a0c:	08023bfc 	.word	0x08023bfc
 8012a10:	08023e08 	.word	0x08023e08
 8012a14:	08023c4c 	.word	0x08023c4c

08012a18 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8012a18:	b480      	push	{r7}
 8012a1a:	b083      	sub	sp, #12
 8012a1c:	af00      	add	r7, sp, #0
 8012a1e:	6078      	str	r0, [r7, #4]
 8012a20:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d002      	beq.n	8012a2e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	683a      	ldr	r2, [r7, #0]
 8012a2c:	61da      	str	r2, [r3, #28]
  }
}
 8012a2e:	bf00      	nop
 8012a30:	370c      	adds	r7, #12
 8012a32:	46bd      	mov	sp, r7
 8012a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a38:	4770      	bx	lr

08012a3a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8012a3a:	b480      	push	{r7}
 8012a3c:	b085      	sub	sp, #20
 8012a3e:	af00      	add	r7, sp, #0
 8012a40:	60f8      	str	r0, [r7, #12]
 8012a42:	60b9      	str	r1, [r7, #8]
 8012a44:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8012a46:	f06f 030b 	mvn.w	r3, #11
}
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	3714      	adds	r7, #20
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a54:	4770      	bx	lr
	...

08012a58 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8012a58:	b480      	push	{r7}
 8012a5a:	b085      	sub	sp, #20
 8012a5c:	af00      	add	r7, sp, #0
 8012a5e:	4603      	mov	r3, r0
 8012a60:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012a62:	79fb      	ldrb	r3, [r7, #7]
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d013      	beq.n	8012a90 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8012a68:	4b0d      	ldr	r3, [pc, #52]	@ (8012aa0 <netif_get_by_index+0x48>)
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	60fb      	str	r3, [r7, #12]
 8012a6e:	e00c      	b.n	8012a8a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012a70:	68fb      	ldr	r3, [r7, #12]
 8012a72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012a76:	3301      	adds	r3, #1
 8012a78:	b2db      	uxtb	r3, r3
 8012a7a:	79fa      	ldrb	r2, [r7, #7]
 8012a7c:	429a      	cmp	r2, r3
 8012a7e:	d101      	bne.n	8012a84 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	e006      	b.n	8012a92 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	60fb      	str	r3, [r7, #12]
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d1ef      	bne.n	8012a70 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012a90:	2300      	movs	r3, #0
}
 8012a92:	4618      	mov	r0, r3
 8012a94:	3714      	adds	r7, #20
 8012a96:	46bd      	mov	sp, r7
 8012a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a9c:	4770      	bx	lr
 8012a9e:	bf00      	nop
 8012aa0:	20067d70 	.word	0x20067d70

08012aa4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8012aa4:	b580      	push	{r7, lr}
 8012aa6:	b082      	sub	sp, #8
 8012aa8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8012aaa:	f00a ff33 	bl	801d914 <sys_arch_protect>
 8012aae:	6038      	str	r0, [r7, #0]
 8012ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8012ae8 <pbuf_free_ooseq+0x44>)
 8012ab2:	2200      	movs	r2, #0
 8012ab4:	701a      	strb	r2, [r3, #0]
 8012ab6:	6838      	ldr	r0, [r7, #0]
 8012ab8:	f00a ff3a 	bl	801d930 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012abc:	4b0b      	ldr	r3, [pc, #44]	@ (8012aec <pbuf_free_ooseq+0x48>)
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	607b      	str	r3, [r7, #4]
 8012ac2:	e00a      	b.n	8012ada <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	d003      	beq.n	8012ad4 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8012acc:	6878      	ldr	r0, [r7, #4]
 8012ace:	f002 fee9 	bl	80158a4 <tcp_free_ooseq>
      return;
 8012ad2:	e005      	b.n	8012ae0 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	68db      	ldr	r3, [r3, #12]
 8012ad8:	607b      	str	r3, [r7, #4]
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d1f1      	bne.n	8012ac4 <pbuf_free_ooseq+0x20>
    }
  }
}
 8012ae0:	3708      	adds	r7, #8
 8012ae2:	46bd      	mov	sp, r7
 8012ae4:	bd80      	pop	{r7, pc}
 8012ae6:	bf00      	nop
 8012ae8:	20067d79 	.word	0x20067d79
 8012aec:	20067d88 	.word	0x20067d88

08012af0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b082      	sub	sp, #8
 8012af4:	af00      	add	r7, sp, #0
 8012af6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8012af8:	f7ff ffd4 	bl	8012aa4 <pbuf_free_ooseq>
}
 8012afc:	bf00      	nop
 8012afe:	3708      	adds	r7, #8
 8012b00:	46bd      	mov	sp, r7
 8012b02:	bd80      	pop	{r7, pc}

08012b04 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b082      	sub	sp, #8
 8012b08:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8012b0a:	f00a ff03 	bl	801d914 <sys_arch_protect>
 8012b0e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8012b10:	4b0f      	ldr	r3, [pc, #60]	@ (8012b50 <pbuf_pool_is_empty+0x4c>)
 8012b12:	781b      	ldrb	r3, [r3, #0]
 8012b14:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8012b16:	4b0e      	ldr	r3, [pc, #56]	@ (8012b50 <pbuf_pool_is_empty+0x4c>)
 8012b18:	2201      	movs	r2, #1
 8012b1a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8012b1c:	6878      	ldr	r0, [r7, #4]
 8012b1e:	f00a ff07 	bl	801d930 <sys_arch_unprotect>

  if (!queued) {
 8012b22:	78fb      	ldrb	r3, [r7, #3]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d10f      	bne.n	8012b48 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8012b28:	2100      	movs	r1, #0
 8012b2a:	480a      	ldr	r0, [pc, #40]	@ (8012b54 <pbuf_pool_is_empty+0x50>)
 8012b2c:	f7fd fea8 	bl	8010880 <tcpip_try_callback>
 8012b30:	4603      	mov	r3, r0
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d008      	beq.n	8012b48 <pbuf_pool_is_empty+0x44>
 8012b36:	f00a feed 	bl	801d914 <sys_arch_protect>
 8012b3a:	6078      	str	r0, [r7, #4]
 8012b3c:	4b04      	ldr	r3, [pc, #16]	@ (8012b50 <pbuf_pool_is_empty+0x4c>)
 8012b3e:	2200      	movs	r2, #0
 8012b40:	701a      	strb	r2, [r3, #0]
 8012b42:	6878      	ldr	r0, [r7, #4]
 8012b44:	f00a fef4 	bl	801d930 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8012b48:	bf00      	nop
 8012b4a:	3708      	adds	r7, #8
 8012b4c:	46bd      	mov	sp, r7
 8012b4e:	bd80      	pop	{r7, pc}
 8012b50:	20067d79 	.word	0x20067d79
 8012b54:	08012af1 	.word	0x08012af1

08012b58 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8012b58:	b480      	push	{r7}
 8012b5a:	b085      	sub	sp, #20
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	60f8      	str	r0, [r7, #12]
 8012b60:	60b9      	str	r1, [r7, #8]
 8012b62:	4611      	mov	r1, r2
 8012b64:	461a      	mov	r2, r3
 8012b66:	460b      	mov	r3, r1
 8012b68:	80fb      	strh	r3, [r7, #6]
 8012b6a:	4613      	mov	r3, r2
 8012b6c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012b6e:	68fb      	ldr	r3, [r7, #12]
 8012b70:	2200      	movs	r2, #0
 8012b72:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	68ba      	ldr	r2, [r7, #8]
 8012b78:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	88fa      	ldrh	r2, [r7, #6]
 8012b7e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	88ba      	ldrh	r2, [r7, #4]
 8012b84:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8012b86:	8b3b      	ldrh	r3, [r7, #24]
 8012b88:	b2da      	uxtb	r2, r3
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	7f3a      	ldrb	r2, [r7, #28]
 8012b92:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	2201      	movs	r2, #1
 8012b98:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	2200      	movs	r2, #0
 8012b9e:	73da      	strb	r2, [r3, #15]
}
 8012ba0:	bf00      	nop
 8012ba2:	3714      	adds	r7, #20
 8012ba4:	46bd      	mov	sp, r7
 8012ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012baa:	4770      	bx	lr

08012bac <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b08c      	sub	sp, #48	@ 0x30
 8012bb0:	af02      	add	r7, sp, #8
 8012bb2:	4603      	mov	r3, r0
 8012bb4:	71fb      	strb	r3, [r7, #7]
 8012bb6:	460b      	mov	r3, r1
 8012bb8:	80bb      	strh	r3, [r7, #4]
 8012bba:	4613      	mov	r3, r2
 8012bbc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8012bbe:	79fb      	ldrb	r3, [r7, #7]
 8012bc0:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8012bc2:	887b      	ldrh	r3, [r7, #2]
 8012bc4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8012bc8:	d07f      	beq.n	8012cca <pbuf_alloc+0x11e>
 8012bca:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8012bce:	f300 80c8 	bgt.w	8012d62 <pbuf_alloc+0x1b6>
 8012bd2:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8012bd6:	d010      	beq.n	8012bfa <pbuf_alloc+0x4e>
 8012bd8:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8012bdc:	f300 80c1 	bgt.w	8012d62 <pbuf_alloc+0x1b6>
 8012be0:	2b01      	cmp	r3, #1
 8012be2:	d002      	beq.n	8012bea <pbuf_alloc+0x3e>
 8012be4:	2b41      	cmp	r3, #65	@ 0x41
 8012be6:	f040 80bc 	bne.w	8012d62 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8012bea:	887a      	ldrh	r2, [r7, #2]
 8012bec:	88bb      	ldrh	r3, [r7, #4]
 8012bee:	4619      	mov	r1, r3
 8012bf0:	2000      	movs	r0, #0
 8012bf2:	f000 f8d1 	bl	8012d98 <pbuf_alloc_reference>
 8012bf6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8012bf8:	e0bd      	b.n	8012d76 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8012bfe:	2300      	movs	r3, #0
 8012c00:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8012c02:	88bb      	ldrh	r3, [r7, #4]
 8012c04:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8012c06:	200d      	movs	r0, #13
 8012c08:	f7ff fb9a 	bl	8012340 <memp_malloc>
 8012c0c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8012c0e:	693b      	ldr	r3, [r7, #16]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d109      	bne.n	8012c28 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8012c14:	f7ff ff76 	bl	8012b04 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8012c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d002      	beq.n	8012c24 <pbuf_alloc+0x78>
            pbuf_free(p);
 8012c1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012c20:	f000 faa8 	bl	8013174 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8012c24:	2300      	movs	r3, #0
 8012c26:	e0a7      	b.n	8012d78 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8012c28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012c2a:	3303      	adds	r3, #3
 8012c2c:	b29b      	uxth	r3, r3
 8012c2e:	f023 0303 	bic.w	r3, r3, #3
 8012c32:	b29b      	uxth	r3, r3
 8012c34:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8012c38:	b29b      	uxth	r3, r3
 8012c3a:	8b7a      	ldrh	r2, [r7, #26]
 8012c3c:	4293      	cmp	r3, r2
 8012c3e:	bf28      	it	cs
 8012c40:	4613      	movcs	r3, r2
 8012c42:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8012c44:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012c46:	3310      	adds	r3, #16
 8012c48:	693a      	ldr	r2, [r7, #16]
 8012c4a:	4413      	add	r3, r2
 8012c4c:	3303      	adds	r3, #3
 8012c4e:	f023 0303 	bic.w	r3, r3, #3
 8012c52:	4618      	mov	r0, r3
 8012c54:	89f9      	ldrh	r1, [r7, #14]
 8012c56:	8b7a      	ldrh	r2, [r7, #26]
 8012c58:	2300      	movs	r3, #0
 8012c5a:	9301      	str	r3, [sp, #4]
 8012c5c:	887b      	ldrh	r3, [r7, #2]
 8012c5e:	9300      	str	r3, [sp, #0]
 8012c60:	460b      	mov	r3, r1
 8012c62:	4601      	mov	r1, r0
 8012c64:	6938      	ldr	r0, [r7, #16]
 8012c66:	f7ff ff77 	bl	8012b58 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012c6a:	693b      	ldr	r3, [r7, #16]
 8012c6c:	685b      	ldr	r3, [r3, #4]
 8012c6e:	f003 0303 	and.w	r3, r3, #3
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d006      	beq.n	8012c84 <pbuf_alloc+0xd8>
 8012c76:	4b42      	ldr	r3, [pc, #264]	@ (8012d80 <pbuf_alloc+0x1d4>)
 8012c78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012c7c:	4941      	ldr	r1, [pc, #260]	@ (8012d84 <pbuf_alloc+0x1d8>)
 8012c7e:	4842      	ldr	r0, [pc, #264]	@ (8012d88 <pbuf_alloc+0x1dc>)
 8012c80:	f00b fe1c 	bl	801e8bc <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8012c84:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012c86:	3303      	adds	r3, #3
 8012c88:	f023 0303 	bic.w	r3, r3, #3
 8012c8c:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8012c90:	d106      	bne.n	8012ca0 <pbuf_alloc+0xf4>
 8012c92:	4b3b      	ldr	r3, [pc, #236]	@ (8012d80 <pbuf_alloc+0x1d4>)
 8012c94:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8012c98:	493c      	ldr	r1, [pc, #240]	@ (8012d8c <pbuf_alloc+0x1e0>)
 8012c9a:	483b      	ldr	r0, [pc, #236]	@ (8012d88 <pbuf_alloc+0x1dc>)
 8012c9c:	f00b fe0e 	bl	801e8bc <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d102      	bne.n	8012cac <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8012ca6:	693b      	ldr	r3, [r7, #16]
 8012ca8:	627b      	str	r3, [r7, #36]	@ 0x24
 8012caa:	e002      	b.n	8012cb2 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012cac:	69fb      	ldr	r3, [r7, #28]
 8012cae:	693a      	ldr	r2, [r7, #16]
 8012cb0:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8012cb2:	693b      	ldr	r3, [r7, #16]
 8012cb4:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8012cb6:	8b7a      	ldrh	r2, [r7, #26]
 8012cb8:	89fb      	ldrh	r3, [r7, #14]
 8012cba:	1ad3      	subs	r3, r2, r3
 8012cbc:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012cbe:	2300      	movs	r3, #0
 8012cc0:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8012cc2:	8b7b      	ldrh	r3, [r7, #26]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d19e      	bne.n	8012c06 <pbuf_alloc+0x5a>
      break;
 8012cc8:	e055      	b.n	8012d76 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012cca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012ccc:	3303      	adds	r3, #3
 8012cce:	b29b      	uxth	r3, r3
 8012cd0:	f023 0303 	bic.w	r3, r3, #3
 8012cd4:	b29a      	uxth	r2, r3
 8012cd6:	88bb      	ldrh	r3, [r7, #4]
 8012cd8:	3303      	adds	r3, #3
 8012cda:	b29b      	uxth	r3, r3
 8012cdc:	f023 0303 	bic.w	r3, r3, #3
 8012ce0:	b29b      	uxth	r3, r3
 8012ce2:	4413      	add	r3, r2
 8012ce4:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8012ce6:	8b3b      	ldrh	r3, [r7, #24]
 8012ce8:	3310      	adds	r3, #16
 8012cea:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012cec:	8b3a      	ldrh	r2, [r7, #24]
 8012cee:	88bb      	ldrh	r3, [r7, #4]
 8012cf0:	3303      	adds	r3, #3
 8012cf2:	f023 0303 	bic.w	r3, r3, #3
 8012cf6:	429a      	cmp	r2, r3
 8012cf8:	d306      	bcc.n	8012d08 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012cfa:	8afa      	ldrh	r2, [r7, #22]
 8012cfc:	88bb      	ldrh	r3, [r7, #4]
 8012cfe:	3303      	adds	r3, #3
 8012d00:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012d04:	429a      	cmp	r2, r3
 8012d06:	d201      	bcs.n	8012d0c <pbuf_alloc+0x160>
        return NULL;
 8012d08:	2300      	movs	r3, #0
 8012d0a:	e035      	b.n	8012d78 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8012d0c:	8afb      	ldrh	r3, [r7, #22]
 8012d0e:	4618      	mov	r0, r3
 8012d10:	f7ff f972 	bl	8011ff8 <mem_malloc>
 8012d14:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8012d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d101      	bne.n	8012d20 <pbuf_alloc+0x174>
        return NULL;
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	e02b      	b.n	8012d78 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8012d20:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012d22:	3310      	adds	r3, #16
 8012d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d26:	4413      	add	r3, r2
 8012d28:	3303      	adds	r3, #3
 8012d2a:	f023 0303 	bic.w	r3, r3, #3
 8012d2e:	4618      	mov	r0, r3
 8012d30:	88b9      	ldrh	r1, [r7, #4]
 8012d32:	88ba      	ldrh	r2, [r7, #4]
 8012d34:	2300      	movs	r3, #0
 8012d36:	9301      	str	r3, [sp, #4]
 8012d38:	887b      	ldrh	r3, [r7, #2]
 8012d3a:	9300      	str	r3, [sp, #0]
 8012d3c:	460b      	mov	r3, r1
 8012d3e:	4601      	mov	r1, r0
 8012d40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012d42:	f7ff ff09 	bl	8012b58 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8012d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d48:	685b      	ldr	r3, [r3, #4]
 8012d4a:	f003 0303 	and.w	r3, r3, #3
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d010      	beq.n	8012d74 <pbuf_alloc+0x1c8>
 8012d52:	4b0b      	ldr	r3, [pc, #44]	@ (8012d80 <pbuf_alloc+0x1d4>)
 8012d54:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8012d58:	490d      	ldr	r1, [pc, #52]	@ (8012d90 <pbuf_alloc+0x1e4>)
 8012d5a:	480b      	ldr	r0, [pc, #44]	@ (8012d88 <pbuf_alloc+0x1dc>)
 8012d5c:	f00b fdae 	bl	801e8bc <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012d60:	e008      	b.n	8012d74 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8012d62:	4b07      	ldr	r3, [pc, #28]	@ (8012d80 <pbuf_alloc+0x1d4>)
 8012d64:	f240 1227 	movw	r2, #295	@ 0x127
 8012d68:	490a      	ldr	r1, [pc, #40]	@ (8012d94 <pbuf_alloc+0x1e8>)
 8012d6a:	4807      	ldr	r0, [pc, #28]	@ (8012d88 <pbuf_alloc+0x1dc>)
 8012d6c:	f00b fda6 	bl	801e8bc <iprintf>
      return NULL;
 8012d70:	2300      	movs	r3, #0
 8012d72:	e001      	b.n	8012d78 <pbuf_alloc+0x1cc>
      break;
 8012d74:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8012d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012d78:	4618      	mov	r0, r3
 8012d7a:	3728      	adds	r7, #40	@ 0x28
 8012d7c:	46bd      	mov	sp, r7
 8012d7e:	bd80      	pop	{r7, pc}
 8012d80:	08023e2c 	.word	0x08023e2c
 8012d84:	08023e5c 	.word	0x08023e5c
 8012d88:	08023e8c 	.word	0x08023e8c
 8012d8c:	08023eb4 	.word	0x08023eb4
 8012d90:	08023ee8 	.word	0x08023ee8
 8012d94:	08023f14 	.word	0x08023f14

08012d98 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	b086      	sub	sp, #24
 8012d9c:	af02      	add	r7, sp, #8
 8012d9e:	6078      	str	r0, [r7, #4]
 8012da0:	460b      	mov	r3, r1
 8012da2:	807b      	strh	r3, [r7, #2]
 8012da4:	4613      	mov	r3, r2
 8012da6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012da8:	883b      	ldrh	r3, [r7, #0]
 8012daa:	2b41      	cmp	r3, #65	@ 0x41
 8012dac:	d009      	beq.n	8012dc2 <pbuf_alloc_reference+0x2a>
 8012dae:	883b      	ldrh	r3, [r7, #0]
 8012db0:	2b01      	cmp	r3, #1
 8012db2:	d006      	beq.n	8012dc2 <pbuf_alloc_reference+0x2a>
 8012db4:	4b0f      	ldr	r3, [pc, #60]	@ (8012df4 <pbuf_alloc_reference+0x5c>)
 8012db6:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8012dba:	490f      	ldr	r1, [pc, #60]	@ (8012df8 <pbuf_alloc_reference+0x60>)
 8012dbc:	480f      	ldr	r0, [pc, #60]	@ (8012dfc <pbuf_alloc_reference+0x64>)
 8012dbe:	f00b fd7d 	bl	801e8bc <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012dc2:	200c      	movs	r0, #12
 8012dc4:	f7ff fabc 	bl	8012340 <memp_malloc>
 8012dc8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d101      	bne.n	8012dd4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	e00b      	b.n	8012dec <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012dd4:	8879      	ldrh	r1, [r7, #2]
 8012dd6:	887a      	ldrh	r2, [r7, #2]
 8012dd8:	2300      	movs	r3, #0
 8012dda:	9301      	str	r3, [sp, #4]
 8012ddc:	883b      	ldrh	r3, [r7, #0]
 8012dde:	9300      	str	r3, [sp, #0]
 8012de0:	460b      	mov	r3, r1
 8012de2:	6879      	ldr	r1, [r7, #4]
 8012de4:	68f8      	ldr	r0, [r7, #12]
 8012de6:	f7ff feb7 	bl	8012b58 <pbuf_init_alloced_pbuf>
  return p;
 8012dea:	68fb      	ldr	r3, [r7, #12]
}
 8012dec:	4618      	mov	r0, r3
 8012dee:	3710      	adds	r7, #16
 8012df0:	46bd      	mov	sp, r7
 8012df2:	bd80      	pop	{r7, pc}
 8012df4:	08023e2c 	.word	0x08023e2c
 8012df8:	08023f30 	.word	0x08023f30
 8012dfc:	08023e8c 	.word	0x08023e8c

08012e00 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012e00:	b580      	push	{r7, lr}
 8012e02:	b088      	sub	sp, #32
 8012e04:	af02      	add	r7, sp, #8
 8012e06:	607b      	str	r3, [r7, #4]
 8012e08:	4603      	mov	r3, r0
 8012e0a:	73fb      	strb	r3, [r7, #15]
 8012e0c:	460b      	mov	r3, r1
 8012e0e:	81bb      	strh	r3, [r7, #12]
 8012e10:	4613      	mov	r3, r2
 8012e12:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012e14:	7bfb      	ldrb	r3, [r7, #15]
 8012e16:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8012e18:	8a7b      	ldrh	r3, [r7, #18]
 8012e1a:	3303      	adds	r3, #3
 8012e1c:	f023 0203 	bic.w	r2, r3, #3
 8012e20:	89bb      	ldrh	r3, [r7, #12]
 8012e22:	441a      	add	r2, r3
 8012e24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012e26:	429a      	cmp	r2, r3
 8012e28:	d901      	bls.n	8012e2e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	e018      	b.n	8012e60 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8012e2e:	6a3b      	ldr	r3, [r7, #32]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d007      	beq.n	8012e44 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8012e34:	8a7b      	ldrh	r3, [r7, #18]
 8012e36:	3303      	adds	r3, #3
 8012e38:	f023 0303 	bic.w	r3, r3, #3
 8012e3c:	6a3a      	ldr	r2, [r7, #32]
 8012e3e:	4413      	add	r3, r2
 8012e40:	617b      	str	r3, [r7, #20]
 8012e42:	e001      	b.n	8012e48 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8012e44:	2300      	movs	r3, #0
 8012e46:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012e48:	6878      	ldr	r0, [r7, #4]
 8012e4a:	89b9      	ldrh	r1, [r7, #12]
 8012e4c:	89ba      	ldrh	r2, [r7, #12]
 8012e4e:	2302      	movs	r3, #2
 8012e50:	9301      	str	r3, [sp, #4]
 8012e52:	897b      	ldrh	r3, [r7, #10]
 8012e54:	9300      	str	r3, [sp, #0]
 8012e56:	460b      	mov	r3, r1
 8012e58:	6979      	ldr	r1, [r7, #20]
 8012e5a:	f7ff fe7d 	bl	8012b58 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012e5e:	687b      	ldr	r3, [r7, #4]
}
 8012e60:	4618      	mov	r0, r3
 8012e62:	3718      	adds	r7, #24
 8012e64:	46bd      	mov	sp, r7
 8012e66:	bd80      	pop	{r7, pc}

08012e68 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b084      	sub	sp, #16
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	6078      	str	r0, [r7, #4]
 8012e70:	460b      	mov	r3, r1
 8012e72:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d106      	bne.n	8012e88 <pbuf_realloc+0x20>
 8012e7a:	4b3a      	ldr	r3, [pc, #232]	@ (8012f64 <pbuf_realloc+0xfc>)
 8012e7c:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8012e80:	4939      	ldr	r1, [pc, #228]	@ (8012f68 <pbuf_realloc+0x100>)
 8012e82:	483a      	ldr	r0, [pc, #232]	@ (8012f6c <pbuf_realloc+0x104>)
 8012e84:	f00b fd1a 	bl	801e8bc <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	891b      	ldrh	r3, [r3, #8]
 8012e8c:	887a      	ldrh	r2, [r7, #2]
 8012e8e:	429a      	cmp	r2, r3
 8012e90:	d263      	bcs.n	8012f5a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	891a      	ldrh	r2, [r3, #8]
 8012e96:	887b      	ldrh	r3, [r7, #2]
 8012e98:	1ad3      	subs	r3, r2, r3
 8012e9a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012e9c:	887b      	ldrh	r3, [r7, #2]
 8012e9e:	817b      	strh	r3, [r7, #10]
  q = p;
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8012ea4:	e018      	b.n	8012ed8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8012ea6:	68fb      	ldr	r3, [r7, #12]
 8012ea8:	895b      	ldrh	r3, [r3, #10]
 8012eaa:	897a      	ldrh	r2, [r7, #10]
 8012eac:	1ad3      	subs	r3, r2, r3
 8012eae:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	891a      	ldrh	r2, [r3, #8]
 8012eb4:	893b      	ldrh	r3, [r7, #8]
 8012eb6:	1ad3      	subs	r3, r2, r3
 8012eb8:	b29a      	uxth	r2, r3
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012ebe:	68fb      	ldr	r3, [r7, #12]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d106      	bne.n	8012ed8 <pbuf_realloc+0x70>
 8012eca:	4b26      	ldr	r3, [pc, #152]	@ (8012f64 <pbuf_realloc+0xfc>)
 8012ecc:	f240 12af 	movw	r2, #431	@ 0x1af
 8012ed0:	4927      	ldr	r1, [pc, #156]	@ (8012f70 <pbuf_realloc+0x108>)
 8012ed2:	4826      	ldr	r0, [pc, #152]	@ (8012f6c <pbuf_realloc+0x104>)
 8012ed4:	f00b fcf2 	bl	801e8bc <iprintf>
  while (rem_len > q->len) {
 8012ed8:	68fb      	ldr	r3, [r7, #12]
 8012eda:	895b      	ldrh	r3, [r3, #10]
 8012edc:	897a      	ldrh	r2, [r7, #10]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d8e1      	bhi.n	8012ea6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	7b1b      	ldrb	r3, [r3, #12]
 8012ee6:	f003 030f 	and.w	r3, r3, #15
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d121      	bne.n	8012f32 <pbuf_realloc+0xca>
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	895b      	ldrh	r3, [r3, #10]
 8012ef2:	897a      	ldrh	r2, [r7, #10]
 8012ef4:	429a      	cmp	r2, r3
 8012ef6:	d01c      	beq.n	8012f32 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	7b5b      	ldrb	r3, [r3, #13]
 8012efc:	f003 0302 	and.w	r3, r3, #2
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d116      	bne.n	8012f32 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	685a      	ldr	r2, [r3, #4]
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	1ad3      	subs	r3, r2, r3
 8012f0c:	b29a      	uxth	r2, r3
 8012f0e:	897b      	ldrh	r3, [r7, #10]
 8012f10:	4413      	add	r3, r2
 8012f12:	b29b      	uxth	r3, r3
 8012f14:	4619      	mov	r1, r3
 8012f16:	68f8      	ldr	r0, [r7, #12]
 8012f18:	f7fe ff64 	bl	8011de4 <mem_trim>
 8012f1c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d106      	bne.n	8012f32 <pbuf_realloc+0xca>
 8012f24:	4b0f      	ldr	r3, [pc, #60]	@ (8012f64 <pbuf_realloc+0xfc>)
 8012f26:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8012f2a:	4912      	ldr	r1, [pc, #72]	@ (8012f74 <pbuf_realloc+0x10c>)
 8012f2c:	480f      	ldr	r0, [pc, #60]	@ (8012f6c <pbuf_realloc+0x104>)
 8012f2e:	f00b fcc5 	bl	801e8bc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	897a      	ldrh	r2, [r7, #10]
 8012f36:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	895a      	ldrh	r2, [r3, #10]
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d004      	beq.n	8012f52 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	4618      	mov	r0, r3
 8012f4e:	f000 f911 	bl	8013174 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	2200      	movs	r2, #0
 8012f56:	601a      	str	r2, [r3, #0]
 8012f58:	e000      	b.n	8012f5c <pbuf_realloc+0xf4>
    return;
 8012f5a:	bf00      	nop

}
 8012f5c:	3710      	adds	r7, #16
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	bd80      	pop	{r7, pc}
 8012f62:	bf00      	nop
 8012f64:	08023e2c 	.word	0x08023e2c
 8012f68:	08023f44 	.word	0x08023f44
 8012f6c:	08023e8c 	.word	0x08023e8c
 8012f70:	08023f5c 	.word	0x08023f5c
 8012f74:	08023f74 	.word	0x08023f74

08012f78 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b086      	sub	sp, #24
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	60f8      	str	r0, [r7, #12]
 8012f80:	60b9      	str	r1, [r7, #8]
 8012f82:	4613      	mov	r3, r2
 8012f84:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d106      	bne.n	8012f9a <pbuf_add_header_impl+0x22>
 8012f8c:	4b2b      	ldr	r3, [pc, #172]	@ (801303c <pbuf_add_header_impl+0xc4>)
 8012f8e:	f240 12df 	movw	r2, #479	@ 0x1df
 8012f92:	492b      	ldr	r1, [pc, #172]	@ (8013040 <pbuf_add_header_impl+0xc8>)
 8012f94:	482b      	ldr	r0, [pc, #172]	@ (8013044 <pbuf_add_header_impl+0xcc>)
 8012f96:	f00b fc91 	bl	801e8bc <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d003      	beq.n	8012fa8 <pbuf_add_header_impl+0x30>
 8012fa0:	68bb      	ldr	r3, [r7, #8]
 8012fa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012fa6:	d301      	bcc.n	8012fac <pbuf_add_header_impl+0x34>
    return 1;
 8012fa8:	2301      	movs	r3, #1
 8012faa:	e043      	b.n	8013034 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012fac:	68bb      	ldr	r3, [r7, #8]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d101      	bne.n	8012fb6 <pbuf_add_header_impl+0x3e>
    return 0;
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	e03e      	b.n	8013034 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8012fb6:	68bb      	ldr	r3, [r7, #8]
 8012fb8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	891a      	ldrh	r2, [r3, #8]
 8012fbe:	8a7b      	ldrh	r3, [r7, #18]
 8012fc0:	4413      	add	r3, r2
 8012fc2:	b29b      	uxth	r3, r3
 8012fc4:	8a7a      	ldrh	r2, [r7, #18]
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d901      	bls.n	8012fce <pbuf_add_header_impl+0x56>
    return 1;
 8012fca:	2301      	movs	r3, #1
 8012fcc:	e032      	b.n	8013034 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	7b1b      	ldrb	r3, [r3, #12]
 8012fd2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8012fd4:	8a3b      	ldrh	r3, [r7, #16]
 8012fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d00c      	beq.n	8012ff8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	685a      	ldr	r2, [r3, #4]
 8012fe2:	68bb      	ldr	r3, [r7, #8]
 8012fe4:	425b      	negs	r3, r3
 8012fe6:	4413      	add	r3, r2
 8012fe8:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	3310      	adds	r3, #16
 8012fee:	697a      	ldr	r2, [r7, #20]
 8012ff0:	429a      	cmp	r2, r3
 8012ff2:	d20d      	bcs.n	8013010 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8012ff4:	2301      	movs	r3, #1
 8012ff6:	e01d      	b.n	8013034 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8012ff8:	79fb      	ldrb	r3, [r7, #7]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d006      	beq.n	801300c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	685a      	ldr	r2, [r3, #4]
 8013002:	68bb      	ldr	r3, [r7, #8]
 8013004:	425b      	negs	r3, r3
 8013006:	4413      	add	r3, r2
 8013008:	617b      	str	r3, [r7, #20]
 801300a:	e001      	b.n	8013010 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801300c:	2301      	movs	r3, #1
 801300e:	e011      	b.n	8013034 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	697a      	ldr	r2, [r7, #20]
 8013014:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	895a      	ldrh	r2, [r3, #10]
 801301a:	8a7b      	ldrh	r3, [r7, #18]
 801301c:	4413      	add	r3, r2
 801301e:	b29a      	uxth	r2, r3
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	891a      	ldrh	r2, [r3, #8]
 8013028:	8a7b      	ldrh	r3, [r7, #18]
 801302a:	4413      	add	r3, r2
 801302c:	b29a      	uxth	r2, r3
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	811a      	strh	r2, [r3, #8]


  return 0;
 8013032:	2300      	movs	r3, #0
}
 8013034:	4618      	mov	r0, r3
 8013036:	3718      	adds	r7, #24
 8013038:	46bd      	mov	sp, r7
 801303a:	bd80      	pop	{r7, pc}
 801303c:	08023e2c 	.word	0x08023e2c
 8013040:	08023f90 	.word	0x08023f90
 8013044:	08023e8c 	.word	0x08023e8c

08013048 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013048:	b580      	push	{r7, lr}
 801304a:	b082      	sub	sp, #8
 801304c:	af00      	add	r7, sp, #0
 801304e:	6078      	str	r0, [r7, #4]
 8013050:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013052:	2200      	movs	r2, #0
 8013054:	6839      	ldr	r1, [r7, #0]
 8013056:	6878      	ldr	r0, [r7, #4]
 8013058:	f7ff ff8e 	bl	8012f78 <pbuf_add_header_impl>
 801305c:	4603      	mov	r3, r0
}
 801305e:	4618      	mov	r0, r3
 8013060:	3708      	adds	r7, #8
 8013062:	46bd      	mov	sp, r7
 8013064:	bd80      	pop	{r7, pc}
	...

08013068 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b084      	sub	sp, #16
 801306c:	af00      	add	r7, sp, #0
 801306e:	6078      	str	r0, [r7, #4]
 8013070:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	2b00      	cmp	r3, #0
 8013076:	d106      	bne.n	8013086 <pbuf_remove_header+0x1e>
 8013078:	4b20      	ldr	r3, [pc, #128]	@ (80130fc <pbuf_remove_header+0x94>)
 801307a:	f240 224b 	movw	r2, #587	@ 0x24b
 801307e:	4920      	ldr	r1, [pc, #128]	@ (8013100 <pbuf_remove_header+0x98>)
 8013080:	4820      	ldr	r0, [pc, #128]	@ (8013104 <pbuf_remove_header+0x9c>)
 8013082:	f00b fc1b 	bl	801e8bc <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d003      	beq.n	8013094 <pbuf_remove_header+0x2c>
 801308c:	683b      	ldr	r3, [r7, #0]
 801308e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013092:	d301      	bcc.n	8013098 <pbuf_remove_header+0x30>
    return 1;
 8013094:	2301      	movs	r3, #1
 8013096:	e02c      	b.n	80130f2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8013098:	683b      	ldr	r3, [r7, #0]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d101      	bne.n	80130a2 <pbuf_remove_header+0x3a>
    return 0;
 801309e:	2300      	movs	r3, #0
 80130a0:	e027      	b.n	80130f2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80130a2:	683b      	ldr	r3, [r7, #0]
 80130a4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	895b      	ldrh	r3, [r3, #10]
 80130aa:	89fa      	ldrh	r2, [r7, #14]
 80130ac:	429a      	cmp	r2, r3
 80130ae:	d908      	bls.n	80130c2 <pbuf_remove_header+0x5a>
 80130b0:	4b12      	ldr	r3, [pc, #72]	@ (80130fc <pbuf_remove_header+0x94>)
 80130b2:	f240 2255 	movw	r2, #597	@ 0x255
 80130b6:	4914      	ldr	r1, [pc, #80]	@ (8013108 <pbuf_remove_header+0xa0>)
 80130b8:	4812      	ldr	r0, [pc, #72]	@ (8013104 <pbuf_remove_header+0x9c>)
 80130ba:	f00b fbff 	bl	801e8bc <iprintf>
 80130be:	2301      	movs	r3, #1
 80130c0:	e017      	b.n	80130f2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	685b      	ldr	r3, [r3, #4]
 80130c6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	685a      	ldr	r2, [r3, #4]
 80130cc:	683b      	ldr	r3, [r7, #0]
 80130ce:	441a      	add	r2, r3
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	895a      	ldrh	r2, [r3, #10]
 80130d8:	89fb      	ldrh	r3, [r7, #14]
 80130da:	1ad3      	subs	r3, r2, r3
 80130dc:	b29a      	uxth	r2, r3
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	891a      	ldrh	r2, [r3, #8]
 80130e6:	89fb      	ldrh	r3, [r7, #14]
 80130e8:	1ad3      	subs	r3, r2, r3
 80130ea:	b29a      	uxth	r2, r3
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80130f0:	2300      	movs	r3, #0
}
 80130f2:	4618      	mov	r0, r3
 80130f4:	3710      	adds	r7, #16
 80130f6:	46bd      	mov	sp, r7
 80130f8:	bd80      	pop	{r7, pc}
 80130fa:	bf00      	nop
 80130fc:	08023e2c 	.word	0x08023e2c
 8013100:	08023f90 	.word	0x08023f90
 8013104:	08023e8c 	.word	0x08023e8c
 8013108:	08023f9c 	.word	0x08023f9c

0801310c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b082      	sub	sp, #8
 8013110:	af00      	add	r7, sp, #0
 8013112:	6078      	str	r0, [r7, #4]
 8013114:	460b      	mov	r3, r1
 8013116:	807b      	strh	r3, [r7, #2]
 8013118:	4613      	mov	r3, r2
 801311a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801311c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013120:	2b00      	cmp	r3, #0
 8013122:	da08      	bge.n	8013136 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013124:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013128:	425b      	negs	r3, r3
 801312a:	4619      	mov	r1, r3
 801312c:	6878      	ldr	r0, [r7, #4]
 801312e:	f7ff ff9b 	bl	8013068 <pbuf_remove_header>
 8013132:	4603      	mov	r3, r0
 8013134:	e007      	b.n	8013146 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8013136:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801313a:	787a      	ldrb	r2, [r7, #1]
 801313c:	4619      	mov	r1, r3
 801313e:	6878      	ldr	r0, [r7, #4]
 8013140:	f7ff ff1a 	bl	8012f78 <pbuf_add_header_impl>
 8013144:	4603      	mov	r3, r0
  }
}
 8013146:	4618      	mov	r0, r3
 8013148:	3708      	adds	r7, #8
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}

0801314e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801314e:	b580      	push	{r7, lr}
 8013150:	b082      	sub	sp, #8
 8013152:	af00      	add	r7, sp, #0
 8013154:	6078      	str	r0, [r7, #4]
 8013156:	460b      	mov	r3, r1
 8013158:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801315a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801315e:	2201      	movs	r2, #1
 8013160:	4619      	mov	r1, r3
 8013162:	6878      	ldr	r0, [r7, #4]
 8013164:	f7ff ffd2 	bl	801310c <pbuf_header_impl>
 8013168:	4603      	mov	r3, r0
}
 801316a:	4618      	mov	r0, r3
 801316c:	3708      	adds	r7, #8
 801316e:	46bd      	mov	sp, r7
 8013170:	bd80      	pop	{r7, pc}
	...

08013174 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8013174:	b580      	push	{r7, lr}
 8013176:	b088      	sub	sp, #32
 8013178:	af00      	add	r7, sp, #0
 801317a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d10b      	bne.n	801319a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d106      	bne.n	8013196 <pbuf_free+0x22>
 8013188:	4b3b      	ldr	r3, [pc, #236]	@ (8013278 <pbuf_free+0x104>)
 801318a:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 801318e:	493b      	ldr	r1, [pc, #236]	@ (801327c <pbuf_free+0x108>)
 8013190:	483b      	ldr	r0, [pc, #236]	@ (8013280 <pbuf_free+0x10c>)
 8013192:	f00b fb93 	bl	801e8bc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8013196:	2300      	movs	r3, #0
 8013198:	e069      	b.n	801326e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801319a:	2300      	movs	r3, #0
 801319c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801319e:	e062      	b.n	8013266 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80131a0:	f00a fbb8 	bl	801d914 <sys_arch_protect>
 80131a4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	7b9b      	ldrb	r3, [r3, #14]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d106      	bne.n	80131bc <pbuf_free+0x48>
 80131ae:	4b32      	ldr	r3, [pc, #200]	@ (8013278 <pbuf_free+0x104>)
 80131b0:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80131b4:	4933      	ldr	r1, [pc, #204]	@ (8013284 <pbuf_free+0x110>)
 80131b6:	4832      	ldr	r0, [pc, #200]	@ (8013280 <pbuf_free+0x10c>)
 80131b8:	f00b fb80 	bl	801e8bc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	7b9b      	ldrb	r3, [r3, #14]
 80131c0:	3b01      	subs	r3, #1
 80131c2:	b2da      	uxtb	r2, r3
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	739a      	strb	r2, [r3, #14]
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	7b9b      	ldrb	r3, [r3, #14]
 80131cc:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80131ce:	69b8      	ldr	r0, [r7, #24]
 80131d0:	f00a fbae 	bl	801d930 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80131d4:	7dfb      	ldrb	r3, [r7, #23]
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d143      	bne.n	8013262 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	7b1b      	ldrb	r3, [r3, #12]
 80131e4:	f003 030f 	and.w	r3, r3, #15
 80131e8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	7b5b      	ldrb	r3, [r3, #13]
 80131ee:	f003 0302 	and.w	r3, r3, #2
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d011      	beq.n	801321a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80131fa:	68bb      	ldr	r3, [r7, #8]
 80131fc:	691b      	ldr	r3, [r3, #16]
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d106      	bne.n	8013210 <pbuf_free+0x9c>
 8013202:	4b1d      	ldr	r3, [pc, #116]	@ (8013278 <pbuf_free+0x104>)
 8013204:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8013208:	491f      	ldr	r1, [pc, #124]	@ (8013288 <pbuf_free+0x114>)
 801320a:	481d      	ldr	r0, [pc, #116]	@ (8013280 <pbuf_free+0x10c>)
 801320c:	f00b fb56 	bl	801e8bc <iprintf>
        pc->custom_free_function(p);
 8013210:	68bb      	ldr	r3, [r7, #8]
 8013212:	691b      	ldr	r3, [r3, #16]
 8013214:	6878      	ldr	r0, [r7, #4]
 8013216:	4798      	blx	r3
 8013218:	e01d      	b.n	8013256 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801321a:	7bfb      	ldrb	r3, [r7, #15]
 801321c:	2b02      	cmp	r3, #2
 801321e:	d104      	bne.n	801322a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013220:	6879      	ldr	r1, [r7, #4]
 8013222:	200d      	movs	r0, #13
 8013224:	f7ff f902 	bl	801242c <memp_free>
 8013228:	e015      	b.n	8013256 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801322a:	7bfb      	ldrb	r3, [r7, #15]
 801322c:	2b01      	cmp	r3, #1
 801322e:	d104      	bne.n	801323a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013230:	6879      	ldr	r1, [r7, #4]
 8013232:	200c      	movs	r0, #12
 8013234:	f7ff f8fa 	bl	801242c <memp_free>
 8013238:	e00d      	b.n	8013256 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801323a:	7bfb      	ldrb	r3, [r7, #15]
 801323c:	2b00      	cmp	r3, #0
 801323e:	d103      	bne.n	8013248 <pbuf_free+0xd4>
          mem_free(p);
 8013240:	6878      	ldr	r0, [r7, #4]
 8013242:	f7fe fd3f 	bl	8011cc4 <mem_free>
 8013246:	e006      	b.n	8013256 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013248:	4b0b      	ldr	r3, [pc, #44]	@ (8013278 <pbuf_free+0x104>)
 801324a:	f240 320f 	movw	r2, #783	@ 0x30f
 801324e:	490f      	ldr	r1, [pc, #60]	@ (801328c <pbuf_free+0x118>)
 8013250:	480b      	ldr	r0, [pc, #44]	@ (8013280 <pbuf_free+0x10c>)
 8013252:	f00b fb33 	bl	801e8bc <iprintf>
        }
      }
      count++;
 8013256:	7ffb      	ldrb	r3, [r7, #31]
 8013258:	3301      	adds	r3, #1
 801325a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 801325c:	693b      	ldr	r3, [r7, #16]
 801325e:	607b      	str	r3, [r7, #4]
 8013260:	e001      	b.n	8013266 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013262:	2300      	movs	r3, #0
 8013264:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2b00      	cmp	r3, #0
 801326a:	d199      	bne.n	80131a0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801326c:	7ffb      	ldrb	r3, [r7, #31]
}
 801326e:	4618      	mov	r0, r3
 8013270:	3720      	adds	r7, #32
 8013272:	46bd      	mov	sp, r7
 8013274:	bd80      	pop	{r7, pc}
 8013276:	bf00      	nop
 8013278:	08023e2c 	.word	0x08023e2c
 801327c:	08023f90 	.word	0x08023f90
 8013280:	08023e8c 	.word	0x08023e8c
 8013284:	08023fbc 	.word	0x08023fbc
 8013288:	08023fd4 	.word	0x08023fd4
 801328c:	08023ff8 	.word	0x08023ff8

08013290 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013290:	b480      	push	{r7}
 8013292:	b085      	sub	sp, #20
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013298:	2300      	movs	r3, #0
 801329a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 801329c:	e005      	b.n	80132aa <pbuf_clen+0x1a>
    ++len;
 801329e:	89fb      	ldrh	r3, [r7, #14]
 80132a0:	3301      	adds	r3, #1
 80132a2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d1f6      	bne.n	801329e <pbuf_clen+0xe>
  }
  return len;
 80132b0:	89fb      	ldrh	r3, [r7, #14]
}
 80132b2:	4618      	mov	r0, r3
 80132b4:	3714      	adds	r7, #20
 80132b6:	46bd      	mov	sp, r7
 80132b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132bc:	4770      	bx	lr
	...

080132c0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80132c0:	b580      	push	{r7, lr}
 80132c2:	b084      	sub	sp, #16
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d016      	beq.n	80132fc <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80132ce:	f00a fb21 	bl	801d914 <sys_arch_protect>
 80132d2:	60f8      	str	r0, [r7, #12]
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	7b9b      	ldrb	r3, [r3, #14]
 80132d8:	3301      	adds	r3, #1
 80132da:	b2da      	uxtb	r2, r3
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	739a      	strb	r2, [r3, #14]
 80132e0:	68f8      	ldr	r0, [r7, #12]
 80132e2:	f00a fb25 	bl	801d930 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	7b9b      	ldrb	r3, [r3, #14]
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d106      	bne.n	80132fc <pbuf_ref+0x3c>
 80132ee:	4b05      	ldr	r3, [pc, #20]	@ (8013304 <pbuf_ref+0x44>)
 80132f0:	f240 3242 	movw	r2, #834	@ 0x342
 80132f4:	4904      	ldr	r1, [pc, #16]	@ (8013308 <pbuf_ref+0x48>)
 80132f6:	4805      	ldr	r0, [pc, #20]	@ (801330c <pbuf_ref+0x4c>)
 80132f8:	f00b fae0 	bl	801e8bc <iprintf>
  }
}
 80132fc:	bf00      	nop
 80132fe:	3710      	adds	r7, #16
 8013300:	46bd      	mov	sp, r7
 8013302:	bd80      	pop	{r7, pc}
 8013304:	08023e2c 	.word	0x08023e2c
 8013308:	0802400c 	.word	0x0802400c
 801330c:	08023e8c 	.word	0x08023e8c

08013310 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b084      	sub	sp, #16
 8013314:	af00      	add	r7, sp, #0
 8013316:	6078      	str	r0, [r7, #4]
 8013318:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d002      	beq.n	8013326 <pbuf_cat+0x16>
 8013320:	683b      	ldr	r3, [r7, #0]
 8013322:	2b00      	cmp	r3, #0
 8013324:	d107      	bne.n	8013336 <pbuf_cat+0x26>
 8013326:	4b20      	ldr	r3, [pc, #128]	@ (80133a8 <pbuf_cat+0x98>)
 8013328:	f240 3259 	movw	r2, #857	@ 0x359
 801332c:	491f      	ldr	r1, [pc, #124]	@ (80133ac <pbuf_cat+0x9c>)
 801332e:	4820      	ldr	r0, [pc, #128]	@ (80133b0 <pbuf_cat+0xa0>)
 8013330:	f00b fac4 	bl	801e8bc <iprintf>
 8013334:	e034      	b.n	80133a0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	60fb      	str	r3, [r7, #12]
 801333a:	e00a      	b.n	8013352 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	891a      	ldrh	r2, [r3, #8]
 8013340:	683b      	ldr	r3, [r7, #0]
 8013342:	891b      	ldrh	r3, [r3, #8]
 8013344:	4413      	add	r3, r2
 8013346:	b29a      	uxth	r2, r3
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801334c:	68fb      	ldr	r3, [r7, #12]
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	60fb      	str	r3, [r7, #12]
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d1f0      	bne.n	801333c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	891a      	ldrh	r2, [r3, #8]
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	895b      	ldrh	r3, [r3, #10]
 8013362:	429a      	cmp	r2, r3
 8013364:	d006      	beq.n	8013374 <pbuf_cat+0x64>
 8013366:	4b10      	ldr	r3, [pc, #64]	@ (80133a8 <pbuf_cat+0x98>)
 8013368:	f240 3262 	movw	r2, #866	@ 0x362
 801336c:	4911      	ldr	r1, [pc, #68]	@ (80133b4 <pbuf_cat+0xa4>)
 801336e:	4810      	ldr	r0, [pc, #64]	@ (80133b0 <pbuf_cat+0xa0>)
 8013370:	f00b faa4 	bl	801e8bc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	2b00      	cmp	r3, #0
 801337a:	d006      	beq.n	801338a <pbuf_cat+0x7a>
 801337c:	4b0a      	ldr	r3, [pc, #40]	@ (80133a8 <pbuf_cat+0x98>)
 801337e:	f240 3263 	movw	r2, #867	@ 0x363
 8013382:	490d      	ldr	r1, [pc, #52]	@ (80133b8 <pbuf_cat+0xa8>)
 8013384:	480a      	ldr	r0, [pc, #40]	@ (80133b0 <pbuf_cat+0xa0>)
 8013386:	f00b fa99 	bl	801e8bc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	891a      	ldrh	r2, [r3, #8]
 801338e:	683b      	ldr	r3, [r7, #0]
 8013390:	891b      	ldrh	r3, [r3, #8]
 8013392:	4413      	add	r3, r2
 8013394:	b29a      	uxth	r2, r3
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	683a      	ldr	r2, [r7, #0]
 801339e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80133a0:	3710      	adds	r7, #16
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}
 80133a6:	bf00      	nop
 80133a8:	08023e2c 	.word	0x08023e2c
 80133ac:	08024020 	.word	0x08024020
 80133b0:	08023e8c 	.word	0x08023e8c
 80133b4:	08024058 	.word	0x08024058
 80133b8:	08024088 	.word	0x08024088

080133bc <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80133bc:	b580      	push	{r7, lr}
 80133be:	b082      	sub	sp, #8
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	6078      	str	r0, [r7, #4]
 80133c4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80133c6:	6839      	ldr	r1, [r7, #0]
 80133c8:	6878      	ldr	r0, [r7, #4]
 80133ca:	f7ff ffa1 	bl	8013310 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80133ce:	6838      	ldr	r0, [r7, #0]
 80133d0:	f7ff ff76 	bl	80132c0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80133d4:	bf00      	nop
 80133d6:	3708      	adds	r7, #8
 80133d8:	46bd      	mov	sp, r7
 80133da:	bd80      	pop	{r7, pc}

080133dc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80133dc:	b580      	push	{r7, lr}
 80133de:	b086      	sub	sp, #24
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
 80133e4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80133e6:	2300      	movs	r3, #0
 80133e8:	617b      	str	r3, [r7, #20]
 80133ea:	2300      	movs	r3, #0
 80133ec:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d008      	beq.n	8013406 <pbuf_copy+0x2a>
 80133f4:	683b      	ldr	r3, [r7, #0]
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d005      	beq.n	8013406 <pbuf_copy+0x2a>
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	891a      	ldrh	r2, [r3, #8]
 80133fe:	683b      	ldr	r3, [r7, #0]
 8013400:	891b      	ldrh	r3, [r3, #8]
 8013402:	429a      	cmp	r2, r3
 8013404:	d209      	bcs.n	801341a <pbuf_copy+0x3e>
 8013406:	4b57      	ldr	r3, [pc, #348]	@ (8013564 <pbuf_copy+0x188>)
 8013408:	f240 32c9 	movw	r2, #969	@ 0x3c9
 801340c:	4956      	ldr	r1, [pc, #344]	@ (8013568 <pbuf_copy+0x18c>)
 801340e:	4857      	ldr	r0, [pc, #348]	@ (801356c <pbuf_copy+0x190>)
 8013410:	f00b fa54 	bl	801e8bc <iprintf>
 8013414:	f06f 030f 	mvn.w	r3, #15
 8013418:	e09f      	b.n	801355a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	895b      	ldrh	r3, [r3, #10]
 801341e:	461a      	mov	r2, r3
 8013420:	697b      	ldr	r3, [r7, #20]
 8013422:	1ad2      	subs	r2, r2, r3
 8013424:	683b      	ldr	r3, [r7, #0]
 8013426:	895b      	ldrh	r3, [r3, #10]
 8013428:	4619      	mov	r1, r3
 801342a:	693b      	ldr	r3, [r7, #16]
 801342c:	1acb      	subs	r3, r1, r3
 801342e:	429a      	cmp	r2, r3
 8013430:	d306      	bcc.n	8013440 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013432:	683b      	ldr	r3, [r7, #0]
 8013434:	895b      	ldrh	r3, [r3, #10]
 8013436:	461a      	mov	r2, r3
 8013438:	693b      	ldr	r3, [r7, #16]
 801343a:	1ad3      	subs	r3, r2, r3
 801343c:	60fb      	str	r3, [r7, #12]
 801343e:	e005      	b.n	801344c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	895b      	ldrh	r3, [r3, #10]
 8013444:	461a      	mov	r2, r3
 8013446:	697b      	ldr	r3, [r7, #20]
 8013448:	1ad3      	subs	r3, r2, r3
 801344a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	685a      	ldr	r2, [r3, #4]
 8013450:	697b      	ldr	r3, [r7, #20]
 8013452:	18d0      	adds	r0, r2, r3
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	685a      	ldr	r2, [r3, #4]
 8013458:	693b      	ldr	r3, [r7, #16]
 801345a:	4413      	add	r3, r2
 801345c:	68fa      	ldr	r2, [r7, #12]
 801345e:	4619      	mov	r1, r3
 8013460:	f00b fe0f 	bl	801f082 <memcpy>
    offset_to += len;
 8013464:	697a      	ldr	r2, [r7, #20]
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	4413      	add	r3, r2
 801346a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 801346c:	693a      	ldr	r2, [r7, #16]
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	4413      	add	r3, r2
 8013472:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	895b      	ldrh	r3, [r3, #10]
 8013478:	461a      	mov	r2, r3
 801347a:	697b      	ldr	r3, [r7, #20]
 801347c:	4293      	cmp	r3, r2
 801347e:	d906      	bls.n	801348e <pbuf_copy+0xb2>
 8013480:	4b38      	ldr	r3, [pc, #224]	@ (8013564 <pbuf_copy+0x188>)
 8013482:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8013486:	493a      	ldr	r1, [pc, #232]	@ (8013570 <pbuf_copy+0x194>)
 8013488:	4838      	ldr	r0, [pc, #224]	@ (801356c <pbuf_copy+0x190>)
 801348a:	f00b fa17 	bl	801e8bc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801348e:	683b      	ldr	r3, [r7, #0]
 8013490:	895b      	ldrh	r3, [r3, #10]
 8013492:	461a      	mov	r2, r3
 8013494:	693b      	ldr	r3, [r7, #16]
 8013496:	4293      	cmp	r3, r2
 8013498:	d906      	bls.n	80134a8 <pbuf_copy+0xcc>
 801349a:	4b32      	ldr	r3, [pc, #200]	@ (8013564 <pbuf_copy+0x188>)
 801349c:	f240 32da 	movw	r2, #986	@ 0x3da
 80134a0:	4934      	ldr	r1, [pc, #208]	@ (8013574 <pbuf_copy+0x198>)
 80134a2:	4832      	ldr	r0, [pc, #200]	@ (801356c <pbuf_copy+0x190>)
 80134a4:	f00b fa0a 	bl	801e8bc <iprintf>
    if (offset_from >= p_from->len) {
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	895b      	ldrh	r3, [r3, #10]
 80134ac:	461a      	mov	r2, r3
 80134ae:	693b      	ldr	r3, [r7, #16]
 80134b0:	4293      	cmp	r3, r2
 80134b2:	d304      	bcc.n	80134be <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80134b4:	2300      	movs	r3, #0
 80134b6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80134b8:	683b      	ldr	r3, [r7, #0]
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	895b      	ldrh	r3, [r3, #10]
 80134c2:	461a      	mov	r2, r3
 80134c4:	697b      	ldr	r3, [r7, #20]
 80134c6:	4293      	cmp	r3, r2
 80134c8:	d114      	bne.n	80134f4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80134ca:	2300      	movs	r3, #0
 80134cc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d10c      	bne.n	80134f4 <pbuf_copy+0x118>
 80134da:	683b      	ldr	r3, [r7, #0]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d009      	beq.n	80134f4 <pbuf_copy+0x118>
 80134e0:	4b20      	ldr	r3, [pc, #128]	@ (8013564 <pbuf_copy+0x188>)
 80134e2:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 80134e6:	4924      	ldr	r1, [pc, #144]	@ (8013578 <pbuf_copy+0x19c>)
 80134e8:	4820      	ldr	r0, [pc, #128]	@ (801356c <pbuf_copy+0x190>)
 80134ea:	f00b f9e7 	bl	801e8bc <iprintf>
 80134ee:	f06f 030f 	mvn.w	r3, #15
 80134f2:	e032      	b.n	801355a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80134f4:	683b      	ldr	r3, [r7, #0]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d013      	beq.n	8013522 <pbuf_copy+0x146>
 80134fa:	683b      	ldr	r3, [r7, #0]
 80134fc:	895a      	ldrh	r2, [r3, #10]
 80134fe:	683b      	ldr	r3, [r7, #0]
 8013500:	891b      	ldrh	r3, [r3, #8]
 8013502:	429a      	cmp	r2, r3
 8013504:	d10d      	bne.n	8013522 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013506:	683b      	ldr	r3, [r7, #0]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	2b00      	cmp	r3, #0
 801350c:	d009      	beq.n	8013522 <pbuf_copy+0x146>
 801350e:	4b15      	ldr	r3, [pc, #84]	@ (8013564 <pbuf_copy+0x188>)
 8013510:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8013514:	4919      	ldr	r1, [pc, #100]	@ (801357c <pbuf_copy+0x1a0>)
 8013516:	4815      	ldr	r0, [pc, #84]	@ (801356c <pbuf_copy+0x190>)
 8013518:	f00b f9d0 	bl	801e8bc <iprintf>
 801351c:	f06f 0305 	mvn.w	r3, #5
 8013520:	e01b      	b.n	801355a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	2b00      	cmp	r3, #0
 8013526:	d013      	beq.n	8013550 <pbuf_copy+0x174>
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	895a      	ldrh	r2, [r3, #10]
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	891b      	ldrh	r3, [r3, #8]
 8013530:	429a      	cmp	r2, r3
 8013532:	d10d      	bne.n	8013550 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d009      	beq.n	8013550 <pbuf_copy+0x174>
 801353c:	4b09      	ldr	r3, [pc, #36]	@ (8013564 <pbuf_copy+0x188>)
 801353e:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8013542:	490e      	ldr	r1, [pc, #56]	@ (801357c <pbuf_copy+0x1a0>)
 8013544:	4809      	ldr	r0, [pc, #36]	@ (801356c <pbuf_copy+0x190>)
 8013546:	f00b f9b9 	bl	801e8bc <iprintf>
 801354a:	f06f 0305 	mvn.w	r3, #5
 801354e:	e004      	b.n	801355a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013550:	683b      	ldr	r3, [r7, #0]
 8013552:	2b00      	cmp	r3, #0
 8013554:	f47f af61 	bne.w	801341a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013558:	2300      	movs	r3, #0
}
 801355a:	4618      	mov	r0, r3
 801355c:	3718      	adds	r7, #24
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}
 8013562:	bf00      	nop
 8013564:	08023e2c 	.word	0x08023e2c
 8013568:	080240d4 	.word	0x080240d4
 801356c:	08023e8c 	.word	0x08023e8c
 8013570:	08024104 	.word	0x08024104
 8013574:	0802411c 	.word	0x0802411c
 8013578:	08024138 	.word	0x08024138
 801357c:	08024148 	.word	0x08024148

08013580 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013580:	b580      	push	{r7, lr}
 8013582:	b088      	sub	sp, #32
 8013584:	af00      	add	r7, sp, #0
 8013586:	60f8      	str	r0, [r7, #12]
 8013588:	60b9      	str	r1, [r7, #8]
 801358a:	4611      	mov	r1, r2
 801358c:	461a      	mov	r2, r3
 801358e:	460b      	mov	r3, r1
 8013590:	80fb      	strh	r3, [r7, #6]
 8013592:	4613      	mov	r3, r2
 8013594:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013596:	2300      	movs	r3, #0
 8013598:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801359a:	2300      	movs	r3, #0
 801359c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801359e:	68fb      	ldr	r3, [r7, #12]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d108      	bne.n	80135b6 <pbuf_copy_partial+0x36>
 80135a4:	4b2b      	ldr	r3, [pc, #172]	@ (8013654 <pbuf_copy_partial+0xd4>)
 80135a6:	f240 420a 	movw	r2, #1034	@ 0x40a
 80135aa:	492b      	ldr	r1, [pc, #172]	@ (8013658 <pbuf_copy_partial+0xd8>)
 80135ac:	482b      	ldr	r0, [pc, #172]	@ (801365c <pbuf_copy_partial+0xdc>)
 80135ae:	f00b f985 	bl	801e8bc <iprintf>
 80135b2:	2300      	movs	r3, #0
 80135b4:	e04a      	b.n	801364c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80135b6:	68bb      	ldr	r3, [r7, #8]
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d108      	bne.n	80135ce <pbuf_copy_partial+0x4e>
 80135bc:	4b25      	ldr	r3, [pc, #148]	@ (8013654 <pbuf_copy_partial+0xd4>)
 80135be:	f240 420b 	movw	r2, #1035	@ 0x40b
 80135c2:	4927      	ldr	r1, [pc, #156]	@ (8013660 <pbuf_copy_partial+0xe0>)
 80135c4:	4825      	ldr	r0, [pc, #148]	@ (801365c <pbuf_copy_partial+0xdc>)
 80135c6:	f00b f979 	bl	801e8bc <iprintf>
 80135ca:	2300      	movs	r3, #0
 80135cc:	e03e      	b.n	801364c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	61fb      	str	r3, [r7, #28]
 80135d2:	e034      	b.n	801363e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80135d4:	88bb      	ldrh	r3, [r7, #4]
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d00a      	beq.n	80135f0 <pbuf_copy_partial+0x70>
 80135da:	69fb      	ldr	r3, [r7, #28]
 80135dc:	895b      	ldrh	r3, [r3, #10]
 80135de:	88ba      	ldrh	r2, [r7, #4]
 80135e0:	429a      	cmp	r2, r3
 80135e2:	d305      	bcc.n	80135f0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80135e4:	69fb      	ldr	r3, [r7, #28]
 80135e6:	895b      	ldrh	r3, [r3, #10]
 80135e8:	88ba      	ldrh	r2, [r7, #4]
 80135ea:	1ad3      	subs	r3, r2, r3
 80135ec:	80bb      	strh	r3, [r7, #4]
 80135ee:	e023      	b.n	8013638 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80135f0:	69fb      	ldr	r3, [r7, #28]
 80135f2:	895a      	ldrh	r2, [r3, #10]
 80135f4:	88bb      	ldrh	r3, [r7, #4]
 80135f6:	1ad3      	subs	r3, r2, r3
 80135f8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80135fa:	8b3a      	ldrh	r2, [r7, #24]
 80135fc:	88fb      	ldrh	r3, [r7, #6]
 80135fe:	429a      	cmp	r2, r3
 8013600:	d901      	bls.n	8013606 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013602:	88fb      	ldrh	r3, [r7, #6]
 8013604:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013606:	8b7b      	ldrh	r3, [r7, #26]
 8013608:	68ba      	ldr	r2, [r7, #8]
 801360a:	18d0      	adds	r0, r2, r3
 801360c:	69fb      	ldr	r3, [r7, #28]
 801360e:	685a      	ldr	r2, [r3, #4]
 8013610:	88bb      	ldrh	r3, [r7, #4]
 8013612:	4413      	add	r3, r2
 8013614:	8b3a      	ldrh	r2, [r7, #24]
 8013616:	4619      	mov	r1, r3
 8013618:	f00b fd33 	bl	801f082 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801361c:	8afa      	ldrh	r2, [r7, #22]
 801361e:	8b3b      	ldrh	r3, [r7, #24]
 8013620:	4413      	add	r3, r2
 8013622:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013624:	8b7a      	ldrh	r2, [r7, #26]
 8013626:	8b3b      	ldrh	r3, [r7, #24]
 8013628:	4413      	add	r3, r2
 801362a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801362c:	88fa      	ldrh	r2, [r7, #6]
 801362e:	8b3b      	ldrh	r3, [r7, #24]
 8013630:	1ad3      	subs	r3, r2, r3
 8013632:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013634:	2300      	movs	r3, #0
 8013636:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013638:	69fb      	ldr	r3, [r7, #28]
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	61fb      	str	r3, [r7, #28]
 801363e:	88fb      	ldrh	r3, [r7, #6]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d002      	beq.n	801364a <pbuf_copy_partial+0xca>
 8013644:	69fb      	ldr	r3, [r7, #28]
 8013646:	2b00      	cmp	r3, #0
 8013648:	d1c4      	bne.n	80135d4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801364a:	8afb      	ldrh	r3, [r7, #22]
}
 801364c:	4618      	mov	r0, r3
 801364e:	3720      	adds	r7, #32
 8013650:	46bd      	mov	sp, r7
 8013652:	bd80      	pop	{r7, pc}
 8013654:	08023e2c 	.word	0x08023e2c
 8013658:	08024174 	.word	0x08024174
 801365c:	08023e8c 	.word	0x08023e8c
 8013660:	08024194 	.word	0x08024194

08013664 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013664:	b480      	push	{r7}
 8013666:	b087      	sub	sp, #28
 8013668:	af00      	add	r7, sp, #0
 801366a:	60f8      	str	r0, [r7, #12]
 801366c:	460b      	mov	r3, r1
 801366e:	607a      	str	r2, [r7, #4]
 8013670:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 8013672:	897b      	ldrh	r3, [r7, #10]
 8013674:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 801367a:	e007      	b.n	801368c <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 801367c:	693b      	ldr	r3, [r7, #16]
 801367e:	895b      	ldrh	r3, [r3, #10]
 8013680:	8afa      	ldrh	r2, [r7, #22]
 8013682:	1ad3      	subs	r3, r2, r3
 8013684:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 8013686:	693b      	ldr	r3, [r7, #16]
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 801368c:	693b      	ldr	r3, [r7, #16]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d004      	beq.n	801369c <pbuf_skip_const+0x38>
 8013692:	693b      	ldr	r3, [r7, #16]
 8013694:	895b      	ldrh	r3, [r3, #10]
 8013696:	8afa      	ldrh	r2, [r7, #22]
 8013698:	429a      	cmp	r2, r3
 801369a:	d2ef      	bcs.n	801367c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d002      	beq.n	80136a8 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	8afa      	ldrh	r2, [r7, #22]
 80136a6:	801a      	strh	r2, [r3, #0]
  }
  return q;
 80136a8:	693b      	ldr	r3, [r7, #16]
}
 80136aa:	4618      	mov	r0, r3
 80136ac:	371c      	adds	r7, #28
 80136ae:	46bd      	mov	sp, r7
 80136b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136b4:	4770      	bx	lr

080136b6 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 80136b6:	b580      	push	{r7, lr}
 80136b8:	b086      	sub	sp, #24
 80136ba:	af00      	add	r7, sp, #0
 80136bc:	60f8      	str	r0, [r7, #12]
 80136be:	460b      	mov	r3, r1
 80136c0:	607a      	str	r2, [r7, #4]
 80136c2:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 80136c4:	897b      	ldrh	r3, [r7, #10]
 80136c6:	687a      	ldr	r2, [r7, #4]
 80136c8:	4619      	mov	r1, r3
 80136ca:	68f8      	ldr	r0, [r7, #12]
 80136cc:	f7ff ffca 	bl	8013664 <pbuf_skip_const>
 80136d0:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 80136d2:	697b      	ldr	r3, [r7, #20]
}
 80136d4:	4618      	mov	r0, r3
 80136d6:	3718      	adds	r7, #24
 80136d8:	46bd      	mov	sp, r7
 80136da:	bd80      	pop	{r7, pc}

080136dc <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 80136dc:	b580      	push	{r7, lr}
 80136de:	b088      	sub	sp, #32
 80136e0:	af00      	add	r7, sp, #0
 80136e2:	60f8      	str	r0, [r7, #12]
 80136e4:	60b9      	str	r1, [r7, #8]
 80136e6:	4613      	mov	r3, r2
 80136e8:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 80136ea:	88fb      	ldrh	r3, [r7, #6]
 80136ec:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 80136ee:	2300      	movs	r3, #0
 80136f0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d109      	bne.n	801370c <pbuf_take+0x30>
 80136f8:	4b3a      	ldr	r3, [pc, #232]	@ (80137e4 <pbuf_take+0x108>)
 80136fa:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 80136fe:	493a      	ldr	r1, [pc, #232]	@ (80137e8 <pbuf_take+0x10c>)
 8013700:	483a      	ldr	r0, [pc, #232]	@ (80137ec <pbuf_take+0x110>)
 8013702:	f00b f8db 	bl	801e8bc <iprintf>
 8013706:	f06f 030f 	mvn.w	r3, #15
 801370a:	e067      	b.n	80137dc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801370c:	68bb      	ldr	r3, [r7, #8]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d109      	bne.n	8013726 <pbuf_take+0x4a>
 8013712:	4b34      	ldr	r3, [pc, #208]	@ (80137e4 <pbuf_take+0x108>)
 8013714:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 8013718:	4935      	ldr	r1, [pc, #212]	@ (80137f0 <pbuf_take+0x114>)
 801371a:	4834      	ldr	r0, [pc, #208]	@ (80137ec <pbuf_take+0x110>)
 801371c:	f00b f8ce 	bl	801e8bc <iprintf>
 8013720:	f06f 030f 	mvn.w	r3, #15
 8013724:	e05a      	b.n	80137dc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	891b      	ldrh	r3, [r3, #8]
 801372a:	88fa      	ldrh	r2, [r7, #6]
 801372c:	429a      	cmp	r2, r3
 801372e:	d909      	bls.n	8013744 <pbuf_take+0x68>
 8013730:	4b2c      	ldr	r3, [pc, #176]	@ (80137e4 <pbuf_take+0x108>)
 8013732:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 8013736:	492f      	ldr	r1, [pc, #188]	@ (80137f4 <pbuf_take+0x118>)
 8013738:	482c      	ldr	r0, [pc, #176]	@ (80137ec <pbuf_take+0x110>)
 801373a:	f00b f8bf 	bl	801e8bc <iprintf>
 801373e:	f04f 33ff 	mov.w	r3, #4294967295
 8013742:	e04b      	b.n	80137dc <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d007      	beq.n	801375a <pbuf_take+0x7e>
 801374a:	68bb      	ldr	r3, [r7, #8]
 801374c:	2b00      	cmp	r3, #0
 801374e:	d004      	beq.n	801375a <pbuf_take+0x7e>
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	891b      	ldrh	r3, [r3, #8]
 8013754:	88fa      	ldrh	r2, [r7, #6]
 8013756:	429a      	cmp	r2, r3
 8013758:	d902      	bls.n	8013760 <pbuf_take+0x84>
    return ERR_ARG;
 801375a:	f06f 030f 	mvn.w	r3, #15
 801375e:	e03d      	b.n	80137dc <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	61fb      	str	r3, [r7, #28]
 8013764:	e028      	b.n	80137b8 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8013766:	69fb      	ldr	r3, [r7, #28]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d106      	bne.n	801377a <pbuf_take+0x9e>
 801376c:	4b1d      	ldr	r3, [pc, #116]	@ (80137e4 <pbuf_take+0x108>)
 801376e:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 8013772:	4921      	ldr	r1, [pc, #132]	@ (80137f8 <pbuf_take+0x11c>)
 8013774:	481d      	ldr	r0, [pc, #116]	@ (80137ec <pbuf_take+0x110>)
 8013776:	f00b f8a1 	bl	801e8bc <iprintf>
    buf_copy_len = total_copy_len;
 801377a:	697b      	ldr	r3, [r7, #20]
 801377c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 801377e:	69fb      	ldr	r3, [r7, #28]
 8013780:	895b      	ldrh	r3, [r3, #10]
 8013782:	461a      	mov	r2, r3
 8013784:	69bb      	ldr	r3, [r7, #24]
 8013786:	4293      	cmp	r3, r2
 8013788:	d902      	bls.n	8013790 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 801378a:	69fb      	ldr	r3, [r7, #28]
 801378c:	895b      	ldrh	r3, [r3, #10]
 801378e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8013790:	69fb      	ldr	r3, [r7, #28]
 8013792:	6858      	ldr	r0, [r3, #4]
 8013794:	68ba      	ldr	r2, [r7, #8]
 8013796:	693b      	ldr	r3, [r7, #16]
 8013798:	4413      	add	r3, r2
 801379a:	69ba      	ldr	r2, [r7, #24]
 801379c:	4619      	mov	r1, r3
 801379e:	f00b fc70 	bl	801f082 <memcpy>
    total_copy_len -= buf_copy_len;
 80137a2:	697a      	ldr	r2, [r7, #20]
 80137a4:	69bb      	ldr	r3, [r7, #24]
 80137a6:	1ad3      	subs	r3, r2, r3
 80137a8:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 80137aa:	693a      	ldr	r2, [r7, #16]
 80137ac:	69bb      	ldr	r3, [r7, #24]
 80137ae:	4413      	add	r3, r2
 80137b0:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 80137b2:	69fb      	ldr	r3, [r7, #28]
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	61fb      	str	r3, [r7, #28]
 80137b8:	697b      	ldr	r3, [r7, #20]
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d1d3      	bne.n	8013766 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 80137be:	697b      	ldr	r3, [r7, #20]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d103      	bne.n	80137cc <pbuf_take+0xf0>
 80137c4:	88fb      	ldrh	r3, [r7, #6]
 80137c6:	693a      	ldr	r2, [r7, #16]
 80137c8:	429a      	cmp	r2, r3
 80137ca:	d006      	beq.n	80137da <pbuf_take+0xfe>
 80137cc:	4b05      	ldr	r3, [pc, #20]	@ (80137e4 <pbuf_take+0x108>)
 80137ce:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 80137d2:	490a      	ldr	r1, [pc, #40]	@ (80137fc <pbuf_take+0x120>)
 80137d4:	4805      	ldr	r0, [pc, #20]	@ (80137ec <pbuf_take+0x110>)
 80137d6:	f00b f871 	bl	801e8bc <iprintf>
  return ERR_OK;
 80137da:	2300      	movs	r3, #0
}
 80137dc:	4618      	mov	r0, r3
 80137de:	3720      	adds	r7, #32
 80137e0:	46bd      	mov	sp, r7
 80137e2:	bd80      	pop	{r7, pc}
 80137e4:	08023e2c 	.word	0x08023e2c
 80137e8:	08024204 	.word	0x08024204
 80137ec:	08023e8c 	.word	0x08023e8c
 80137f0:	0802421c 	.word	0x0802421c
 80137f4:	08024238 	.word	0x08024238
 80137f8:	08024258 	.word	0x08024258
 80137fc:	08024270 	.word	0x08024270

08013800 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8013800:	b580      	push	{r7, lr}
 8013802:	b088      	sub	sp, #32
 8013804:	af00      	add	r7, sp, #0
 8013806:	60f8      	str	r0, [r7, #12]
 8013808:	60b9      	str	r1, [r7, #8]
 801380a:	4611      	mov	r1, r2
 801380c:	461a      	mov	r2, r3
 801380e:	460b      	mov	r3, r1
 8013810:	80fb      	strh	r3, [r7, #6]
 8013812:	4613      	mov	r3, r2
 8013814:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 8013816:	f107 0210 	add.w	r2, r7, #16
 801381a:	88bb      	ldrh	r3, [r7, #4]
 801381c:	4619      	mov	r1, r3
 801381e:	68f8      	ldr	r0, [r7, #12]
 8013820:	f7ff ff49 	bl	80136b6 <pbuf_skip>
 8013824:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8013826:	69fb      	ldr	r3, [r7, #28]
 8013828:	2b00      	cmp	r3, #0
 801382a:	d047      	beq.n	80138bc <pbuf_take_at+0xbc>
 801382c:	69fb      	ldr	r3, [r7, #28]
 801382e:	891b      	ldrh	r3, [r3, #8]
 8013830:	461a      	mov	r2, r3
 8013832:	8a3b      	ldrh	r3, [r7, #16]
 8013834:	4619      	mov	r1, r3
 8013836:	88fb      	ldrh	r3, [r7, #6]
 8013838:	440b      	add	r3, r1
 801383a:	429a      	cmp	r2, r3
 801383c:	db3e      	blt.n	80138bc <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 801383e:	88fb      	ldrh	r3, [r7, #6]
 8013840:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 8013842:	68bb      	ldr	r3, [r7, #8]
 8013844:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 8013846:	69fb      	ldr	r3, [r7, #28]
 8013848:	895a      	ldrh	r2, [r3, #10]
 801384a:	8a3b      	ldrh	r3, [r7, #16]
 801384c:	429a      	cmp	r2, r3
 801384e:	d806      	bhi.n	801385e <pbuf_take_at+0x5e>
 8013850:	4b1d      	ldr	r3, [pc, #116]	@ (80138c8 <pbuf_take_at+0xc8>)
 8013852:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8013856:	491d      	ldr	r1, [pc, #116]	@ (80138cc <pbuf_take_at+0xcc>)
 8013858:	481d      	ldr	r0, [pc, #116]	@ (80138d0 <pbuf_take_at+0xd0>)
 801385a:	f00b f82f 	bl	801e8bc <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 801385e:	69fb      	ldr	r3, [r7, #28]
 8013860:	895b      	ldrh	r3, [r3, #10]
 8013862:	461a      	mov	r2, r3
 8013864:	8a3b      	ldrh	r3, [r7, #16]
 8013866:	1ad2      	subs	r2, r2, r3
 8013868:	88fb      	ldrh	r3, [r7, #6]
 801386a:	429a      	cmp	r2, r3
 801386c:	da05      	bge.n	801387a <pbuf_take_at+0x7a>
 801386e:	69fb      	ldr	r3, [r7, #28]
 8013870:	895a      	ldrh	r2, [r3, #10]
 8013872:	8a3b      	ldrh	r3, [r7, #16]
 8013874:	1ad3      	subs	r3, r2, r3
 8013876:	b29b      	uxth	r3, r3
 8013878:	e000      	b.n	801387c <pbuf_take_at+0x7c>
 801387a:	88fb      	ldrh	r3, [r7, #6]
 801387c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801387e:	69fb      	ldr	r3, [r7, #28]
 8013880:	685b      	ldr	r3, [r3, #4]
 8013882:	8a3a      	ldrh	r2, [r7, #16]
 8013884:	4413      	add	r3, r2
 8013886:	8a7a      	ldrh	r2, [r7, #18]
 8013888:	68b9      	ldr	r1, [r7, #8]
 801388a:	4618      	mov	r0, r3
 801388c:	f00b fbf9 	bl	801f082 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8013890:	8b7a      	ldrh	r2, [r7, #26]
 8013892:	8a7b      	ldrh	r3, [r7, #18]
 8013894:	1ad3      	subs	r3, r2, r3
 8013896:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 8013898:	8a7b      	ldrh	r3, [r7, #18]
 801389a:	697a      	ldr	r2, [r7, #20]
 801389c:	4413      	add	r3, r2
 801389e:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 80138a0:	8b7b      	ldrh	r3, [r7, #26]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d008      	beq.n	80138b8 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 80138a6:	69fb      	ldr	r3, [r7, #28]
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	8b7a      	ldrh	r2, [r7, #26]
 80138ac:	6979      	ldr	r1, [r7, #20]
 80138ae:	4618      	mov	r0, r3
 80138b0:	f7ff ff14 	bl	80136dc <pbuf_take>
 80138b4:	4603      	mov	r3, r0
 80138b6:	e003      	b.n	80138c0 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 80138b8:	2300      	movs	r3, #0
 80138ba:	e001      	b.n	80138c0 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 80138bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80138c0:	4618      	mov	r0, r3
 80138c2:	3720      	adds	r7, #32
 80138c4:	46bd      	mov	sp, r7
 80138c6:	bd80      	pop	{r7, pc}
 80138c8:	08023e2c 	.word	0x08023e2c
 80138cc:	08024288 	.word	0x08024288
 80138d0:	08023e8c 	.word	0x08023e8c

080138d4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80138d4:	b580      	push	{r7, lr}
 80138d6:	b084      	sub	sp, #16
 80138d8:	af00      	add	r7, sp, #0
 80138da:	4603      	mov	r3, r0
 80138dc:	603a      	str	r2, [r7, #0]
 80138de:	71fb      	strb	r3, [r7, #7]
 80138e0:	460b      	mov	r3, r1
 80138e2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80138e4:	683b      	ldr	r3, [r7, #0]
 80138e6:	8919      	ldrh	r1, [r3, #8]
 80138e8:	88ba      	ldrh	r2, [r7, #4]
 80138ea:	79fb      	ldrb	r3, [r7, #7]
 80138ec:	4618      	mov	r0, r3
 80138ee:	f7ff f95d 	bl	8012bac <pbuf_alloc>
 80138f2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d101      	bne.n	80138fe <pbuf_clone+0x2a>
    return NULL;
 80138fa:	2300      	movs	r3, #0
 80138fc:	e011      	b.n	8013922 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80138fe:	6839      	ldr	r1, [r7, #0]
 8013900:	68f8      	ldr	r0, [r7, #12]
 8013902:	f7ff fd6b 	bl	80133dc <pbuf_copy>
 8013906:	4603      	mov	r3, r0
 8013908:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801390a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d006      	beq.n	8013920 <pbuf_clone+0x4c>
 8013912:	4b06      	ldr	r3, [pc, #24]	@ (801392c <pbuf_clone+0x58>)
 8013914:	f240 5224 	movw	r2, #1316	@ 0x524
 8013918:	4905      	ldr	r1, [pc, #20]	@ (8013930 <pbuf_clone+0x5c>)
 801391a:	4806      	ldr	r0, [pc, #24]	@ (8013934 <pbuf_clone+0x60>)
 801391c:	f00a ffce 	bl	801e8bc <iprintf>
  return q;
 8013920:	68fb      	ldr	r3, [r7, #12]
}
 8013922:	4618      	mov	r0, r3
 8013924:	3710      	adds	r7, #16
 8013926:	46bd      	mov	sp, r7
 8013928:	bd80      	pop	{r7, pc}
 801392a:	bf00      	nop
 801392c:	08023e2c 	.word	0x08023e2c
 8013930:	080242a0 	.word	0x080242a0
 8013934:	08023e8c 	.word	0x08023e8c

08013938 <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 8013938:	b580      	push	{r7, lr}
 801393a:	b084      	sub	sp, #16
 801393c:	af00      	add	r7, sp, #0
 801393e:	6078      	str	r0, [r7, #4]
 8013940:	460b      	mov	r3, r1
 8013942:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 8013944:	f107 020a 	add.w	r2, r7, #10
 8013948:	887b      	ldrh	r3, [r7, #2]
 801394a:	4619      	mov	r1, r3
 801394c:	6878      	ldr	r0, [r7, #4]
 801394e:	f7ff fe89 	bl	8013664 <pbuf_skip_const>
 8013952:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d00a      	beq.n	8013970 <pbuf_try_get_at+0x38>
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	895a      	ldrh	r2, [r3, #10]
 801395e:	897b      	ldrh	r3, [r7, #10]
 8013960:	429a      	cmp	r2, r3
 8013962:	d905      	bls.n	8013970 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	685b      	ldr	r3, [r3, #4]
 8013968:	897a      	ldrh	r2, [r7, #10]
 801396a:	4413      	add	r3, r2
 801396c:	781b      	ldrb	r3, [r3, #0]
 801396e:	e001      	b.n	8013974 <pbuf_try_get_at+0x3c>
  }
  return -1;
 8013970:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013974:	4618      	mov	r0, r3
 8013976:	3710      	adds	r7, #16
 8013978:	46bd      	mov	sp, r7
 801397a:	bd80      	pop	{r7, pc}

0801397c <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 801397c:	b580      	push	{r7, lr}
 801397e:	b084      	sub	sp, #16
 8013980:	af00      	add	r7, sp, #0
 8013982:	6078      	str	r0, [r7, #4]
 8013984:	460b      	mov	r3, r1
 8013986:	807b      	strh	r3, [r7, #2]
 8013988:	4613      	mov	r3, r2
 801398a:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 801398c:	f107 020a 	add.w	r2, r7, #10
 8013990:	887b      	ldrh	r3, [r7, #2]
 8013992:	4619      	mov	r1, r3
 8013994:	6878      	ldr	r0, [r7, #4]
 8013996:	f7ff fe8e 	bl	80136b6 <pbuf_skip>
 801399a:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d00a      	beq.n	80139b8 <pbuf_put_at+0x3c>
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	895a      	ldrh	r2, [r3, #10]
 80139a6:	897b      	ldrh	r3, [r7, #10]
 80139a8:	429a      	cmp	r2, r3
 80139aa:	d905      	bls.n	80139b8 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	685b      	ldr	r3, [r3, #4]
 80139b0:	897a      	ldrh	r2, [r7, #10]
 80139b2:	4413      	add	r3, r2
 80139b4:	787a      	ldrb	r2, [r7, #1]
 80139b6:	701a      	strb	r2, [r3, #0]
  }
}
 80139b8:	bf00      	nop
 80139ba:	3710      	adds	r7, #16
 80139bc:	46bd      	mov	sp, r7
 80139be:	bd80      	pop	{r7, pc}

080139c0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80139c4:	f009 ffc4 	bl	801d950 <rand>
 80139c8:	4603      	mov	r3, r0
 80139ca:	b29b      	uxth	r3, r3
 80139cc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80139d0:	b29b      	uxth	r3, r3
 80139d2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80139d6:	b29a      	uxth	r2, r3
 80139d8:	4b01      	ldr	r3, [pc, #4]	@ (80139e0 <tcp_init+0x20>)
 80139da:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80139dc:	bf00      	nop
 80139de:	bd80      	pop	{r7, pc}
 80139e0:	20000034 	.word	0x20000034

080139e4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80139e4:	b580      	push	{r7, lr}
 80139e6:	b082      	sub	sp, #8
 80139e8:	af00      	add	r7, sp, #0
 80139ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	7d1b      	ldrb	r3, [r3, #20]
 80139f0:	2b01      	cmp	r3, #1
 80139f2:	d105      	bne.n	8013a00 <tcp_free+0x1c>
 80139f4:	4b06      	ldr	r3, [pc, #24]	@ (8013a10 <tcp_free+0x2c>)
 80139f6:	22d4      	movs	r2, #212	@ 0xd4
 80139f8:	4906      	ldr	r1, [pc, #24]	@ (8013a14 <tcp_free+0x30>)
 80139fa:	4807      	ldr	r0, [pc, #28]	@ (8013a18 <tcp_free+0x34>)
 80139fc:	f00a ff5e 	bl	801e8bc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013a00:	6879      	ldr	r1, [r7, #4]
 8013a02:	2001      	movs	r0, #1
 8013a04:	f7fe fd12 	bl	801242c <memp_free>
}
 8013a08:	bf00      	nop
 8013a0a:	3708      	adds	r7, #8
 8013a0c:	46bd      	mov	sp, r7
 8013a0e:	bd80      	pop	{r7, pc}
 8013a10:	0802432c 	.word	0x0802432c
 8013a14:	0802435c 	.word	0x0802435c
 8013a18:	08024370 	.word	0x08024370

08013a1c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013a1c:	b580      	push	{r7, lr}
 8013a1e:	b082      	sub	sp, #8
 8013a20:	af00      	add	r7, sp, #0
 8013a22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	7d1b      	ldrb	r3, [r3, #20]
 8013a28:	2b01      	cmp	r3, #1
 8013a2a:	d105      	bne.n	8013a38 <tcp_free_listen+0x1c>
 8013a2c:	4b06      	ldr	r3, [pc, #24]	@ (8013a48 <tcp_free_listen+0x2c>)
 8013a2e:	22df      	movs	r2, #223	@ 0xdf
 8013a30:	4906      	ldr	r1, [pc, #24]	@ (8013a4c <tcp_free_listen+0x30>)
 8013a32:	4807      	ldr	r0, [pc, #28]	@ (8013a50 <tcp_free_listen+0x34>)
 8013a34:	f00a ff42 	bl	801e8bc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013a38:	6879      	ldr	r1, [r7, #4]
 8013a3a:	2002      	movs	r0, #2
 8013a3c:	f7fe fcf6 	bl	801242c <memp_free>
}
 8013a40:	bf00      	nop
 8013a42:	3708      	adds	r7, #8
 8013a44:	46bd      	mov	sp, r7
 8013a46:	bd80      	pop	{r7, pc}
 8013a48:	0802432c 	.word	0x0802432c
 8013a4c:	08024398 	.word	0x08024398
 8013a50:	08024370 	.word	0x08024370

08013a54 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013a54:	b580      	push	{r7, lr}
 8013a56:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013a58:	f001 f9c0 	bl	8014ddc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013a5c:	4b07      	ldr	r3, [pc, #28]	@ (8013a7c <tcp_tmr+0x28>)
 8013a5e:	781b      	ldrb	r3, [r3, #0]
 8013a60:	3301      	adds	r3, #1
 8013a62:	b2da      	uxtb	r2, r3
 8013a64:	4b05      	ldr	r3, [pc, #20]	@ (8013a7c <tcp_tmr+0x28>)
 8013a66:	701a      	strb	r2, [r3, #0]
 8013a68:	4b04      	ldr	r3, [pc, #16]	@ (8013a7c <tcp_tmr+0x28>)
 8013a6a:	781b      	ldrb	r3, [r3, #0]
 8013a6c:	f003 0301 	and.w	r3, r3, #1
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d001      	beq.n	8013a78 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013a74:	f000 fe70 	bl	8014758 <tcp_slowtmr>
  }
}
 8013a78:	bf00      	nop
 8013a7a:	bd80      	pop	{r7, pc}
 8013a7c:	20067d91 	.word	0x20067d91

08013a80 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8013a80:	b580      	push	{r7, lr}
 8013a82:	b084      	sub	sp, #16
 8013a84:	af00      	add	r7, sp, #0
 8013a86:	6078      	str	r0, [r7, #4]
 8013a88:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013a8a:	683b      	ldr	r3, [r7, #0]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d105      	bne.n	8013a9c <tcp_remove_listener+0x1c>
 8013a90:	4b0d      	ldr	r3, [pc, #52]	@ (8013ac8 <tcp_remove_listener+0x48>)
 8013a92:	22ff      	movs	r2, #255	@ 0xff
 8013a94:	490d      	ldr	r1, [pc, #52]	@ (8013acc <tcp_remove_listener+0x4c>)
 8013a96:	480e      	ldr	r0, [pc, #56]	@ (8013ad0 <tcp_remove_listener+0x50>)
 8013a98:	f00a ff10 	bl	801e8bc <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	60fb      	str	r3, [r7, #12]
 8013aa0:	e00a      	b.n	8013ab8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013aa6:	683a      	ldr	r2, [r7, #0]
 8013aa8:	429a      	cmp	r2, r3
 8013aaa:	d102      	bne.n	8013ab2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	2200      	movs	r2, #0
 8013ab0:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	68db      	ldr	r3, [r3, #12]
 8013ab6:	60fb      	str	r3, [r7, #12]
 8013ab8:	68fb      	ldr	r3, [r7, #12]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d1f1      	bne.n	8013aa2 <tcp_remove_listener+0x22>
    }
  }
}
 8013abe:	bf00      	nop
 8013ac0:	bf00      	nop
 8013ac2:	3710      	adds	r7, #16
 8013ac4:	46bd      	mov	sp, r7
 8013ac6:	bd80      	pop	{r7, pc}
 8013ac8:	0802432c 	.word	0x0802432c
 8013acc:	080243b4 	.word	0x080243b4
 8013ad0:	08024370 	.word	0x08024370

08013ad4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b084      	sub	sp, #16
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d106      	bne.n	8013af0 <tcp_listen_closed+0x1c>
 8013ae2:	4b14      	ldr	r3, [pc, #80]	@ (8013b34 <tcp_listen_closed+0x60>)
 8013ae4:	f240 1211 	movw	r2, #273	@ 0x111
 8013ae8:	4913      	ldr	r1, [pc, #76]	@ (8013b38 <tcp_listen_closed+0x64>)
 8013aea:	4814      	ldr	r0, [pc, #80]	@ (8013b3c <tcp_listen_closed+0x68>)
 8013aec:	f00a fee6 	bl	801e8bc <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	7d1b      	ldrb	r3, [r3, #20]
 8013af4:	2b01      	cmp	r3, #1
 8013af6:	d006      	beq.n	8013b06 <tcp_listen_closed+0x32>
 8013af8:	4b0e      	ldr	r3, [pc, #56]	@ (8013b34 <tcp_listen_closed+0x60>)
 8013afa:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8013afe:	4910      	ldr	r1, [pc, #64]	@ (8013b40 <tcp_listen_closed+0x6c>)
 8013b00:	480e      	ldr	r0, [pc, #56]	@ (8013b3c <tcp_listen_closed+0x68>)
 8013b02:	f00a fedb 	bl	801e8bc <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013b06:	2301      	movs	r3, #1
 8013b08:	60fb      	str	r3, [r7, #12]
 8013b0a:	e00b      	b.n	8013b24 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8013b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8013b44 <tcp_listen_closed+0x70>)
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	6879      	ldr	r1, [r7, #4]
 8013b18:	4618      	mov	r0, r3
 8013b1a:	f7ff ffb1 	bl	8013a80 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	3301      	adds	r3, #1
 8013b22:	60fb      	str	r3, [r7, #12]
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	2b03      	cmp	r3, #3
 8013b28:	d9f0      	bls.n	8013b0c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8013b2a:	bf00      	nop
 8013b2c:	bf00      	nop
 8013b2e:	3710      	adds	r7, #16
 8013b30:	46bd      	mov	sp, r7
 8013b32:	bd80      	pop	{r7, pc}
 8013b34:	0802432c 	.word	0x0802432c
 8013b38:	080243dc 	.word	0x080243dc
 8013b3c:	08024370 	.word	0x08024370
 8013b40:	080243e8 	.word	0x080243e8
 8013b44:	080263d8 	.word	0x080263d8

08013b48 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013b48:	b5b0      	push	{r4, r5, r7, lr}
 8013b4a:	b088      	sub	sp, #32
 8013b4c:	af04      	add	r7, sp, #16
 8013b4e:	6078      	str	r0, [r7, #4]
 8013b50:	460b      	mov	r3, r1
 8013b52:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d106      	bne.n	8013b68 <tcp_close_shutdown+0x20>
 8013b5a:	4b63      	ldr	r3, [pc, #396]	@ (8013ce8 <tcp_close_shutdown+0x1a0>)
 8013b5c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8013b60:	4962      	ldr	r1, [pc, #392]	@ (8013cec <tcp_close_shutdown+0x1a4>)
 8013b62:	4863      	ldr	r0, [pc, #396]	@ (8013cf0 <tcp_close_shutdown+0x1a8>)
 8013b64:	f00a feaa 	bl	801e8bc <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013b68:	78fb      	ldrb	r3, [r7, #3]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d066      	beq.n	8013c3c <tcp_close_shutdown+0xf4>
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	7d1b      	ldrb	r3, [r3, #20]
 8013b72:	2b04      	cmp	r3, #4
 8013b74:	d003      	beq.n	8013b7e <tcp_close_shutdown+0x36>
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	7d1b      	ldrb	r3, [r3, #20]
 8013b7a:	2b07      	cmp	r3, #7
 8013b7c:	d15e      	bne.n	8013c3c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d104      	bne.n	8013b90 <tcp_close_shutdown+0x48>
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013b8a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013b8e:	d055      	beq.n	8013c3c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	8b5b      	ldrh	r3, [r3, #26]
 8013b94:	f003 0310 	and.w	r3, r3, #16
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d106      	bne.n	8013baa <tcp_close_shutdown+0x62>
 8013b9c:	4b52      	ldr	r3, [pc, #328]	@ (8013ce8 <tcp_close_shutdown+0x1a0>)
 8013b9e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8013ba2:	4954      	ldr	r1, [pc, #336]	@ (8013cf4 <tcp_close_shutdown+0x1ac>)
 8013ba4:	4852      	ldr	r0, [pc, #328]	@ (8013cf0 <tcp_close_shutdown+0x1a8>)
 8013ba6:	f00a fe89 	bl	801e8bc <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8013bb2:	687d      	ldr	r5, [r7, #4]
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	3304      	adds	r3, #4
 8013bb8:	687a      	ldr	r2, [r7, #4]
 8013bba:	8ad2      	ldrh	r2, [r2, #22]
 8013bbc:	6879      	ldr	r1, [r7, #4]
 8013bbe:	8b09      	ldrh	r1, [r1, #24]
 8013bc0:	9102      	str	r1, [sp, #8]
 8013bc2:	9201      	str	r2, [sp, #4]
 8013bc4:	9300      	str	r3, [sp, #0]
 8013bc6:	462b      	mov	r3, r5
 8013bc8:	4622      	mov	r2, r4
 8013bca:	4601      	mov	r1, r0
 8013bcc:	6878      	ldr	r0, [r7, #4]
 8013bce:	f005 fecf 	bl	8019970 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8013bd2:	6878      	ldr	r0, [r7, #4]
 8013bd4:	f001 fcb2 	bl	801553c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013bd8:	4b47      	ldr	r3, [pc, #284]	@ (8013cf8 <tcp_close_shutdown+0x1b0>)
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	687a      	ldr	r2, [r7, #4]
 8013bde:	429a      	cmp	r2, r3
 8013be0:	d105      	bne.n	8013bee <tcp_close_shutdown+0xa6>
 8013be2:	4b45      	ldr	r3, [pc, #276]	@ (8013cf8 <tcp_close_shutdown+0x1b0>)
 8013be4:	681b      	ldr	r3, [r3, #0]
 8013be6:	68db      	ldr	r3, [r3, #12]
 8013be8:	4a43      	ldr	r2, [pc, #268]	@ (8013cf8 <tcp_close_shutdown+0x1b0>)
 8013bea:	6013      	str	r3, [r2, #0]
 8013bec:	e013      	b.n	8013c16 <tcp_close_shutdown+0xce>
 8013bee:	4b42      	ldr	r3, [pc, #264]	@ (8013cf8 <tcp_close_shutdown+0x1b0>)
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	60fb      	str	r3, [r7, #12]
 8013bf4:	e00c      	b.n	8013c10 <tcp_close_shutdown+0xc8>
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	68db      	ldr	r3, [r3, #12]
 8013bfa:	687a      	ldr	r2, [r7, #4]
 8013bfc:	429a      	cmp	r2, r3
 8013bfe:	d104      	bne.n	8013c0a <tcp_close_shutdown+0xc2>
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	68da      	ldr	r2, [r3, #12]
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	60da      	str	r2, [r3, #12]
 8013c08:	e005      	b.n	8013c16 <tcp_close_shutdown+0xce>
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	68db      	ldr	r3, [r3, #12]
 8013c0e:	60fb      	str	r3, [r7, #12]
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d1ef      	bne.n	8013bf6 <tcp_close_shutdown+0xae>
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	2200      	movs	r2, #0
 8013c1a:	60da      	str	r2, [r3, #12]
 8013c1c:	4b37      	ldr	r3, [pc, #220]	@ (8013cfc <tcp_close_shutdown+0x1b4>)
 8013c1e:	2201      	movs	r2, #1
 8013c20:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8013c22:	4b37      	ldr	r3, [pc, #220]	@ (8013d00 <tcp_close_shutdown+0x1b8>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	687a      	ldr	r2, [r7, #4]
 8013c28:	429a      	cmp	r2, r3
 8013c2a:	d102      	bne.n	8013c32 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8013c2c:	f004 f946 	bl	8017ebc <tcp_trigger_input_pcb_close>
 8013c30:	e002      	b.n	8013c38 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8013c32:	6878      	ldr	r0, [r7, #4]
 8013c34:	f7ff fed6 	bl	80139e4 <tcp_free>
      }
      return ERR_OK;
 8013c38:	2300      	movs	r3, #0
 8013c3a:	e050      	b.n	8013cde <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	7d1b      	ldrb	r3, [r3, #20]
 8013c40:	2b02      	cmp	r3, #2
 8013c42:	d03b      	beq.n	8013cbc <tcp_close_shutdown+0x174>
 8013c44:	2b02      	cmp	r3, #2
 8013c46:	dc44      	bgt.n	8013cd2 <tcp_close_shutdown+0x18a>
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d002      	beq.n	8013c52 <tcp_close_shutdown+0x10a>
 8013c4c:	2b01      	cmp	r3, #1
 8013c4e:	d02a      	beq.n	8013ca6 <tcp_close_shutdown+0x15e>
 8013c50:	e03f      	b.n	8013cd2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	8adb      	ldrh	r3, [r3, #22]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d021      	beq.n	8013c9e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8013d04 <tcp_close_shutdown+0x1bc>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	687a      	ldr	r2, [r7, #4]
 8013c60:	429a      	cmp	r2, r3
 8013c62:	d105      	bne.n	8013c70 <tcp_close_shutdown+0x128>
 8013c64:	4b27      	ldr	r3, [pc, #156]	@ (8013d04 <tcp_close_shutdown+0x1bc>)
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	68db      	ldr	r3, [r3, #12]
 8013c6a:	4a26      	ldr	r2, [pc, #152]	@ (8013d04 <tcp_close_shutdown+0x1bc>)
 8013c6c:	6013      	str	r3, [r2, #0]
 8013c6e:	e013      	b.n	8013c98 <tcp_close_shutdown+0x150>
 8013c70:	4b24      	ldr	r3, [pc, #144]	@ (8013d04 <tcp_close_shutdown+0x1bc>)
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	60bb      	str	r3, [r7, #8]
 8013c76:	e00c      	b.n	8013c92 <tcp_close_shutdown+0x14a>
 8013c78:	68bb      	ldr	r3, [r7, #8]
 8013c7a:	68db      	ldr	r3, [r3, #12]
 8013c7c:	687a      	ldr	r2, [r7, #4]
 8013c7e:	429a      	cmp	r2, r3
 8013c80:	d104      	bne.n	8013c8c <tcp_close_shutdown+0x144>
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	68da      	ldr	r2, [r3, #12]
 8013c86:	68bb      	ldr	r3, [r7, #8]
 8013c88:	60da      	str	r2, [r3, #12]
 8013c8a:	e005      	b.n	8013c98 <tcp_close_shutdown+0x150>
 8013c8c:	68bb      	ldr	r3, [r7, #8]
 8013c8e:	68db      	ldr	r3, [r3, #12]
 8013c90:	60bb      	str	r3, [r7, #8]
 8013c92:	68bb      	ldr	r3, [r7, #8]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d1ef      	bne.n	8013c78 <tcp_close_shutdown+0x130>
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	2200      	movs	r2, #0
 8013c9c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8013c9e:	6878      	ldr	r0, [r7, #4]
 8013ca0:	f7ff fea0 	bl	80139e4 <tcp_free>
      break;
 8013ca4:	e01a      	b.n	8013cdc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8013ca6:	6878      	ldr	r0, [r7, #4]
 8013ca8:	f7ff ff14 	bl	8013ad4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8013cac:	6879      	ldr	r1, [r7, #4]
 8013cae:	4816      	ldr	r0, [pc, #88]	@ (8013d08 <tcp_close_shutdown+0x1c0>)
 8013cb0:	f001 fc94 	bl	80155dc <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013cb4:	6878      	ldr	r0, [r7, #4]
 8013cb6:	f7ff feb1 	bl	8013a1c <tcp_free_listen>
      break;
 8013cba:	e00f      	b.n	8013cdc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013cbc:	6879      	ldr	r1, [r7, #4]
 8013cbe:	480e      	ldr	r0, [pc, #56]	@ (8013cf8 <tcp_close_shutdown+0x1b0>)
 8013cc0:	f001 fc8c 	bl	80155dc <tcp_pcb_remove>
 8013cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8013cfc <tcp_close_shutdown+0x1b4>)
 8013cc6:	2201      	movs	r2, #1
 8013cc8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8013cca:	6878      	ldr	r0, [r7, #4]
 8013ccc:	f7ff fe8a 	bl	80139e4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013cd0:	e004      	b.n	8013cdc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013cd2:	6878      	ldr	r0, [r7, #4]
 8013cd4:	f000 f81a 	bl	8013d0c <tcp_close_shutdown_fin>
 8013cd8:	4603      	mov	r3, r0
 8013cda:	e000      	b.n	8013cde <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8013cdc:	2300      	movs	r3, #0
}
 8013cde:	4618      	mov	r0, r3
 8013ce0:	3710      	adds	r7, #16
 8013ce2:	46bd      	mov	sp, r7
 8013ce4:	bdb0      	pop	{r4, r5, r7, pc}
 8013ce6:	bf00      	nop
 8013ce8:	0802432c 	.word	0x0802432c
 8013cec:	08024400 	.word	0x08024400
 8013cf0:	08024370 	.word	0x08024370
 8013cf4:	08024420 	.word	0x08024420
 8013cf8:	20067d88 	.word	0x20067d88
 8013cfc:	20067d90 	.word	0x20067d90
 8013d00:	20067dc8 	.word	0x20067dc8
 8013d04:	20067d80 	.word	0x20067d80
 8013d08:	20067d84 	.word	0x20067d84

08013d0c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013d0c:	b580      	push	{r7, lr}
 8013d0e:	b084      	sub	sp, #16
 8013d10:	af00      	add	r7, sp, #0
 8013d12:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d106      	bne.n	8013d28 <tcp_close_shutdown_fin+0x1c>
 8013d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8013dd4 <tcp_close_shutdown_fin+0xc8>)
 8013d1c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8013d20:	492d      	ldr	r1, [pc, #180]	@ (8013dd8 <tcp_close_shutdown_fin+0xcc>)
 8013d22:	482e      	ldr	r0, [pc, #184]	@ (8013ddc <tcp_close_shutdown_fin+0xd0>)
 8013d24:	f00a fdca 	bl	801e8bc <iprintf>

  switch (pcb->state) {
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	7d1b      	ldrb	r3, [r3, #20]
 8013d2c:	2b07      	cmp	r3, #7
 8013d2e:	d020      	beq.n	8013d72 <tcp_close_shutdown_fin+0x66>
 8013d30:	2b07      	cmp	r3, #7
 8013d32:	dc2b      	bgt.n	8013d8c <tcp_close_shutdown_fin+0x80>
 8013d34:	2b03      	cmp	r3, #3
 8013d36:	d002      	beq.n	8013d3e <tcp_close_shutdown_fin+0x32>
 8013d38:	2b04      	cmp	r3, #4
 8013d3a:	d00d      	beq.n	8013d58 <tcp_close_shutdown_fin+0x4c>
 8013d3c:	e026      	b.n	8013d8c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8013d3e:	6878      	ldr	r0, [r7, #4]
 8013d40:	f004 ff24 	bl	8018b8c <tcp_send_fin>
 8013d44:	4603      	mov	r3, r0
 8013d46:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d11f      	bne.n	8013d90 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	2205      	movs	r2, #5
 8013d54:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013d56:	e01b      	b.n	8013d90 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013d58:	6878      	ldr	r0, [r7, #4]
 8013d5a:	f004 ff17 	bl	8018b8c <tcp_send_fin>
 8013d5e:	4603      	mov	r3, r0
 8013d60:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d114      	bne.n	8013d94 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	2205      	movs	r2, #5
 8013d6e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013d70:	e010      	b.n	8013d94 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8013d72:	6878      	ldr	r0, [r7, #4]
 8013d74:	f004 ff0a 	bl	8018b8c <tcp_send_fin>
 8013d78:	4603      	mov	r3, r0
 8013d7a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013d7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d109      	bne.n	8013d98 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	2209      	movs	r2, #9
 8013d88:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013d8a:	e005      	b.n	8013d98 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	e01c      	b.n	8013dca <tcp_close_shutdown_fin+0xbe>
      break;
 8013d90:	bf00      	nop
 8013d92:	e002      	b.n	8013d9a <tcp_close_shutdown_fin+0x8e>
      break;
 8013d94:	bf00      	nop
 8013d96:	e000      	b.n	8013d9a <tcp_close_shutdown_fin+0x8e>
      break;
 8013d98:	bf00      	nop
  }

  if (err == ERR_OK) {
 8013d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d103      	bne.n	8013daa <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8013da2:	6878      	ldr	r0, [r7, #4]
 8013da4:	f005 f830 	bl	8018e08 <tcp_output>
 8013da8:	e00d      	b.n	8013dc6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8013daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013db2:	d108      	bne.n	8013dc6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	8b5b      	ldrh	r3, [r3, #26]
 8013db8:	f043 0308 	orr.w	r3, r3, #8
 8013dbc:	b29a      	uxth	r2, r3
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	e001      	b.n	8013dca <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8013dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013dca:	4618      	mov	r0, r3
 8013dcc:	3710      	adds	r7, #16
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	bd80      	pop	{r7, pc}
 8013dd2:	bf00      	nop
 8013dd4:	0802432c 	.word	0x0802432c
 8013dd8:	080243dc 	.word	0x080243dc
 8013ddc:	08024370 	.word	0x08024370

08013de0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b082      	sub	sp, #8
 8013de4:	af00      	add	r7, sp, #0
 8013de6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d109      	bne.n	8013e02 <tcp_close+0x22>
 8013dee:	4b0f      	ldr	r3, [pc, #60]	@ (8013e2c <tcp_close+0x4c>)
 8013df0:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8013df4:	490e      	ldr	r1, [pc, #56]	@ (8013e30 <tcp_close+0x50>)
 8013df6:	480f      	ldr	r0, [pc, #60]	@ (8013e34 <tcp_close+0x54>)
 8013df8:	f00a fd60 	bl	801e8bc <iprintf>
 8013dfc:	f06f 030f 	mvn.w	r3, #15
 8013e00:	e00f      	b.n	8013e22 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	7d1b      	ldrb	r3, [r3, #20]
 8013e06:	2b01      	cmp	r3, #1
 8013e08:	d006      	beq.n	8013e18 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	8b5b      	ldrh	r3, [r3, #26]
 8013e0e:	f043 0310 	orr.w	r3, r3, #16
 8013e12:	b29a      	uxth	r2, r3
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013e18:	2101      	movs	r1, #1
 8013e1a:	6878      	ldr	r0, [r7, #4]
 8013e1c:	f7ff fe94 	bl	8013b48 <tcp_close_shutdown>
 8013e20:	4603      	mov	r3, r0
}
 8013e22:	4618      	mov	r0, r3
 8013e24:	3708      	adds	r7, #8
 8013e26:	46bd      	mov	sp, r7
 8013e28:	bd80      	pop	{r7, pc}
 8013e2a:	bf00      	nop
 8013e2c:	0802432c 	.word	0x0802432c
 8013e30:	0802443c 	.word	0x0802443c
 8013e34:	08024370 	.word	0x08024370

08013e38 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b084      	sub	sp, #16
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	60f8      	str	r0, [r7, #12]
 8013e40:	60b9      	str	r1, [r7, #8]
 8013e42:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d109      	bne.n	8013e5e <tcp_shutdown+0x26>
 8013e4a:	4b26      	ldr	r3, [pc, #152]	@ (8013ee4 <tcp_shutdown+0xac>)
 8013e4c:	f240 2207 	movw	r2, #519	@ 0x207
 8013e50:	4925      	ldr	r1, [pc, #148]	@ (8013ee8 <tcp_shutdown+0xb0>)
 8013e52:	4826      	ldr	r0, [pc, #152]	@ (8013eec <tcp_shutdown+0xb4>)
 8013e54:	f00a fd32 	bl	801e8bc <iprintf>
 8013e58:	f06f 030f 	mvn.w	r3, #15
 8013e5c:	e03d      	b.n	8013eda <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	7d1b      	ldrb	r3, [r3, #20]
 8013e62:	2b01      	cmp	r3, #1
 8013e64:	d102      	bne.n	8013e6c <tcp_shutdown+0x34>
    return ERR_CONN;
 8013e66:	f06f 030a 	mvn.w	r3, #10
 8013e6a:	e036      	b.n	8013eda <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8013e6c:	68bb      	ldr	r3, [r7, #8]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d01b      	beq.n	8013eaa <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	8b5b      	ldrh	r3, [r3, #26]
 8013e76:	f043 0310 	orr.w	r3, r3, #16
 8013e7a:	b29a      	uxth	r2, r3
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d005      	beq.n	8013e92 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8013e86:	2101      	movs	r1, #1
 8013e88:	68f8      	ldr	r0, [r7, #12]
 8013e8a:	f7ff fe5d 	bl	8013b48 <tcp_close_shutdown>
 8013e8e:	4603      	mov	r3, r0
 8013e90:	e023      	b.n	8013eda <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d007      	beq.n	8013eaa <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013e9e:	4618      	mov	r0, r3
 8013ea0:	f7ff f968 	bl	8013174 <pbuf_free>
      pcb->refused_data = NULL;
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	2200      	movs	r2, #0
 8013ea8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d013      	beq.n	8013ed8 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	7d1b      	ldrb	r3, [r3, #20]
 8013eb4:	2b04      	cmp	r3, #4
 8013eb6:	dc02      	bgt.n	8013ebe <tcp_shutdown+0x86>
 8013eb8:	2b03      	cmp	r3, #3
 8013eba:	da02      	bge.n	8013ec2 <tcp_shutdown+0x8a>
 8013ebc:	e009      	b.n	8013ed2 <tcp_shutdown+0x9a>
 8013ebe:	2b07      	cmp	r3, #7
 8013ec0:	d107      	bne.n	8013ed2 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8013ec2:	68bb      	ldr	r3, [r7, #8]
 8013ec4:	b2db      	uxtb	r3, r3
 8013ec6:	4619      	mov	r1, r3
 8013ec8:	68f8      	ldr	r0, [r7, #12]
 8013eca:	f7ff fe3d 	bl	8013b48 <tcp_close_shutdown>
 8013ece:	4603      	mov	r3, r0
 8013ed0:	e003      	b.n	8013eda <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8013ed2:	f06f 030a 	mvn.w	r3, #10
 8013ed6:	e000      	b.n	8013eda <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8013ed8:	2300      	movs	r3, #0
}
 8013eda:	4618      	mov	r0, r3
 8013edc:	3710      	adds	r7, #16
 8013ede:	46bd      	mov	sp, r7
 8013ee0:	bd80      	pop	{r7, pc}
 8013ee2:	bf00      	nop
 8013ee4:	0802432c 	.word	0x0802432c
 8013ee8:	08024454 	.word	0x08024454
 8013eec:	08024370 	.word	0x08024370

08013ef0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b08e      	sub	sp, #56	@ 0x38
 8013ef4:	af04      	add	r7, sp, #16
 8013ef6:	6078      	str	r0, [r7, #4]
 8013ef8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d107      	bne.n	8013f10 <tcp_abandon+0x20>
 8013f00:	4b52      	ldr	r3, [pc, #328]	@ (801404c <tcp_abandon+0x15c>)
 8013f02:	f240 223d 	movw	r2, #573	@ 0x23d
 8013f06:	4952      	ldr	r1, [pc, #328]	@ (8014050 <tcp_abandon+0x160>)
 8013f08:	4852      	ldr	r0, [pc, #328]	@ (8014054 <tcp_abandon+0x164>)
 8013f0a:	f00a fcd7 	bl	801e8bc <iprintf>
 8013f0e:	e099      	b.n	8014044 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	7d1b      	ldrb	r3, [r3, #20]
 8013f14:	2b01      	cmp	r3, #1
 8013f16:	d106      	bne.n	8013f26 <tcp_abandon+0x36>
 8013f18:	4b4c      	ldr	r3, [pc, #304]	@ (801404c <tcp_abandon+0x15c>)
 8013f1a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8013f1e:	494e      	ldr	r1, [pc, #312]	@ (8014058 <tcp_abandon+0x168>)
 8013f20:	484c      	ldr	r0, [pc, #304]	@ (8014054 <tcp_abandon+0x164>)
 8013f22:	f00a fccb 	bl	801e8bc <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	7d1b      	ldrb	r3, [r3, #20]
 8013f2a:	2b0a      	cmp	r3, #10
 8013f2c:	d107      	bne.n	8013f3e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8013f2e:	6879      	ldr	r1, [r7, #4]
 8013f30:	484a      	ldr	r0, [pc, #296]	@ (801405c <tcp_abandon+0x16c>)
 8013f32:	f001 fb53 	bl	80155dc <tcp_pcb_remove>
    tcp_free(pcb);
 8013f36:	6878      	ldr	r0, [r7, #4]
 8013f38:	f7ff fd54 	bl	80139e4 <tcp_free>
 8013f3c:	e082      	b.n	8014044 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8013f3e:	2300      	movs	r3, #0
 8013f40:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8013f42:	2300      	movs	r3, #0
 8013f44:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013f4a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f50:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013f58:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	691b      	ldr	r3, [r3, #16]
 8013f5e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	7d1b      	ldrb	r3, [r3, #20]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d126      	bne.n	8013fb6 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	8adb      	ldrh	r3, [r3, #22]
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d02e      	beq.n	8013fce <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013f70:	4b3b      	ldr	r3, [pc, #236]	@ (8014060 <tcp_abandon+0x170>)
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	687a      	ldr	r2, [r7, #4]
 8013f76:	429a      	cmp	r2, r3
 8013f78:	d105      	bne.n	8013f86 <tcp_abandon+0x96>
 8013f7a:	4b39      	ldr	r3, [pc, #228]	@ (8014060 <tcp_abandon+0x170>)
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	68db      	ldr	r3, [r3, #12]
 8013f80:	4a37      	ldr	r2, [pc, #220]	@ (8014060 <tcp_abandon+0x170>)
 8013f82:	6013      	str	r3, [r2, #0]
 8013f84:	e013      	b.n	8013fae <tcp_abandon+0xbe>
 8013f86:	4b36      	ldr	r3, [pc, #216]	@ (8014060 <tcp_abandon+0x170>)
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	61fb      	str	r3, [r7, #28]
 8013f8c:	e00c      	b.n	8013fa8 <tcp_abandon+0xb8>
 8013f8e:	69fb      	ldr	r3, [r7, #28]
 8013f90:	68db      	ldr	r3, [r3, #12]
 8013f92:	687a      	ldr	r2, [r7, #4]
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d104      	bne.n	8013fa2 <tcp_abandon+0xb2>
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	68da      	ldr	r2, [r3, #12]
 8013f9c:	69fb      	ldr	r3, [r7, #28]
 8013f9e:	60da      	str	r2, [r3, #12]
 8013fa0:	e005      	b.n	8013fae <tcp_abandon+0xbe>
 8013fa2:	69fb      	ldr	r3, [r7, #28]
 8013fa4:	68db      	ldr	r3, [r3, #12]
 8013fa6:	61fb      	str	r3, [r7, #28]
 8013fa8:	69fb      	ldr	r3, [r7, #28]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d1ef      	bne.n	8013f8e <tcp_abandon+0x9e>
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	2200      	movs	r2, #0
 8013fb2:	60da      	str	r2, [r3, #12]
 8013fb4:	e00b      	b.n	8013fce <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8013fb6:	683b      	ldr	r3, [r7, #0]
 8013fb8:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	8adb      	ldrh	r3, [r3, #22]
 8013fbe:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013fc0:	6879      	ldr	r1, [r7, #4]
 8013fc2:	4828      	ldr	r0, [pc, #160]	@ (8014064 <tcp_abandon+0x174>)
 8013fc4:	f001 fb0a 	bl	80155dc <tcp_pcb_remove>
 8013fc8:	4b27      	ldr	r3, [pc, #156]	@ (8014068 <tcp_abandon+0x178>)
 8013fca:	2201      	movs	r2, #1
 8013fcc:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	d004      	beq.n	8013fe0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013fda:	4618      	mov	r0, r3
 8013fdc:	f000 ffde 	bl	8014f9c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013fe4:	2b00      	cmp	r3, #0
 8013fe6:	d004      	beq.n	8013ff2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013fec:	4618      	mov	r0, r3
 8013fee:	f000 ffd5 	bl	8014f9c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d004      	beq.n	8014004 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013ffe:	4618      	mov	r0, r3
 8014000:	f000 ffcc 	bl	8014f9c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8014004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014006:	2b00      	cmp	r3, #0
 8014008:	d00e      	beq.n	8014028 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801400a:	6879      	ldr	r1, [r7, #4]
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	3304      	adds	r3, #4
 8014010:	687a      	ldr	r2, [r7, #4]
 8014012:	8b12      	ldrh	r2, [r2, #24]
 8014014:	9202      	str	r2, [sp, #8]
 8014016:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014018:	9201      	str	r2, [sp, #4]
 801401a:	9300      	str	r3, [sp, #0]
 801401c:	460b      	mov	r3, r1
 801401e:	697a      	ldr	r2, [r7, #20]
 8014020:	69b9      	ldr	r1, [r7, #24]
 8014022:	6878      	ldr	r0, [r7, #4]
 8014024:	f005 fca4 	bl	8019970 <tcp_rst>
    }
    last_state = pcb->state;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	7d1b      	ldrb	r3, [r3, #20]
 801402c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801402e:	6878      	ldr	r0, [r7, #4]
 8014030:	f7ff fcd8 	bl	80139e4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8014034:	693b      	ldr	r3, [r7, #16]
 8014036:	2b00      	cmp	r3, #0
 8014038:	d004      	beq.n	8014044 <tcp_abandon+0x154>
 801403a:	693b      	ldr	r3, [r7, #16]
 801403c:	f06f 010c 	mvn.w	r1, #12
 8014040:	68f8      	ldr	r0, [r7, #12]
 8014042:	4798      	blx	r3
  }
}
 8014044:	3728      	adds	r7, #40	@ 0x28
 8014046:	46bd      	mov	sp, r7
 8014048:	bd80      	pop	{r7, pc}
 801404a:	bf00      	nop
 801404c:	0802432c 	.word	0x0802432c
 8014050:	08024470 	.word	0x08024470
 8014054:	08024370 	.word	0x08024370
 8014058:	0802448c 	.word	0x0802448c
 801405c:	20067d8c 	.word	0x20067d8c
 8014060:	20067d80 	.word	0x20067d80
 8014064:	20067d88 	.word	0x20067d88
 8014068:	20067d90 	.word	0x20067d90

0801406c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801406c:	b580      	push	{r7, lr}
 801406e:	b082      	sub	sp, #8
 8014070:	af00      	add	r7, sp, #0
 8014072:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8014074:	2101      	movs	r1, #1
 8014076:	6878      	ldr	r0, [r7, #4]
 8014078:	f7ff ff3a 	bl	8013ef0 <tcp_abandon>
}
 801407c:	bf00      	nop
 801407e:	3708      	adds	r7, #8
 8014080:	46bd      	mov	sp, r7
 8014082:	bd80      	pop	{r7, pc}

08014084 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8014084:	b580      	push	{r7, lr}
 8014086:	b088      	sub	sp, #32
 8014088:	af00      	add	r7, sp, #0
 801408a:	60f8      	str	r0, [r7, #12]
 801408c:	60b9      	str	r1, [r7, #8]
 801408e:	4613      	mov	r3, r2
 8014090:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8014092:	2304      	movs	r3, #4
 8014094:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8014096:	68bb      	ldr	r3, [r7, #8]
 8014098:	2b00      	cmp	r3, #0
 801409a:	d101      	bne.n	80140a0 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801409c:	4b3e      	ldr	r3, [pc, #248]	@ (8014198 <tcp_bind+0x114>)
 801409e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d109      	bne.n	80140ba <tcp_bind+0x36>
 80140a6:	4b3d      	ldr	r3, [pc, #244]	@ (801419c <tcp_bind+0x118>)
 80140a8:	f240 22a9 	movw	r2, #681	@ 0x2a9
 80140ac:	493c      	ldr	r1, [pc, #240]	@ (80141a0 <tcp_bind+0x11c>)
 80140ae:	483d      	ldr	r0, [pc, #244]	@ (80141a4 <tcp_bind+0x120>)
 80140b0:	f00a fc04 	bl	801e8bc <iprintf>
 80140b4:	f06f 030f 	mvn.w	r3, #15
 80140b8:	e06a      	b.n	8014190 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80140ba:	68fb      	ldr	r3, [r7, #12]
 80140bc:	7d1b      	ldrb	r3, [r3, #20]
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d009      	beq.n	80140d6 <tcp_bind+0x52>
 80140c2:	4b36      	ldr	r3, [pc, #216]	@ (801419c <tcp_bind+0x118>)
 80140c4:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80140c8:	4937      	ldr	r1, [pc, #220]	@ (80141a8 <tcp_bind+0x124>)
 80140ca:	4836      	ldr	r0, [pc, #216]	@ (80141a4 <tcp_bind+0x120>)
 80140cc:	f00a fbf6 	bl	801e8bc <iprintf>
 80140d0:	f06f 0305 	mvn.w	r3, #5
 80140d4:	e05c      	b.n	8014190 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 80140d6:	88fb      	ldrh	r3, [r7, #6]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d109      	bne.n	80140f0 <tcp_bind+0x6c>
    port = tcp_new_port();
 80140dc:	f000 f9de 	bl	801449c <tcp_new_port>
 80140e0:	4603      	mov	r3, r0
 80140e2:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80140e4:	88fb      	ldrh	r3, [r7, #6]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d135      	bne.n	8014156 <tcp_bind+0xd2>
      return ERR_BUF;
 80140ea:	f06f 0301 	mvn.w	r3, #1
 80140ee:	e04f      	b.n	8014190 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80140f0:	2300      	movs	r3, #0
 80140f2:	61fb      	str	r3, [r7, #28]
 80140f4:	e02b      	b.n	801414e <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80140f6:	4a2d      	ldr	r2, [pc, #180]	@ (80141ac <tcp_bind+0x128>)
 80140f8:	69fb      	ldr	r3, [r7, #28]
 80140fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	61bb      	str	r3, [r7, #24]
 8014102:	e01e      	b.n	8014142 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8014104:	69bb      	ldr	r3, [r7, #24]
 8014106:	8adb      	ldrh	r3, [r3, #22]
 8014108:	88fa      	ldrh	r2, [r7, #6]
 801410a:	429a      	cmp	r2, r3
 801410c:	d116      	bne.n	801413c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801410e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014110:	2b00      	cmp	r3, #0
 8014112:	d010      	beq.n	8014136 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8014114:	69bb      	ldr	r3, [r7, #24]
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	2b00      	cmp	r3, #0
 801411a:	d00c      	beq.n	8014136 <tcp_bind+0xb2>
 801411c:	68bb      	ldr	r3, [r7, #8]
 801411e:	2b00      	cmp	r3, #0
 8014120:	d009      	beq.n	8014136 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8014122:	68bb      	ldr	r3, [r7, #8]
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d005      	beq.n	8014136 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801412a:	69bb      	ldr	r3, [r7, #24]
 801412c:	681a      	ldr	r2, [r3, #0]
 801412e:	68bb      	ldr	r3, [r7, #8]
 8014130:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014132:	429a      	cmp	r2, r3
 8014134:	d102      	bne.n	801413c <tcp_bind+0xb8>
              return ERR_USE;
 8014136:	f06f 0307 	mvn.w	r3, #7
 801413a:	e029      	b.n	8014190 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801413c:	69bb      	ldr	r3, [r7, #24]
 801413e:	68db      	ldr	r3, [r3, #12]
 8014140:	61bb      	str	r3, [r7, #24]
 8014142:	69bb      	ldr	r3, [r7, #24]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d1dd      	bne.n	8014104 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8014148:	69fb      	ldr	r3, [r7, #28]
 801414a:	3301      	adds	r3, #1
 801414c:	61fb      	str	r3, [r7, #28]
 801414e:	69fa      	ldr	r2, [r7, #28]
 8014150:	697b      	ldr	r3, [r7, #20]
 8014152:	429a      	cmp	r2, r3
 8014154:	dbcf      	blt.n	80140f6 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8014156:	68bb      	ldr	r3, [r7, #8]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d00c      	beq.n	8014176 <tcp_bind+0xf2>
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	2b00      	cmp	r3, #0
 8014162:	d008      	beq.n	8014176 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8014164:	68bb      	ldr	r3, [r7, #8]
 8014166:	2b00      	cmp	r3, #0
 8014168:	d002      	beq.n	8014170 <tcp_bind+0xec>
 801416a:	68bb      	ldr	r3, [r7, #8]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	e000      	b.n	8014172 <tcp_bind+0xee>
 8014170:	2300      	movs	r3, #0
 8014172:	68fa      	ldr	r2, [r7, #12]
 8014174:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8014176:	68fb      	ldr	r3, [r7, #12]
 8014178:	88fa      	ldrh	r2, [r7, #6]
 801417a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801417c:	4b0c      	ldr	r3, [pc, #48]	@ (80141b0 <tcp_bind+0x12c>)
 801417e:	681a      	ldr	r2, [r3, #0]
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	60da      	str	r2, [r3, #12]
 8014184:	4a0a      	ldr	r2, [pc, #40]	@ (80141b0 <tcp_bind+0x12c>)
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	6013      	str	r3, [r2, #0]
 801418a:	f005 fdb3 	bl	8019cf4 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 801418e:	2300      	movs	r3, #0
}
 8014190:	4618      	mov	r0, r3
 8014192:	3720      	adds	r7, #32
 8014194:	46bd      	mov	sp, r7
 8014196:	bd80      	pop	{r7, pc}
 8014198:	08026408 	.word	0x08026408
 801419c:	0802432c 	.word	0x0802432c
 80141a0:	080244c0 	.word	0x080244c0
 80141a4:	08024370 	.word	0x08024370
 80141a8:	080244d8 	.word	0x080244d8
 80141ac:	080263d8 	.word	0x080263d8
 80141b0:	20067d80 	.word	0x20067d80

080141b4 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 80141b4:	b580      	push	{r7, lr}
 80141b6:	b084      	sub	sp, #16
 80141b8:	af00      	add	r7, sp, #0
 80141ba:	60f8      	str	r0, [r7, #12]
 80141bc:	60b9      	str	r1, [r7, #8]
 80141be:	4613      	mov	r3, r2
 80141c0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 80141c2:	68bb      	ldr	r3, [r7, #8]
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d106      	bne.n	80141d6 <tcp_accept_null+0x22>
 80141c8:	4b07      	ldr	r3, [pc, #28]	@ (80141e8 <tcp_accept_null+0x34>)
 80141ca:	f240 320f 	movw	r2, #783	@ 0x30f
 80141ce:	4907      	ldr	r1, [pc, #28]	@ (80141ec <tcp_accept_null+0x38>)
 80141d0:	4807      	ldr	r0, [pc, #28]	@ (80141f0 <tcp_accept_null+0x3c>)
 80141d2:	f00a fb73 	bl	801e8bc <iprintf>

  tcp_abort(pcb);
 80141d6:	68b8      	ldr	r0, [r7, #8]
 80141d8:	f7ff ff48 	bl	801406c <tcp_abort>

  return ERR_ABRT;
 80141dc:	f06f 030c 	mvn.w	r3, #12
}
 80141e0:	4618      	mov	r0, r3
 80141e2:	3710      	adds	r7, #16
 80141e4:	46bd      	mov	sp, r7
 80141e6:	bd80      	pop	{r7, pc}
 80141e8:	0802432c 	.word	0x0802432c
 80141ec:	08024500 	.word	0x08024500
 80141f0:	08024370 	.word	0x08024370

080141f4 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 80141f4:	b580      	push	{r7, lr}
 80141f6:	b088      	sub	sp, #32
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	60f8      	str	r0, [r7, #12]
 80141fc:	460b      	mov	r3, r1
 80141fe:	607a      	str	r2, [r7, #4]
 8014200:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8014202:	2300      	movs	r3, #0
 8014204:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	2b00      	cmp	r3, #0
 801420a:	d109      	bne.n	8014220 <tcp_listen_with_backlog_and_err+0x2c>
 801420c:	4b47      	ldr	r3, [pc, #284]	@ (801432c <tcp_listen_with_backlog_and_err+0x138>)
 801420e:	f240 3259 	movw	r2, #857	@ 0x359
 8014212:	4947      	ldr	r1, [pc, #284]	@ (8014330 <tcp_listen_with_backlog_and_err+0x13c>)
 8014214:	4847      	ldr	r0, [pc, #284]	@ (8014334 <tcp_listen_with_backlog_and_err+0x140>)
 8014216:	f00a fb51 	bl	801e8bc <iprintf>
 801421a:	23f0      	movs	r3, #240	@ 0xf0
 801421c:	76fb      	strb	r3, [r7, #27]
 801421e:	e079      	b.n	8014314 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	7d1b      	ldrb	r3, [r3, #20]
 8014224:	2b00      	cmp	r3, #0
 8014226:	d009      	beq.n	801423c <tcp_listen_with_backlog_and_err+0x48>
 8014228:	4b40      	ldr	r3, [pc, #256]	@ (801432c <tcp_listen_with_backlog_and_err+0x138>)
 801422a:	f240 325a 	movw	r2, #858	@ 0x35a
 801422e:	4942      	ldr	r1, [pc, #264]	@ (8014338 <tcp_listen_with_backlog_and_err+0x144>)
 8014230:	4840      	ldr	r0, [pc, #256]	@ (8014334 <tcp_listen_with_backlog_and_err+0x140>)
 8014232:	f00a fb43 	bl	801e8bc <iprintf>
 8014236:	23f1      	movs	r3, #241	@ 0xf1
 8014238:	76fb      	strb	r3, [r7, #27]
 801423a:	e06b      	b.n	8014314 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	7d1b      	ldrb	r3, [r3, #20]
 8014240:	2b01      	cmp	r3, #1
 8014242:	d104      	bne.n	801424e <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8014248:	23f7      	movs	r3, #247	@ 0xf7
 801424a:	76fb      	strb	r3, [r7, #27]
    goto done;
 801424c:	e062      	b.n	8014314 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 801424e:	2002      	movs	r0, #2
 8014250:	f7fe f876 	bl	8012340 <memp_malloc>
 8014254:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8014256:	69fb      	ldr	r3, [r7, #28]
 8014258:	2b00      	cmp	r3, #0
 801425a:	d102      	bne.n	8014262 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 801425c:	23ff      	movs	r3, #255	@ 0xff
 801425e:	76fb      	strb	r3, [r7, #27]
    goto done;
 8014260:	e058      	b.n	8014314 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	691a      	ldr	r2, [r3, #16]
 8014266:	69fb      	ldr	r3, [r7, #28]
 8014268:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	8ada      	ldrh	r2, [r3, #22]
 801426e:	69fb      	ldr	r3, [r7, #28]
 8014270:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8014272:	69fb      	ldr	r3, [r7, #28]
 8014274:	2201      	movs	r2, #1
 8014276:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	7d5a      	ldrb	r2, [r3, #21]
 801427c:	69fb      	ldr	r3, [r7, #28]
 801427e:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	7a5a      	ldrb	r2, [r3, #9]
 8014284:	69fb      	ldr	r3, [r7, #28]
 8014286:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8014288:	69fb      	ldr	r3, [r7, #28]
 801428a:	2200      	movs	r2, #0
 801428c:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 801428e:	68fb      	ldr	r3, [r7, #12]
 8014290:	7ada      	ldrb	r2, [r3, #11]
 8014292:	69fb      	ldr	r3, [r7, #28]
 8014294:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	7a9a      	ldrb	r2, [r3, #10]
 801429a:	69fb      	ldr	r3, [r7, #28]
 801429c:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	681a      	ldr	r2, [r3, #0]
 80142a2:	69fb      	ldr	r3, [r7, #28]
 80142a4:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	8adb      	ldrh	r3, [r3, #22]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d021      	beq.n	80142f2 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 80142ae:	4b23      	ldr	r3, [pc, #140]	@ (801433c <tcp_listen_with_backlog_and_err+0x148>)
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	68fa      	ldr	r2, [r7, #12]
 80142b4:	429a      	cmp	r2, r3
 80142b6:	d105      	bne.n	80142c4 <tcp_listen_with_backlog_and_err+0xd0>
 80142b8:	4b20      	ldr	r3, [pc, #128]	@ (801433c <tcp_listen_with_backlog_and_err+0x148>)
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	68db      	ldr	r3, [r3, #12]
 80142be:	4a1f      	ldr	r2, [pc, #124]	@ (801433c <tcp_listen_with_backlog_and_err+0x148>)
 80142c0:	6013      	str	r3, [r2, #0]
 80142c2:	e013      	b.n	80142ec <tcp_listen_with_backlog_and_err+0xf8>
 80142c4:	4b1d      	ldr	r3, [pc, #116]	@ (801433c <tcp_listen_with_backlog_and_err+0x148>)
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	617b      	str	r3, [r7, #20]
 80142ca:	e00c      	b.n	80142e6 <tcp_listen_with_backlog_and_err+0xf2>
 80142cc:	697b      	ldr	r3, [r7, #20]
 80142ce:	68db      	ldr	r3, [r3, #12]
 80142d0:	68fa      	ldr	r2, [r7, #12]
 80142d2:	429a      	cmp	r2, r3
 80142d4:	d104      	bne.n	80142e0 <tcp_listen_with_backlog_and_err+0xec>
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	68da      	ldr	r2, [r3, #12]
 80142da:	697b      	ldr	r3, [r7, #20]
 80142dc:	60da      	str	r2, [r3, #12]
 80142de:	e005      	b.n	80142ec <tcp_listen_with_backlog_and_err+0xf8>
 80142e0:	697b      	ldr	r3, [r7, #20]
 80142e2:	68db      	ldr	r3, [r3, #12]
 80142e4:	617b      	str	r3, [r7, #20]
 80142e6:	697b      	ldr	r3, [r7, #20]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d1ef      	bne.n	80142cc <tcp_listen_with_backlog_and_err+0xd8>
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	2200      	movs	r2, #0
 80142f0:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 80142f2:	68f8      	ldr	r0, [r7, #12]
 80142f4:	f7ff fb76 	bl	80139e4 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 80142f8:	69fb      	ldr	r3, [r7, #28]
 80142fa:	4a11      	ldr	r2, [pc, #68]	@ (8014340 <tcp_listen_with_backlog_and_err+0x14c>)
 80142fc:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 80142fe:	4b11      	ldr	r3, [pc, #68]	@ (8014344 <tcp_listen_with_backlog_and_err+0x150>)
 8014300:	681a      	ldr	r2, [r3, #0]
 8014302:	69fb      	ldr	r3, [r7, #28]
 8014304:	60da      	str	r2, [r3, #12]
 8014306:	4a0f      	ldr	r2, [pc, #60]	@ (8014344 <tcp_listen_with_backlog_and_err+0x150>)
 8014308:	69fb      	ldr	r3, [r7, #28]
 801430a:	6013      	str	r3, [r2, #0]
 801430c:	f005 fcf2 	bl	8019cf4 <tcp_timer_needed>
  res = ERR_OK;
 8014310:	2300      	movs	r3, #0
 8014312:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	2b00      	cmp	r3, #0
 8014318:	d002      	beq.n	8014320 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	7efa      	ldrb	r2, [r7, #27]
 801431e:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8014320:	69fb      	ldr	r3, [r7, #28]
}
 8014322:	4618      	mov	r0, r3
 8014324:	3720      	adds	r7, #32
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}
 801432a:	bf00      	nop
 801432c:	0802432c 	.word	0x0802432c
 8014330:	08024520 	.word	0x08024520
 8014334:	08024370 	.word	0x08024370
 8014338:	08024550 	.word	0x08024550
 801433c:	20067d80 	.word	0x20067d80
 8014340:	080141b5 	.word	0x080141b5
 8014344:	20067d84 	.word	0x20067d84

08014348 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8014348:	b580      	push	{r7, lr}
 801434a:	b084      	sub	sp, #16
 801434c:	af00      	add	r7, sp, #0
 801434e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	2b00      	cmp	r3, #0
 8014354:	d106      	bne.n	8014364 <tcp_update_rcv_ann_wnd+0x1c>
 8014356:	4b25      	ldr	r3, [pc, #148]	@ (80143ec <tcp_update_rcv_ann_wnd+0xa4>)
 8014358:	f240 32a6 	movw	r2, #934	@ 0x3a6
 801435c:	4924      	ldr	r1, [pc, #144]	@ (80143f0 <tcp_update_rcv_ann_wnd+0xa8>)
 801435e:	4825      	ldr	r0, [pc, #148]	@ (80143f4 <tcp_update_rcv_ann_wnd+0xac>)
 8014360:	f00a faac 	bl	801e8bc <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014368:	687a      	ldr	r2, [r7, #4]
 801436a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 801436c:	4413      	add	r3, r2
 801436e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014374:	687a      	ldr	r2, [r7, #4]
 8014376:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8014378:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 801437c:	bf28      	it	cs
 801437e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8014382:	b292      	uxth	r2, r2
 8014384:	4413      	add	r3, r2
 8014386:	68fa      	ldr	r2, [r7, #12]
 8014388:	1ad3      	subs	r3, r2, r3
 801438a:	2b00      	cmp	r3, #0
 801438c:	db08      	blt.n	80143a0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801439a:	68fa      	ldr	r2, [r7, #12]
 801439c:	1ad3      	subs	r3, r2, r3
 801439e:	e020      	b.n	80143e2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143a8:	1ad3      	subs	r3, r2, r3
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	dd03      	ble.n	80143b6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	2200      	movs	r2, #0
 80143b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80143b4:	e014      	b.n	80143e0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80143be:	1ad3      	subs	r3, r2, r3
 80143c0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80143c2:	68bb      	ldr	r3, [r7, #8]
 80143c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80143c8:	d306      	bcc.n	80143d8 <tcp_update_rcv_ann_wnd+0x90>
 80143ca:	4b08      	ldr	r3, [pc, #32]	@ (80143ec <tcp_update_rcv_ann_wnd+0xa4>)
 80143cc:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80143d0:	4909      	ldr	r1, [pc, #36]	@ (80143f8 <tcp_update_rcv_ann_wnd+0xb0>)
 80143d2:	4808      	ldr	r0, [pc, #32]	@ (80143f4 <tcp_update_rcv_ann_wnd+0xac>)
 80143d4:	f00a fa72 	bl	801e8bc <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80143d8:	68bb      	ldr	r3, [r7, #8]
 80143da:	b29a      	uxth	r2, r3
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80143e0:	2300      	movs	r3, #0
  }
}
 80143e2:	4618      	mov	r0, r3
 80143e4:	3710      	adds	r7, #16
 80143e6:	46bd      	mov	sp, r7
 80143e8:	bd80      	pop	{r7, pc}
 80143ea:	bf00      	nop
 80143ec:	0802432c 	.word	0x0802432c
 80143f0:	08024588 	.word	0x08024588
 80143f4:	08024370 	.word	0x08024370
 80143f8:	080245ac 	.word	0x080245ac

080143fc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80143fc:	b580      	push	{r7, lr}
 80143fe:	b084      	sub	sp, #16
 8014400:	af00      	add	r7, sp, #0
 8014402:	6078      	str	r0, [r7, #4]
 8014404:	460b      	mov	r3, r1
 8014406:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d107      	bne.n	801441e <tcp_recved+0x22>
 801440e:	4b1f      	ldr	r3, [pc, #124]	@ (801448c <tcp_recved+0x90>)
 8014410:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8014414:	491e      	ldr	r1, [pc, #120]	@ (8014490 <tcp_recved+0x94>)
 8014416:	481f      	ldr	r0, [pc, #124]	@ (8014494 <tcp_recved+0x98>)
 8014418:	f00a fa50 	bl	801e8bc <iprintf>
 801441c:	e032      	b.n	8014484 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	7d1b      	ldrb	r3, [r3, #20]
 8014422:	2b01      	cmp	r3, #1
 8014424:	d106      	bne.n	8014434 <tcp_recved+0x38>
 8014426:	4b19      	ldr	r3, [pc, #100]	@ (801448c <tcp_recved+0x90>)
 8014428:	f240 32d2 	movw	r2, #978	@ 0x3d2
 801442c:	491a      	ldr	r1, [pc, #104]	@ (8014498 <tcp_recved+0x9c>)
 801442e:	4819      	ldr	r0, [pc, #100]	@ (8014494 <tcp_recved+0x98>)
 8014430:	f00a fa44 	bl	801e8bc <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014438:	887b      	ldrh	r3, [r7, #2]
 801443a:	4413      	add	r3, r2
 801443c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801443e:	89fb      	ldrh	r3, [r7, #14]
 8014440:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014444:	d804      	bhi.n	8014450 <tcp_recved+0x54>
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801444a:	89fa      	ldrh	r2, [r7, #14]
 801444c:	429a      	cmp	r2, r3
 801444e:	d204      	bcs.n	801445a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014456:	851a      	strh	r2, [r3, #40]	@ 0x28
 8014458:	e002      	b.n	8014460 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	89fa      	ldrh	r2, [r7, #14]
 801445e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8014460:	6878      	ldr	r0, [r7, #4]
 8014462:	f7ff ff71 	bl	8014348 <tcp_update_rcv_ann_wnd>
 8014466:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8014468:	68bb      	ldr	r3, [r7, #8]
 801446a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801446e:	d309      	bcc.n	8014484 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	8b5b      	ldrh	r3, [r3, #26]
 8014474:	f043 0302 	orr.w	r3, r3, #2
 8014478:	b29a      	uxth	r2, r3
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801447e:	6878      	ldr	r0, [r7, #4]
 8014480:	f004 fcc2 	bl	8018e08 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8014484:	3710      	adds	r7, #16
 8014486:	46bd      	mov	sp, r7
 8014488:	bd80      	pop	{r7, pc}
 801448a:	bf00      	nop
 801448c:	0802432c 	.word	0x0802432c
 8014490:	080245c8 	.word	0x080245c8
 8014494:	08024370 	.word	0x08024370
 8014498:	080245e0 	.word	0x080245e0

0801449c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 801449c:	b480      	push	{r7}
 801449e:	b083      	sub	sp, #12
 80144a0:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80144a2:	2300      	movs	r3, #0
 80144a4:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 80144a6:	4b1e      	ldr	r3, [pc, #120]	@ (8014520 <tcp_new_port+0x84>)
 80144a8:	881b      	ldrh	r3, [r3, #0]
 80144aa:	3301      	adds	r3, #1
 80144ac:	b29a      	uxth	r2, r3
 80144ae:	4b1c      	ldr	r3, [pc, #112]	@ (8014520 <tcp_new_port+0x84>)
 80144b0:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 80144b2:	4b1b      	ldr	r3, [pc, #108]	@ (8014520 <tcp_new_port+0x84>)
 80144b4:	881b      	ldrh	r3, [r3, #0]
 80144b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80144ba:	4293      	cmp	r3, r2
 80144bc:	d103      	bne.n	80144c6 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80144be:	4b18      	ldr	r3, [pc, #96]	@ (8014520 <tcp_new_port+0x84>)
 80144c0:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80144c4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80144c6:	2300      	movs	r3, #0
 80144c8:	71fb      	strb	r3, [r7, #7]
 80144ca:	e01e      	b.n	801450a <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80144cc:	79fb      	ldrb	r3, [r7, #7]
 80144ce:	4a15      	ldr	r2, [pc, #84]	@ (8014524 <tcp_new_port+0x88>)
 80144d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	603b      	str	r3, [r7, #0]
 80144d8:	e011      	b.n	80144fe <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 80144da:	683b      	ldr	r3, [r7, #0]
 80144dc:	8ada      	ldrh	r2, [r3, #22]
 80144de:	4b10      	ldr	r3, [pc, #64]	@ (8014520 <tcp_new_port+0x84>)
 80144e0:	881b      	ldrh	r3, [r3, #0]
 80144e2:	429a      	cmp	r2, r3
 80144e4:	d108      	bne.n	80144f8 <tcp_new_port+0x5c>
        n++;
 80144e6:	88bb      	ldrh	r3, [r7, #4]
 80144e8:	3301      	adds	r3, #1
 80144ea:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80144ec:	88bb      	ldrh	r3, [r7, #4]
 80144ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80144f2:	d3d8      	bcc.n	80144a6 <tcp_new_port+0xa>
          return 0;
 80144f4:	2300      	movs	r3, #0
 80144f6:	e00d      	b.n	8014514 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80144f8:	683b      	ldr	r3, [r7, #0]
 80144fa:	68db      	ldr	r3, [r3, #12]
 80144fc:	603b      	str	r3, [r7, #0]
 80144fe:	683b      	ldr	r3, [r7, #0]
 8014500:	2b00      	cmp	r3, #0
 8014502:	d1ea      	bne.n	80144da <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014504:	79fb      	ldrb	r3, [r7, #7]
 8014506:	3301      	adds	r3, #1
 8014508:	71fb      	strb	r3, [r7, #7]
 801450a:	79fb      	ldrb	r3, [r7, #7]
 801450c:	2b03      	cmp	r3, #3
 801450e:	d9dd      	bls.n	80144cc <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014510:	4b03      	ldr	r3, [pc, #12]	@ (8014520 <tcp_new_port+0x84>)
 8014512:	881b      	ldrh	r3, [r3, #0]
}
 8014514:	4618      	mov	r0, r3
 8014516:	370c      	adds	r7, #12
 8014518:	46bd      	mov	sp, r7
 801451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801451e:	4770      	bx	lr
 8014520:	20000034 	.word	0x20000034
 8014524:	080263d8 	.word	0x080263d8

08014528 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b08a      	sub	sp, #40	@ 0x28
 801452c:	af00      	add	r7, sp, #0
 801452e:	60f8      	str	r0, [r7, #12]
 8014530:	60b9      	str	r1, [r7, #8]
 8014532:	603b      	str	r3, [r7, #0]
 8014534:	4613      	mov	r3, r2
 8014536:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8014538:	2300      	movs	r3, #0
 801453a:	627b      	str	r3, [r7, #36]	@ 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801453c:	68fb      	ldr	r3, [r7, #12]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d109      	bne.n	8014556 <tcp_connect+0x2e>
 8014542:	4b7d      	ldr	r3, [pc, #500]	@ (8014738 <tcp_connect+0x210>)
 8014544:	f240 4235 	movw	r2, #1077	@ 0x435
 8014548:	497c      	ldr	r1, [pc, #496]	@ (801473c <tcp_connect+0x214>)
 801454a:	487d      	ldr	r0, [pc, #500]	@ (8014740 <tcp_connect+0x218>)
 801454c:	f00a f9b6 	bl	801e8bc <iprintf>
 8014550:	f06f 030f 	mvn.w	r3, #15
 8014554:	e0ec      	b.n	8014730 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8014556:	68bb      	ldr	r3, [r7, #8]
 8014558:	2b00      	cmp	r3, #0
 801455a:	d109      	bne.n	8014570 <tcp_connect+0x48>
 801455c:	4b76      	ldr	r3, [pc, #472]	@ (8014738 <tcp_connect+0x210>)
 801455e:	f240 4236 	movw	r2, #1078	@ 0x436
 8014562:	4978      	ldr	r1, [pc, #480]	@ (8014744 <tcp_connect+0x21c>)
 8014564:	4876      	ldr	r0, [pc, #472]	@ (8014740 <tcp_connect+0x218>)
 8014566:	f00a f9a9 	bl	801e8bc <iprintf>
 801456a:	f06f 030f 	mvn.w	r3, #15
 801456e:	e0df      	b.n	8014730 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8014570:	68fb      	ldr	r3, [r7, #12]
 8014572:	7d1b      	ldrb	r3, [r3, #20]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d009      	beq.n	801458c <tcp_connect+0x64>
 8014578:	4b6f      	ldr	r3, [pc, #444]	@ (8014738 <tcp_connect+0x210>)
 801457a:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 801457e:	4972      	ldr	r1, [pc, #456]	@ (8014748 <tcp_connect+0x220>)
 8014580:	486f      	ldr	r0, [pc, #444]	@ (8014740 <tcp_connect+0x218>)
 8014582:	f00a f99b 	bl	801e8bc <iprintf>
 8014586:	f06f 0309 	mvn.w	r3, #9
 801458a:	e0d1      	b.n	8014730 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d002      	beq.n	8014598 <tcp_connect+0x70>
 8014592:	68bb      	ldr	r3, [r7, #8]
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	e000      	b.n	801459a <tcp_connect+0x72>
 8014598:	2300      	movs	r3, #0
 801459a:	68fa      	ldr	r2, [r7, #12]
 801459c:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 801459e:	68fb      	ldr	r3, [r7, #12]
 80145a0:	88fa      	ldrh	r2, [r7, #6]
 80145a2:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	7a1b      	ldrb	r3, [r3, #8]
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d006      	beq.n	80145ba <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	7a1b      	ldrb	r3, [r3, #8]
 80145b0:	4618      	mov	r0, r3
 80145b2:	f7fe fa51 	bl	8012a58 <netif_get_by_index>
 80145b6:	6278      	str	r0, [r7, #36]	@ 0x24
 80145b8:	e005      	b.n	80145c6 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	3304      	adds	r3, #4
 80145be:	4618      	mov	r0, r3
 80145c0:	f007 fb7a 	bl	801bcb8 <ip4_route>
 80145c4:	6278      	str	r0, [r7, #36]	@ 0x24
  }
  if (netif == NULL) {
 80145c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d102      	bne.n	80145d2 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 80145cc:	f06f 0303 	mvn.w	r3, #3
 80145d0:	e0ae      	b.n	8014730 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d003      	beq.n	80145e0 <tcp_connect+0xb8>
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d111      	bne.n	8014604 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 80145e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d002      	beq.n	80145ec <tcp_connect+0xc4>
 80145e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145e8:	3304      	adds	r3, #4
 80145ea:	e000      	b.n	80145ee <tcp_connect+0xc6>
 80145ec:	2300      	movs	r3, #0
 80145ee:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 80145f0:	69fb      	ldr	r3, [r7, #28]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d102      	bne.n	80145fc <tcp_connect+0xd4>
      return ERR_RTE;
 80145f6:	f06f 0303 	mvn.w	r3, #3
 80145fa:	e099      	b.n	8014730 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80145fc:	69fb      	ldr	r3, [r7, #28]
 80145fe:	681a      	ldr	r2, [r3, #0]
 8014600:	68fb      	ldr	r3, [r7, #12]
 8014602:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	8adb      	ldrh	r3, [r3, #22]
 8014608:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	8adb      	ldrh	r3, [r3, #22]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d10c      	bne.n	801462c <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8014612:	f7ff ff43 	bl	801449c <tcp_new_port>
 8014616:	4603      	mov	r3, r0
 8014618:	461a      	mov	r2, r3
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	8adb      	ldrh	r3, [r3, #22]
 8014622:	2b00      	cmp	r3, #0
 8014624:	d102      	bne.n	801462c <tcp_connect+0x104>
      return ERR_BUF;
 8014626:	f06f 0301 	mvn.w	r3, #1
 801462a:	e081      	b.n	8014730 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 801462c:	68f8      	ldr	r0, [r7, #12]
 801462e:	f001 f869 	bl	8015704 <tcp_next_iss>
 8014632:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	2200      	movs	r2, #0
 8014638:	625a      	str	r2, [r3, #36]	@ 0x24
  pcb->snd_nxt = iss;
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	697a      	ldr	r2, [r7, #20]
 801463e:	651a      	str	r2, [r3, #80]	@ 0x50
  pcb->lastack = iss - 1;
 8014640:	697b      	ldr	r3, [r7, #20]
 8014642:	1e5a      	subs	r2, r3, #1
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	645a      	str	r2, [r3, #68]	@ 0x44
  pcb->snd_wl2 = iss - 1;
 8014648:	697b      	ldr	r3, [r7, #20]
 801464a:	1e5a      	subs	r2, r3, #1
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	659a      	str	r2, [r3, #88]	@ 0x58
  pcb->snd_lbb = iss - 1;
 8014650:	697b      	ldr	r3, [r7, #20]
 8014652:	1e5a      	subs	r2, r3, #1
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014658:	68fb      	ldr	r3, [r7, #12]
 801465a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 801465e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	851a      	strh	r2, [r3, #40]	@ 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014668:	68fb      	ldr	r3, [r7, #12]
 801466a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	62da      	str	r2, [r3, #44]	@ 0x2c
  pcb->snd_wnd = TCP_WND;
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014676:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8014680:	865a      	strh	r2, [r3, #50]	@ 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
 8014686:	68fb      	ldr	r3, [r7, #12]
 8014688:	3304      	adds	r3, #4
 801468a:	461a      	mov	r2, r3
 801468c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801468e:	f001 f85f 	bl	8015750 <tcp_eff_send_mss_netif>
 8014692:	4603      	mov	r3, r0
 8014694:	461a      	mov	r2, r3
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	2201      	movs	r2, #1
 801469e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	683a      	ldr	r2, [r7, #0]
 80146a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80146aa:	2102      	movs	r1, #2
 80146ac:	68f8      	ldr	r0, [r7, #12]
 80146ae:	f004 fabd 	bl	8018c2c <tcp_enqueue_flags>
 80146b2:	4603      	mov	r3, r0
 80146b4:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 80146b6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d136      	bne.n	801472c <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	2202      	movs	r2, #2
 80146c2:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 80146c4:	8b7b      	ldrh	r3, [r7, #26]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d021      	beq.n	801470e <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80146ca:	4b20      	ldr	r3, [pc, #128]	@ (801474c <tcp_connect+0x224>)
 80146cc:	681b      	ldr	r3, [r3, #0]
 80146ce:	68fa      	ldr	r2, [r7, #12]
 80146d0:	429a      	cmp	r2, r3
 80146d2:	d105      	bne.n	80146e0 <tcp_connect+0x1b8>
 80146d4:	4b1d      	ldr	r3, [pc, #116]	@ (801474c <tcp_connect+0x224>)
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	68db      	ldr	r3, [r3, #12]
 80146da:	4a1c      	ldr	r2, [pc, #112]	@ (801474c <tcp_connect+0x224>)
 80146dc:	6013      	str	r3, [r2, #0]
 80146de:	e013      	b.n	8014708 <tcp_connect+0x1e0>
 80146e0:	4b1a      	ldr	r3, [pc, #104]	@ (801474c <tcp_connect+0x224>)
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	623b      	str	r3, [r7, #32]
 80146e6:	e00c      	b.n	8014702 <tcp_connect+0x1da>
 80146e8:	6a3b      	ldr	r3, [r7, #32]
 80146ea:	68db      	ldr	r3, [r3, #12]
 80146ec:	68fa      	ldr	r2, [r7, #12]
 80146ee:	429a      	cmp	r2, r3
 80146f0:	d104      	bne.n	80146fc <tcp_connect+0x1d4>
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	68da      	ldr	r2, [r3, #12]
 80146f6:	6a3b      	ldr	r3, [r7, #32]
 80146f8:	60da      	str	r2, [r3, #12]
 80146fa:	e005      	b.n	8014708 <tcp_connect+0x1e0>
 80146fc:	6a3b      	ldr	r3, [r7, #32]
 80146fe:	68db      	ldr	r3, [r3, #12]
 8014700:	623b      	str	r3, [r7, #32]
 8014702:	6a3b      	ldr	r3, [r7, #32]
 8014704:	2b00      	cmp	r3, #0
 8014706:	d1ef      	bne.n	80146e8 <tcp_connect+0x1c0>
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	2200      	movs	r2, #0
 801470c:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 801470e:	4b10      	ldr	r3, [pc, #64]	@ (8014750 <tcp_connect+0x228>)
 8014710:	681a      	ldr	r2, [r3, #0]
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	60da      	str	r2, [r3, #12]
 8014716:	4a0e      	ldr	r2, [pc, #56]	@ (8014750 <tcp_connect+0x228>)
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	6013      	str	r3, [r2, #0]
 801471c:	f005 faea 	bl	8019cf4 <tcp_timer_needed>
 8014720:	4b0c      	ldr	r3, [pc, #48]	@ (8014754 <tcp_connect+0x22c>)
 8014722:	2201      	movs	r2, #1
 8014724:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8014726:	68f8      	ldr	r0, [r7, #12]
 8014728:	f004 fb6e 	bl	8018e08 <tcp_output>
  }
  return ret;
 801472c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8014730:	4618      	mov	r0, r3
 8014732:	3728      	adds	r7, #40	@ 0x28
 8014734:	46bd      	mov	sp, r7
 8014736:	bd80      	pop	{r7, pc}
 8014738:	0802432c 	.word	0x0802432c
 801473c:	08024608 	.word	0x08024608
 8014740:	08024370 	.word	0x08024370
 8014744:	08024624 	.word	0x08024624
 8014748:	08024640 	.word	0x08024640
 801474c:	20067d80 	.word	0x20067d80
 8014750:	20067d88 	.word	0x20067d88
 8014754:	20067d90 	.word	0x20067d90

08014758 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8014758:	b5b0      	push	{r4, r5, r7, lr}
 801475a:	b090      	sub	sp, #64	@ 0x40
 801475c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801475e:	2300      	movs	r3, #0
 8014760:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8014764:	4b95      	ldr	r3, [pc, #596]	@ (80149bc <tcp_slowtmr+0x264>)
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	3301      	adds	r3, #1
 801476a:	4a94      	ldr	r2, [pc, #592]	@ (80149bc <tcp_slowtmr+0x264>)
 801476c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801476e:	4b94      	ldr	r3, [pc, #592]	@ (80149c0 <tcp_slowtmr+0x268>)
 8014770:	781b      	ldrb	r3, [r3, #0]
 8014772:	3301      	adds	r3, #1
 8014774:	b2da      	uxtb	r2, r3
 8014776:	4b92      	ldr	r3, [pc, #584]	@ (80149c0 <tcp_slowtmr+0x268>)
 8014778:	701a      	strb	r2, [r3, #0]
 801477a:	e000      	b.n	801477e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 801477c:	bf00      	nop
  prev = NULL;
 801477e:	2300      	movs	r3, #0
 8014780:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8014782:	4b90      	ldr	r3, [pc, #576]	@ (80149c4 <tcp_slowtmr+0x26c>)
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014788:	e29d      	b.n	8014cc6 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801478a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801478c:	7d1b      	ldrb	r3, [r3, #20]
 801478e:	2b00      	cmp	r3, #0
 8014790:	d106      	bne.n	80147a0 <tcp_slowtmr+0x48>
 8014792:	4b8d      	ldr	r3, [pc, #564]	@ (80149c8 <tcp_slowtmr+0x270>)
 8014794:	f240 42be 	movw	r2, #1214	@ 0x4be
 8014798:	498c      	ldr	r1, [pc, #560]	@ (80149cc <tcp_slowtmr+0x274>)
 801479a:	488d      	ldr	r0, [pc, #564]	@ (80149d0 <tcp_slowtmr+0x278>)
 801479c:	f00a f88e 	bl	801e8bc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80147a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147a2:	7d1b      	ldrb	r3, [r3, #20]
 80147a4:	2b01      	cmp	r3, #1
 80147a6:	d106      	bne.n	80147b6 <tcp_slowtmr+0x5e>
 80147a8:	4b87      	ldr	r3, [pc, #540]	@ (80149c8 <tcp_slowtmr+0x270>)
 80147aa:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80147ae:	4989      	ldr	r1, [pc, #548]	@ (80149d4 <tcp_slowtmr+0x27c>)
 80147b0:	4887      	ldr	r0, [pc, #540]	@ (80149d0 <tcp_slowtmr+0x278>)
 80147b2:	f00a f883 	bl	801e8bc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80147b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147b8:	7d1b      	ldrb	r3, [r3, #20]
 80147ba:	2b0a      	cmp	r3, #10
 80147bc:	d106      	bne.n	80147cc <tcp_slowtmr+0x74>
 80147be:	4b82      	ldr	r3, [pc, #520]	@ (80149c8 <tcp_slowtmr+0x270>)
 80147c0:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80147c4:	4984      	ldr	r1, [pc, #528]	@ (80149d8 <tcp_slowtmr+0x280>)
 80147c6:	4882      	ldr	r0, [pc, #520]	@ (80149d0 <tcp_slowtmr+0x278>)
 80147c8:	f00a f878 	bl	801e8bc <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80147cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ce:	7f9a      	ldrb	r2, [r3, #30]
 80147d0:	4b7b      	ldr	r3, [pc, #492]	@ (80149c0 <tcp_slowtmr+0x268>)
 80147d2:	781b      	ldrb	r3, [r3, #0]
 80147d4:	429a      	cmp	r2, r3
 80147d6:	d105      	bne.n	80147e4 <tcp_slowtmr+0x8c>
      prev = pcb;
 80147d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147da:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80147dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147de:	68db      	ldr	r3, [r3, #12]
 80147e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80147e2:	e270      	b.n	8014cc6 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80147e4:	4b76      	ldr	r3, [pc, #472]	@ (80149c0 <tcp_slowtmr+0x268>)
 80147e6:	781a      	ldrb	r2, [r3, #0]
 80147e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ea:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80147ec:	2300      	movs	r3, #0
 80147ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80147f2:	2300      	movs	r3, #0
 80147f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80147f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147fa:	7d1b      	ldrb	r3, [r3, #20]
 80147fc:	2b02      	cmp	r3, #2
 80147fe:	d10a      	bne.n	8014816 <tcp_slowtmr+0xbe>
 8014800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014802:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014806:	2b05      	cmp	r3, #5
 8014808:	d905      	bls.n	8014816 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801480a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801480e:	3301      	adds	r3, #1
 8014810:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014814:	e11e      	b.n	8014a54 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014818:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801481c:	2b0b      	cmp	r3, #11
 801481e:	d905      	bls.n	801482c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8014820:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014824:	3301      	adds	r3, #1
 8014826:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801482a:	e113      	b.n	8014a54 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 801482c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801482e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014832:	2b00      	cmp	r3, #0
 8014834:	d075      	beq.n	8014922 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801483a:	2b00      	cmp	r3, #0
 801483c:	d006      	beq.n	801484c <tcp_slowtmr+0xf4>
 801483e:	4b62      	ldr	r3, [pc, #392]	@ (80149c8 <tcp_slowtmr+0x270>)
 8014840:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8014844:	4965      	ldr	r1, [pc, #404]	@ (80149dc <tcp_slowtmr+0x284>)
 8014846:	4862      	ldr	r0, [pc, #392]	@ (80149d0 <tcp_slowtmr+0x278>)
 8014848:	f00a f838 	bl	801e8bc <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801484c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801484e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014850:	2b00      	cmp	r3, #0
 8014852:	d106      	bne.n	8014862 <tcp_slowtmr+0x10a>
 8014854:	4b5c      	ldr	r3, [pc, #368]	@ (80149c8 <tcp_slowtmr+0x270>)
 8014856:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801485a:	4961      	ldr	r1, [pc, #388]	@ (80149e0 <tcp_slowtmr+0x288>)
 801485c:	485c      	ldr	r0, [pc, #368]	@ (80149d0 <tcp_slowtmr+0x278>)
 801485e:	f00a f82d 	bl	801e8bc <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8014862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014864:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8014868:	2b0b      	cmp	r3, #11
 801486a:	d905      	bls.n	8014878 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 801486c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014870:	3301      	adds	r3, #1
 8014872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014876:	e0ed      	b.n	8014a54 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8014878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801487a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801487e:	3b01      	subs	r3, #1
 8014880:	4a58      	ldr	r2, [pc, #352]	@ (80149e4 <tcp_slowtmr+0x28c>)
 8014882:	5cd3      	ldrb	r3, [r2, r3]
 8014884:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8014886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014888:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801488c:	7c7a      	ldrb	r2, [r7, #17]
 801488e:	429a      	cmp	r2, r3
 8014890:	d907      	bls.n	80148a2 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8014892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014894:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8014898:	3301      	adds	r3, #1
 801489a:	b2da      	uxtb	r2, r3
 801489c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801489e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80148a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148a4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80148a8:	7c7a      	ldrb	r2, [r7, #17]
 80148aa:	429a      	cmp	r2, r3
 80148ac:	f200 80d2 	bhi.w	8014a54 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80148b0:	2301      	movs	r3, #1
 80148b2:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80148b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d108      	bne.n	80148d0 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80148be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148c0:	f005 f94a 	bl	8019b58 <tcp_zero_window_probe>
 80148c4:	4603      	mov	r3, r0
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d014      	beq.n	80148f4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80148ca:	2300      	movs	r3, #0
 80148cc:	623b      	str	r3, [r7, #32]
 80148ce:	e011      	b.n	80148f4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80148d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80148d6:	4619      	mov	r1, r3
 80148d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148da:	f004 f80f 	bl	80188fc <tcp_split_unsent_seg>
 80148de:	4603      	mov	r3, r0
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d107      	bne.n	80148f4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80148e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148e6:	f004 fa8f 	bl	8018e08 <tcp_output>
 80148ea:	4603      	mov	r3, r0
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d101      	bne.n	80148f4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80148f0:	2300      	movs	r3, #0
 80148f2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80148f4:	6a3b      	ldr	r3, [r7, #32]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	f000 80ac 	beq.w	8014a54 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80148fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148fe:	2200      	movs	r2, #0
 8014900:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014906:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801490a:	2b06      	cmp	r3, #6
 801490c:	f200 80a2 	bhi.w	8014a54 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8014910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014912:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014916:	3301      	adds	r3, #1
 8014918:	b2da      	uxtb	r2, r3
 801491a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801491c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8014920:	e098      	b.n	8014a54 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014924:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014928:	2b00      	cmp	r3, #0
 801492a:	db0f      	blt.n	801494c <tcp_slowtmr+0x1f4>
 801492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801492e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014932:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8014936:	4293      	cmp	r3, r2
 8014938:	d008      	beq.n	801494c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801493a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801493c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014940:	b29b      	uxth	r3, r3
 8014942:	3301      	adds	r3, #1
 8014944:	b29b      	uxth	r3, r3
 8014946:	b21a      	sxth	r2, r3
 8014948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801494a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 801494c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801494e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8014952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014954:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8014958:	429a      	cmp	r2, r3
 801495a:	db7b      	blt.n	8014a54 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801495c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801495e:	f004 fd47 	bl	80193f0 <tcp_rexmit_rto_prepare>
 8014962:	4603      	mov	r3, r0
 8014964:	2b00      	cmp	r3, #0
 8014966:	d007      	beq.n	8014978 <tcp_slowtmr+0x220>
 8014968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801496a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801496c:	2b00      	cmp	r3, #0
 801496e:	d171      	bne.n	8014a54 <tcp_slowtmr+0x2fc>
 8014970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014972:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014974:	2b00      	cmp	r3, #0
 8014976:	d06d      	beq.n	8014a54 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8014978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801497a:	7d1b      	ldrb	r3, [r3, #20]
 801497c:	2b02      	cmp	r3, #2
 801497e:	d03a      	beq.n	80149f6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8014980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014982:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014986:	2b0c      	cmp	r3, #12
 8014988:	bf28      	it	cs
 801498a:	230c      	movcs	r3, #12
 801498c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801498e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014990:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014994:	10db      	asrs	r3, r3, #3
 8014996:	b21b      	sxth	r3, r3
 8014998:	461a      	mov	r2, r3
 801499a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801499c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80149a0:	4413      	add	r3, r2
 80149a2:	7efa      	ldrb	r2, [r7, #27]
 80149a4:	4910      	ldr	r1, [pc, #64]	@ (80149e8 <tcp_slowtmr+0x290>)
 80149a6:	5c8a      	ldrb	r2, [r1, r2]
 80149a8:	4093      	lsls	r3, r2
 80149aa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80149ac:	697b      	ldr	r3, [r7, #20]
 80149ae:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80149b2:	4293      	cmp	r3, r2
 80149b4:	dc1a      	bgt.n	80149ec <tcp_slowtmr+0x294>
 80149b6:	697b      	ldr	r3, [r7, #20]
 80149b8:	b21a      	sxth	r2, r3
 80149ba:	e019      	b.n	80149f0 <tcp_slowtmr+0x298>
 80149bc:	20067d7c 	.word	0x20067d7c
 80149c0:	20067d92 	.word	0x20067d92
 80149c4:	20067d88 	.word	0x20067d88
 80149c8:	0802432c 	.word	0x0802432c
 80149cc:	08024670 	.word	0x08024670
 80149d0:	08024370 	.word	0x08024370
 80149d4:	0802469c 	.word	0x0802469c
 80149d8:	080246c8 	.word	0x080246c8
 80149dc:	080246f8 	.word	0x080246f8
 80149e0:	0802472c 	.word	0x0802472c
 80149e4:	080263d0 	.word	0x080263d0
 80149e8:	080263c0 	.word	0x080263c0
 80149ec:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80149f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80149f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149f8:	2200      	movs	r2, #0
 80149fa:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80149fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149fe:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a04:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014a08:	4293      	cmp	r3, r2
 8014a0a:	bf28      	it	cs
 8014a0c:	4613      	movcs	r3, r2
 8014a0e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014a10:	8a7b      	ldrh	r3, [r7, #18]
 8014a12:	085b      	lsrs	r3, r3, #1
 8014a14:	b29a      	uxth	r2, r3
 8014a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a18:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8014a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a1e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014a26:	005b      	lsls	r3, r3, #1
 8014a28:	b29b      	uxth	r3, r3
 8014a2a:	429a      	cmp	r2, r3
 8014a2c:	d206      	bcs.n	8014a3c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8014a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014a32:	005b      	lsls	r3, r3, #1
 8014a34:	b29a      	uxth	r2, r3
 8014a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a38:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8014a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a3e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8014a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a42:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8014a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a48:	2200      	movs	r2, #0
 8014a4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8014a4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014a50:	f004 fd3e 	bl	80194d0 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8014a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a56:	7d1b      	ldrb	r3, [r3, #20]
 8014a58:	2b06      	cmp	r3, #6
 8014a5a:	d111      	bne.n	8014a80 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8014a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a5e:	8b5b      	ldrh	r3, [r3, #26]
 8014a60:	f003 0310 	and.w	r3, r3, #16
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d00b      	beq.n	8014a80 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a68:	4b9c      	ldr	r3, [pc, #624]	@ (8014cdc <tcp_slowtmr+0x584>)
 8014a6a:	681a      	ldr	r2, [r3, #0]
 8014a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a6e:	6a1b      	ldr	r3, [r3, #32]
 8014a70:	1ad3      	subs	r3, r2, r3
 8014a72:	2b28      	cmp	r3, #40	@ 0x28
 8014a74:	d904      	bls.n	8014a80 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8014a76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014a7a:	3301      	adds	r3, #1
 8014a7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a82:	7a5b      	ldrb	r3, [r3, #9]
 8014a84:	f003 0308 	and.w	r3, r3, #8
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d04a      	beq.n	8014b22 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8014a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a8e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014a90:	2b04      	cmp	r3, #4
 8014a92:	d003      	beq.n	8014a9c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8014a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a96:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014a98:	2b07      	cmp	r3, #7
 8014a9a:	d142      	bne.n	8014b22 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a9c:	4b8f      	ldr	r3, [pc, #572]	@ (8014cdc <tcp_slowtmr+0x584>)
 8014a9e:	681a      	ldr	r2, [r3, #0]
 8014aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aa2:	6a1b      	ldr	r3, [r3, #32]
 8014aa4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8014aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aa8:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8014aac:	4b8c      	ldr	r3, [pc, #560]	@ (8014ce0 <tcp_slowtmr+0x588>)
 8014aae:	440b      	add	r3, r1
 8014ab0:	498c      	ldr	r1, [pc, #560]	@ (8014ce4 <tcp_slowtmr+0x58c>)
 8014ab2:	fba1 1303 	umull	r1, r3, r1, r3
 8014ab6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014ab8:	429a      	cmp	r2, r3
 8014aba:	d90a      	bls.n	8014ad2 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8014abc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8014ac6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014aca:	3301      	adds	r3, #1
 8014acc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014ad0:	e027      	b.n	8014b22 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014ad2:	4b82      	ldr	r3, [pc, #520]	@ (8014cdc <tcp_slowtmr+0x584>)
 8014ad4:	681a      	ldr	r2, [r3, #0]
 8014ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ad8:	6a1b      	ldr	r3, [r3, #32]
 8014ada:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ade:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8014ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014ae8:	4618      	mov	r0, r3
 8014aea:	4b7f      	ldr	r3, [pc, #508]	@ (8014ce8 <tcp_slowtmr+0x590>)
 8014aec:	fb00 f303 	mul.w	r3, r0, r3
 8014af0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8014af2:	497c      	ldr	r1, [pc, #496]	@ (8014ce4 <tcp_slowtmr+0x58c>)
 8014af4:	fba1 1303 	umull	r1, r3, r1, r3
 8014af8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014afa:	429a      	cmp	r2, r3
 8014afc:	d911      	bls.n	8014b22 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8014afe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014b00:	f004 ffea 	bl	8019ad8 <tcp_keepalive>
 8014b04:	4603      	mov	r3, r0
 8014b06:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8014b0a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d107      	bne.n	8014b22 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8014b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b14:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014b18:	3301      	adds	r3, #1
 8014b1a:	b2da      	uxtb	r2, r3
 8014b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b1e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8014b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d011      	beq.n	8014b4e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014b2a:	4b6c      	ldr	r3, [pc, #432]	@ (8014cdc <tcp_slowtmr+0x584>)
 8014b2c:	681a      	ldr	r2, [r3, #0]
 8014b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b30:	6a1b      	ldr	r3, [r3, #32]
 8014b32:	1ad2      	subs	r2, r2, r3
 8014b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b36:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8014b3a:	4619      	mov	r1, r3
 8014b3c:	460b      	mov	r3, r1
 8014b3e:	005b      	lsls	r3, r3, #1
 8014b40:	440b      	add	r3, r1
 8014b42:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014b44:	429a      	cmp	r2, r3
 8014b46:	d302      	bcc.n	8014b4e <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8014b48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014b4a:	f000 feab 	bl	80158a4 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8014b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b50:	7d1b      	ldrb	r3, [r3, #20]
 8014b52:	2b03      	cmp	r3, #3
 8014b54:	d10b      	bne.n	8014b6e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014b56:	4b61      	ldr	r3, [pc, #388]	@ (8014cdc <tcp_slowtmr+0x584>)
 8014b58:	681a      	ldr	r2, [r3, #0]
 8014b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b5c:	6a1b      	ldr	r3, [r3, #32]
 8014b5e:	1ad3      	subs	r3, r2, r3
 8014b60:	2b28      	cmp	r3, #40	@ 0x28
 8014b62:	d904      	bls.n	8014b6e <tcp_slowtmr+0x416>
        ++pcb_remove;
 8014b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b68:	3301      	adds	r3, #1
 8014b6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8014b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b70:	7d1b      	ldrb	r3, [r3, #20]
 8014b72:	2b09      	cmp	r3, #9
 8014b74:	d10b      	bne.n	8014b8e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014b76:	4b59      	ldr	r3, [pc, #356]	@ (8014cdc <tcp_slowtmr+0x584>)
 8014b78:	681a      	ldr	r2, [r3, #0]
 8014b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b7c:	6a1b      	ldr	r3, [r3, #32]
 8014b7e:	1ad3      	subs	r3, r2, r3
 8014b80:	2bf0      	cmp	r3, #240	@ 0xf0
 8014b82:	d904      	bls.n	8014b8e <tcp_slowtmr+0x436>
        ++pcb_remove;
 8014b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b88:	3301      	adds	r3, #1
 8014b8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8014b8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d060      	beq.n	8014c58 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8014b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014b9c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8014b9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014ba0:	f000 fccc 	bl	801553c <tcp_pcb_purge>
      if (prev != NULL) {
 8014ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d010      	beq.n	8014bcc <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014baa:	4b50      	ldr	r3, [pc, #320]	@ (8014cec <tcp_slowtmr+0x594>)
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014bb0:	429a      	cmp	r2, r3
 8014bb2:	d106      	bne.n	8014bc2 <tcp_slowtmr+0x46a>
 8014bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8014cf0 <tcp_slowtmr+0x598>)
 8014bb6:	f240 526d 	movw	r2, #1389	@ 0x56d
 8014bba:	494e      	ldr	r1, [pc, #312]	@ (8014cf4 <tcp_slowtmr+0x59c>)
 8014bbc:	484e      	ldr	r0, [pc, #312]	@ (8014cf8 <tcp_slowtmr+0x5a0>)
 8014bbe:	f009 fe7d 	bl	801e8bc <iprintf>
        prev->next = pcb->next;
 8014bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bc4:	68da      	ldr	r2, [r3, #12]
 8014bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bc8:	60da      	str	r2, [r3, #12]
 8014bca:	e00f      	b.n	8014bec <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014bcc:	4b47      	ldr	r3, [pc, #284]	@ (8014cec <tcp_slowtmr+0x594>)
 8014bce:	681b      	ldr	r3, [r3, #0]
 8014bd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014bd2:	429a      	cmp	r2, r3
 8014bd4:	d006      	beq.n	8014be4 <tcp_slowtmr+0x48c>
 8014bd6:	4b46      	ldr	r3, [pc, #280]	@ (8014cf0 <tcp_slowtmr+0x598>)
 8014bd8:	f240 5271 	movw	r2, #1393	@ 0x571
 8014bdc:	4947      	ldr	r1, [pc, #284]	@ (8014cfc <tcp_slowtmr+0x5a4>)
 8014bde:	4846      	ldr	r0, [pc, #280]	@ (8014cf8 <tcp_slowtmr+0x5a0>)
 8014be0:	f009 fe6c 	bl	801e8bc <iprintf>
        tcp_active_pcbs = pcb->next;
 8014be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014be6:	68db      	ldr	r3, [r3, #12]
 8014be8:	4a40      	ldr	r2, [pc, #256]	@ (8014cec <tcp_slowtmr+0x594>)
 8014bea:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8014bec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d013      	beq.n	8014c1c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bf6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8014bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bfa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014bfc:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8014bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c00:	3304      	adds	r3, #4
 8014c02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c04:	8ad2      	ldrh	r2, [r2, #22]
 8014c06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014c08:	8b09      	ldrh	r1, [r1, #24]
 8014c0a:	9102      	str	r1, [sp, #8]
 8014c0c:	9201      	str	r2, [sp, #4]
 8014c0e:	9300      	str	r3, [sp, #0]
 8014c10:	462b      	mov	r3, r5
 8014c12:	4622      	mov	r2, r4
 8014c14:	4601      	mov	r1, r0
 8014c16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014c18:	f004 feaa 	bl	8019970 <tcp_rst>
      err_arg = pcb->callback_arg;
 8014c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c1e:	691b      	ldr	r3, [r3, #16]
 8014c20:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c24:	7d1b      	ldrb	r3, [r3, #20]
 8014c26:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c2a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c2e:	68db      	ldr	r3, [r3, #12]
 8014c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014c32:	6838      	ldr	r0, [r7, #0]
 8014c34:	f7fe fed6 	bl	80139e4 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8014c38:	4b31      	ldr	r3, [pc, #196]	@ (8014d00 <tcp_slowtmr+0x5a8>)
 8014c3a:	2200      	movs	r2, #0
 8014c3c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d004      	beq.n	8014c4e <tcp_slowtmr+0x4f6>
 8014c44:	68fb      	ldr	r3, [r7, #12]
 8014c46:	f06f 010c 	mvn.w	r1, #12
 8014c4a:	68b8      	ldr	r0, [r7, #8]
 8014c4c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014c4e:	4b2c      	ldr	r3, [pc, #176]	@ (8014d00 <tcp_slowtmr+0x5a8>)
 8014c50:	781b      	ldrb	r3, [r3, #0]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d037      	beq.n	8014cc6 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8014c56:	e592      	b.n	801477e <tcp_slowtmr+0x26>
      prev = pcb;
 8014c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c5e:	68db      	ldr	r3, [r3, #12]
 8014c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8014c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c64:	7f1b      	ldrb	r3, [r3, #28]
 8014c66:	3301      	adds	r3, #1
 8014c68:	b2da      	uxtb	r2, r3
 8014c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c6c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8014c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c70:	7f1a      	ldrb	r2, [r3, #28]
 8014c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c74:	7f5b      	ldrb	r3, [r3, #29]
 8014c76:	429a      	cmp	r2, r3
 8014c78:	d325      	bcc.n	8014cc6 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8014c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c7c:	2200      	movs	r2, #0
 8014c7e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8014c80:	4b1f      	ldr	r3, [pc, #124]	@ (8014d00 <tcp_slowtmr+0x5a8>)
 8014c82:	2200      	movs	r2, #0
 8014c84:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8014c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d00b      	beq.n	8014ca8 <tcp_slowtmr+0x550>
 8014c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014c96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014c98:	6912      	ldr	r2, [r2, #16]
 8014c9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014c9c:	4610      	mov	r0, r2
 8014c9e:	4798      	blx	r3
 8014ca0:	4603      	mov	r3, r0
 8014ca2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8014ca6:	e002      	b.n	8014cae <tcp_slowtmr+0x556>
 8014ca8:	2300      	movs	r3, #0
 8014caa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8014cae:	4b14      	ldr	r3, [pc, #80]	@ (8014d00 <tcp_slowtmr+0x5a8>)
 8014cb0:	781b      	ldrb	r3, [r3, #0]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	f47f ad62 	bne.w	801477c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8014cb8:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d102      	bne.n	8014cc6 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8014cc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014cc2:	f004 f8a1 	bl	8018e08 <tcp_output>
  while (pcb != NULL) {
 8014cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	f47f ad5e 	bne.w	801478a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014cce:	2300      	movs	r3, #0
 8014cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8014cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8014d04 <tcp_slowtmr+0x5ac>)
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014cd8:	e069      	b.n	8014dae <tcp_slowtmr+0x656>
 8014cda:	bf00      	nop
 8014cdc:	20067d7c 	.word	0x20067d7c
 8014ce0:	000a4cb8 	.word	0x000a4cb8
 8014ce4:	10624dd3 	.word	0x10624dd3
 8014ce8:	000124f8 	.word	0x000124f8
 8014cec:	20067d88 	.word	0x20067d88
 8014cf0:	0802432c 	.word	0x0802432c
 8014cf4:	08024764 	.word	0x08024764
 8014cf8:	08024370 	.word	0x08024370
 8014cfc:	08024790 	.word	0x08024790
 8014d00:	20067d90 	.word	0x20067d90
 8014d04:	20067d8c 	.word	0x20067d8c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d0a:	7d1b      	ldrb	r3, [r3, #20]
 8014d0c:	2b0a      	cmp	r3, #10
 8014d0e:	d006      	beq.n	8014d1e <tcp_slowtmr+0x5c6>
 8014d10:	4b2b      	ldr	r3, [pc, #172]	@ (8014dc0 <tcp_slowtmr+0x668>)
 8014d12:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8014d16:	492b      	ldr	r1, [pc, #172]	@ (8014dc4 <tcp_slowtmr+0x66c>)
 8014d18:	482b      	ldr	r0, [pc, #172]	@ (8014dc8 <tcp_slowtmr+0x670>)
 8014d1a:	f009 fdcf 	bl	801e8bc <iprintf>
    pcb_remove = 0;
 8014d1e:	2300      	movs	r3, #0
 8014d20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014d24:	4b29      	ldr	r3, [pc, #164]	@ (8014dcc <tcp_slowtmr+0x674>)
 8014d26:	681a      	ldr	r2, [r3, #0]
 8014d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d2a:	6a1b      	ldr	r3, [r3, #32]
 8014d2c:	1ad3      	subs	r3, r2, r3
 8014d2e:	2bf0      	cmp	r3, #240	@ 0xf0
 8014d30:	d904      	bls.n	8014d3c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8014d32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014d36:	3301      	adds	r3, #1
 8014d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d02f      	beq.n	8014da4 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014d44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014d46:	f000 fbf9 	bl	801553c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8014d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d010      	beq.n	8014d72 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014d50:	4b1f      	ldr	r3, [pc, #124]	@ (8014dd0 <tcp_slowtmr+0x678>)
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014d56:	429a      	cmp	r2, r3
 8014d58:	d106      	bne.n	8014d68 <tcp_slowtmr+0x610>
 8014d5a:	4b19      	ldr	r3, [pc, #100]	@ (8014dc0 <tcp_slowtmr+0x668>)
 8014d5c:	f240 52af 	movw	r2, #1455	@ 0x5af
 8014d60:	491c      	ldr	r1, [pc, #112]	@ (8014dd4 <tcp_slowtmr+0x67c>)
 8014d62:	4819      	ldr	r0, [pc, #100]	@ (8014dc8 <tcp_slowtmr+0x670>)
 8014d64:	f009 fdaa 	bl	801e8bc <iprintf>
        prev->next = pcb->next;
 8014d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d6a:	68da      	ldr	r2, [r3, #12]
 8014d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d6e:	60da      	str	r2, [r3, #12]
 8014d70:	e00f      	b.n	8014d92 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8014d72:	4b17      	ldr	r3, [pc, #92]	@ (8014dd0 <tcp_slowtmr+0x678>)
 8014d74:	681b      	ldr	r3, [r3, #0]
 8014d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014d78:	429a      	cmp	r2, r3
 8014d7a:	d006      	beq.n	8014d8a <tcp_slowtmr+0x632>
 8014d7c:	4b10      	ldr	r3, [pc, #64]	@ (8014dc0 <tcp_slowtmr+0x668>)
 8014d7e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8014d82:	4915      	ldr	r1, [pc, #84]	@ (8014dd8 <tcp_slowtmr+0x680>)
 8014d84:	4810      	ldr	r0, [pc, #64]	@ (8014dc8 <tcp_slowtmr+0x670>)
 8014d86:	f009 fd99 	bl	801e8bc <iprintf>
        tcp_tw_pcbs = pcb->next;
 8014d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d8c:	68db      	ldr	r3, [r3, #12]
 8014d8e:	4a10      	ldr	r2, [pc, #64]	@ (8014dd0 <tcp_slowtmr+0x678>)
 8014d90:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8014d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d94:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8014d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d98:	68db      	ldr	r3, [r3, #12]
 8014d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014d9c:	69f8      	ldr	r0, [r7, #28]
 8014d9e:	f7fe fe21 	bl	80139e4 <tcp_free>
 8014da2:	e004      	b.n	8014dae <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8014da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014da6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014daa:	68db      	ldr	r3, [r3, #12]
 8014dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d1a9      	bne.n	8014d08 <tcp_slowtmr+0x5b0>
    }
  }
}
 8014db4:	bf00      	nop
 8014db6:	bf00      	nop
 8014db8:	3730      	adds	r7, #48	@ 0x30
 8014dba:	46bd      	mov	sp, r7
 8014dbc:	bdb0      	pop	{r4, r5, r7, pc}
 8014dbe:	bf00      	nop
 8014dc0:	0802432c 	.word	0x0802432c
 8014dc4:	080247bc 	.word	0x080247bc
 8014dc8:	08024370 	.word	0x08024370
 8014dcc:	20067d7c 	.word	0x20067d7c
 8014dd0:	20067d8c 	.word	0x20067d8c
 8014dd4:	080247ec 	.word	0x080247ec
 8014dd8:	08024814 	.word	0x08024814

08014ddc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014ddc:	b580      	push	{r7, lr}
 8014dde:	b082      	sub	sp, #8
 8014de0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014de2:	4b2d      	ldr	r3, [pc, #180]	@ (8014e98 <tcp_fasttmr+0xbc>)
 8014de4:	781b      	ldrb	r3, [r3, #0]
 8014de6:	3301      	adds	r3, #1
 8014de8:	b2da      	uxtb	r2, r3
 8014dea:	4b2b      	ldr	r3, [pc, #172]	@ (8014e98 <tcp_fasttmr+0xbc>)
 8014dec:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014dee:	4b2b      	ldr	r3, [pc, #172]	@ (8014e9c <tcp_fasttmr+0xc0>)
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014df4:	e048      	b.n	8014e88 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	7f9a      	ldrb	r2, [r3, #30]
 8014dfa:	4b27      	ldr	r3, [pc, #156]	@ (8014e98 <tcp_fasttmr+0xbc>)
 8014dfc:	781b      	ldrb	r3, [r3, #0]
 8014dfe:	429a      	cmp	r2, r3
 8014e00:	d03f      	beq.n	8014e82 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014e02:	4b25      	ldr	r3, [pc, #148]	@ (8014e98 <tcp_fasttmr+0xbc>)
 8014e04:	781a      	ldrb	r2, [r3, #0]
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	8b5b      	ldrh	r3, [r3, #26]
 8014e0e:	f003 0301 	and.w	r3, r3, #1
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d010      	beq.n	8014e38 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	8b5b      	ldrh	r3, [r3, #26]
 8014e1a:	f043 0302 	orr.w	r3, r3, #2
 8014e1e:	b29a      	uxth	r2, r3
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014e24:	6878      	ldr	r0, [r7, #4]
 8014e26:	f003 ffef 	bl	8018e08 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	8b5b      	ldrh	r3, [r3, #26]
 8014e2e:	f023 0303 	bic.w	r3, r3, #3
 8014e32:	b29a      	uxth	r2, r3
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	8b5b      	ldrh	r3, [r3, #26]
 8014e3c:	f003 0308 	and.w	r3, r3, #8
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d009      	beq.n	8014e58 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	8b5b      	ldrh	r3, [r3, #26]
 8014e48:	f023 0308 	bic.w	r3, r3, #8
 8014e4c:	b29a      	uxth	r2, r3
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014e52:	6878      	ldr	r0, [r7, #4]
 8014e54:	f7fe ff5a 	bl	8013d0c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	68db      	ldr	r3, [r3, #12]
 8014e5c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d00a      	beq.n	8014e7c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8014e66:	4b0e      	ldr	r3, [pc, #56]	@ (8014ea0 <tcp_fasttmr+0xc4>)
 8014e68:	2200      	movs	r2, #0
 8014e6a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8014e6c:	6878      	ldr	r0, [r7, #4]
 8014e6e:	f000 f819 	bl	8014ea4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8014e72:	4b0b      	ldr	r3, [pc, #44]	@ (8014ea0 <tcp_fasttmr+0xc4>)
 8014e74:	781b      	ldrb	r3, [r3, #0]
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d000      	beq.n	8014e7c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8014e7a:	e7b8      	b.n	8014dee <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8014e7c:	683b      	ldr	r3, [r7, #0]
 8014e7e:	607b      	str	r3, [r7, #4]
 8014e80:	e002      	b.n	8014e88 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	68db      	ldr	r3, [r3, #12]
 8014e86:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d1b3      	bne.n	8014df6 <tcp_fasttmr+0x1a>
    }
  }
}
 8014e8e:	bf00      	nop
 8014e90:	bf00      	nop
 8014e92:	3708      	adds	r7, #8
 8014e94:	46bd      	mov	sp, r7
 8014e96:	bd80      	pop	{r7, pc}
 8014e98:	20067d92 	.word	0x20067d92
 8014e9c:	20067d88 	.word	0x20067d88
 8014ea0:	20067d90 	.word	0x20067d90

08014ea4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8014ea4:	b590      	push	{r4, r7, lr}
 8014ea6:	b085      	sub	sp, #20
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d109      	bne.n	8014ec6 <tcp_process_refused_data+0x22>
 8014eb2:	4b37      	ldr	r3, [pc, #220]	@ (8014f90 <tcp_process_refused_data+0xec>)
 8014eb4:	f240 6209 	movw	r2, #1545	@ 0x609
 8014eb8:	4936      	ldr	r1, [pc, #216]	@ (8014f94 <tcp_process_refused_data+0xf0>)
 8014eba:	4837      	ldr	r0, [pc, #220]	@ (8014f98 <tcp_process_refused_data+0xf4>)
 8014ebc:	f009 fcfe 	bl	801e8bc <iprintf>
 8014ec0:	f06f 030f 	mvn.w	r3, #15
 8014ec4:	e060      	b.n	8014f88 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014eca:	7b5b      	ldrb	r3, [r3, #13]
 8014ecc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014ed2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	2200      	movs	r2, #0
 8014ed8:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d00b      	beq.n	8014efc <tcp_process_refused_data+0x58>
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	6918      	ldr	r0, [r3, #16]
 8014eee:	2300      	movs	r3, #0
 8014ef0:	68ba      	ldr	r2, [r7, #8]
 8014ef2:	6879      	ldr	r1, [r7, #4]
 8014ef4:	47a0      	blx	r4
 8014ef6:	4603      	mov	r3, r0
 8014ef8:	73fb      	strb	r3, [r7, #15]
 8014efa:	e007      	b.n	8014f0c <tcp_process_refused_data+0x68>
 8014efc:	2300      	movs	r3, #0
 8014efe:	68ba      	ldr	r2, [r7, #8]
 8014f00:	6879      	ldr	r1, [r7, #4]
 8014f02:	2000      	movs	r0, #0
 8014f04:	f000 f8a4 	bl	8015050 <tcp_recv_null>
 8014f08:	4603      	mov	r3, r0
 8014f0a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d12a      	bne.n	8014f6a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014f14:	7bbb      	ldrb	r3, [r7, #14]
 8014f16:	f003 0320 	and.w	r3, r3, #32
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d033      	beq.n	8014f86 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f22:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014f26:	d005      	beq.n	8014f34 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f2c:	3301      	adds	r3, #1
 8014f2e:	b29a      	uxth	r2, r3
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d00b      	beq.n	8014f56 <tcp_process_refused_data+0xb2>
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	6918      	ldr	r0, [r3, #16]
 8014f48:	2300      	movs	r3, #0
 8014f4a:	2200      	movs	r2, #0
 8014f4c:	6879      	ldr	r1, [r7, #4]
 8014f4e:	47a0      	blx	r4
 8014f50:	4603      	mov	r3, r0
 8014f52:	73fb      	strb	r3, [r7, #15]
 8014f54:	e001      	b.n	8014f5a <tcp_process_refused_data+0xb6>
 8014f56:	2300      	movs	r3, #0
 8014f58:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8014f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f5e:	f113 0f0d 	cmn.w	r3, #13
 8014f62:	d110      	bne.n	8014f86 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014f64:	f06f 030c 	mvn.w	r3, #12
 8014f68:	e00e      	b.n	8014f88 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8014f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f6e:	f113 0f0d 	cmn.w	r3, #13
 8014f72:	d102      	bne.n	8014f7a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8014f74:	f06f 030c 	mvn.w	r3, #12
 8014f78:	e006      	b.n	8014f88 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	68ba      	ldr	r2, [r7, #8]
 8014f7e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8014f80:	f06f 0304 	mvn.w	r3, #4
 8014f84:	e000      	b.n	8014f88 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8014f86:	2300      	movs	r3, #0
}
 8014f88:	4618      	mov	r0, r3
 8014f8a:	3714      	adds	r7, #20
 8014f8c:	46bd      	mov	sp, r7
 8014f8e:	bd90      	pop	{r4, r7, pc}
 8014f90:	0802432c 	.word	0x0802432c
 8014f94:	0802483c 	.word	0x0802483c
 8014f98:	08024370 	.word	0x08024370

08014f9c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b084      	sub	sp, #16
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8014fa4:	e007      	b.n	8014fb6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014fac:	6878      	ldr	r0, [r7, #4]
 8014fae:	f000 f80a 	bl	8014fc6 <tcp_seg_free>
    seg = next;
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d1f4      	bne.n	8014fa6 <tcp_segs_free+0xa>
  }
}
 8014fbc:	bf00      	nop
 8014fbe:	bf00      	nop
 8014fc0:	3710      	adds	r7, #16
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	bd80      	pop	{r7, pc}

08014fc6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8014fc6:	b580      	push	{r7, lr}
 8014fc8:	b082      	sub	sp, #8
 8014fca:	af00      	add	r7, sp, #0
 8014fcc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d00c      	beq.n	8014fee <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	685b      	ldr	r3, [r3, #4]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d004      	beq.n	8014fe6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	685b      	ldr	r3, [r3, #4]
 8014fe0:	4618      	mov	r0, r3
 8014fe2:	f7fe f8c7 	bl	8013174 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8014fe6:	6879      	ldr	r1, [r7, #4]
 8014fe8:	2003      	movs	r0, #3
 8014fea:	f7fd fa1f 	bl	801242c <memp_free>
  }
}
 8014fee:	bf00      	nop
 8014ff0:	3708      	adds	r7, #8
 8014ff2:	46bd      	mov	sp, r7
 8014ff4:	bd80      	pop	{r7, pc}
	...

08014ff8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014ff8:	b580      	push	{r7, lr}
 8014ffa:	b084      	sub	sp, #16
 8014ffc:	af00      	add	r7, sp, #0
 8014ffe:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	2b00      	cmp	r3, #0
 8015004:	d106      	bne.n	8015014 <tcp_seg_copy+0x1c>
 8015006:	4b0f      	ldr	r3, [pc, #60]	@ (8015044 <tcp_seg_copy+0x4c>)
 8015008:	f240 6282 	movw	r2, #1666	@ 0x682
 801500c:	490e      	ldr	r1, [pc, #56]	@ (8015048 <tcp_seg_copy+0x50>)
 801500e:	480f      	ldr	r0, [pc, #60]	@ (801504c <tcp_seg_copy+0x54>)
 8015010:	f009 fc54 	bl	801e8bc <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015014:	2003      	movs	r0, #3
 8015016:	f7fd f993 	bl	8012340 <memp_malloc>
 801501a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801501c:	68fb      	ldr	r3, [r7, #12]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d101      	bne.n	8015026 <tcp_seg_copy+0x2e>
    return NULL;
 8015022:	2300      	movs	r3, #0
 8015024:	e00a      	b.n	801503c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015026:	2210      	movs	r2, #16
 8015028:	6879      	ldr	r1, [r7, #4]
 801502a:	68f8      	ldr	r0, [r7, #12]
 801502c:	f00a f829 	bl	801f082 <memcpy>
  pbuf_ref(cseg->p);
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	685b      	ldr	r3, [r3, #4]
 8015034:	4618      	mov	r0, r3
 8015036:	f7fe f943 	bl	80132c0 <pbuf_ref>
  return cseg;
 801503a:	68fb      	ldr	r3, [r7, #12]
}
 801503c:	4618      	mov	r0, r3
 801503e:	3710      	adds	r7, #16
 8015040:	46bd      	mov	sp, r7
 8015042:	bd80      	pop	{r7, pc}
 8015044:	0802432c 	.word	0x0802432c
 8015048:	08024880 	.word	0x08024880
 801504c:	08024370 	.word	0x08024370

08015050 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015050:	b580      	push	{r7, lr}
 8015052:	b084      	sub	sp, #16
 8015054:	af00      	add	r7, sp, #0
 8015056:	60f8      	str	r0, [r7, #12]
 8015058:	60b9      	str	r1, [r7, #8]
 801505a:	607a      	str	r2, [r7, #4]
 801505c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801505e:	68bb      	ldr	r3, [r7, #8]
 8015060:	2b00      	cmp	r3, #0
 8015062:	d109      	bne.n	8015078 <tcp_recv_null+0x28>
 8015064:	4b12      	ldr	r3, [pc, #72]	@ (80150b0 <tcp_recv_null+0x60>)
 8015066:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801506a:	4912      	ldr	r1, [pc, #72]	@ (80150b4 <tcp_recv_null+0x64>)
 801506c:	4812      	ldr	r0, [pc, #72]	@ (80150b8 <tcp_recv_null+0x68>)
 801506e:	f009 fc25 	bl	801e8bc <iprintf>
 8015072:	f06f 030f 	mvn.w	r3, #15
 8015076:	e016      	b.n	80150a6 <tcp_recv_null+0x56>

  if (p != NULL) {
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	2b00      	cmp	r3, #0
 801507c:	d009      	beq.n	8015092 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	891b      	ldrh	r3, [r3, #8]
 8015082:	4619      	mov	r1, r3
 8015084:	68b8      	ldr	r0, [r7, #8]
 8015086:	f7ff f9b9 	bl	80143fc <tcp_recved>
    pbuf_free(p);
 801508a:	6878      	ldr	r0, [r7, #4]
 801508c:	f7fe f872 	bl	8013174 <pbuf_free>
 8015090:	e008      	b.n	80150a4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015092:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015096:	2b00      	cmp	r3, #0
 8015098:	d104      	bne.n	80150a4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801509a:	68b8      	ldr	r0, [r7, #8]
 801509c:	f7fe fea0 	bl	8013de0 <tcp_close>
 80150a0:	4603      	mov	r3, r0
 80150a2:	e000      	b.n	80150a6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80150a4:	2300      	movs	r3, #0
}
 80150a6:	4618      	mov	r0, r3
 80150a8:	3710      	adds	r7, #16
 80150aa:	46bd      	mov	sp, r7
 80150ac:	bd80      	pop	{r7, pc}
 80150ae:	bf00      	nop
 80150b0:	0802432c 	.word	0x0802432c
 80150b4:	0802489c 	.word	0x0802489c
 80150b8:	08024370 	.word	0x08024370

080150bc <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80150bc:	b580      	push	{r7, lr}
 80150be:	b086      	sub	sp, #24
 80150c0:	af00      	add	r7, sp, #0
 80150c2:	4603      	mov	r3, r0
 80150c4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80150c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	db01      	blt.n	80150d2 <tcp_kill_prio+0x16>
 80150ce:	79fb      	ldrb	r3, [r7, #7]
 80150d0:	e000      	b.n	80150d4 <tcp_kill_prio+0x18>
 80150d2:	237f      	movs	r3, #127	@ 0x7f
 80150d4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80150d6:	7afb      	ldrb	r3, [r7, #11]
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d034      	beq.n	8015146 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80150dc:	7afb      	ldrb	r3, [r7, #11]
 80150de:	3b01      	subs	r3, #1
 80150e0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80150e2:	2300      	movs	r3, #0
 80150e4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80150e6:	2300      	movs	r3, #0
 80150e8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80150ea:	4b19      	ldr	r3, [pc, #100]	@ (8015150 <tcp_kill_prio+0x94>)
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	617b      	str	r3, [r7, #20]
 80150f0:	e01f      	b.n	8015132 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80150f2:	697b      	ldr	r3, [r7, #20]
 80150f4:	7d5b      	ldrb	r3, [r3, #21]
 80150f6:	7afa      	ldrb	r2, [r7, #11]
 80150f8:	429a      	cmp	r2, r3
 80150fa:	d80c      	bhi.n	8015116 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80150fc:	697b      	ldr	r3, [r7, #20]
 80150fe:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015100:	7afa      	ldrb	r2, [r7, #11]
 8015102:	429a      	cmp	r2, r3
 8015104:	d112      	bne.n	801512c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015106:	4b13      	ldr	r3, [pc, #76]	@ (8015154 <tcp_kill_prio+0x98>)
 8015108:	681a      	ldr	r2, [r3, #0]
 801510a:	697b      	ldr	r3, [r7, #20]
 801510c:	6a1b      	ldr	r3, [r3, #32]
 801510e:	1ad3      	subs	r3, r2, r3
 8015110:	68fa      	ldr	r2, [r7, #12]
 8015112:	429a      	cmp	r2, r3
 8015114:	d80a      	bhi.n	801512c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015116:	4b0f      	ldr	r3, [pc, #60]	@ (8015154 <tcp_kill_prio+0x98>)
 8015118:	681a      	ldr	r2, [r3, #0]
 801511a:	697b      	ldr	r3, [r7, #20]
 801511c:	6a1b      	ldr	r3, [r3, #32]
 801511e:	1ad3      	subs	r3, r2, r3
 8015120:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8015122:	697b      	ldr	r3, [r7, #20]
 8015124:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015126:	697b      	ldr	r3, [r7, #20]
 8015128:	7d5b      	ldrb	r3, [r3, #21]
 801512a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801512c:	697b      	ldr	r3, [r7, #20]
 801512e:	68db      	ldr	r3, [r3, #12]
 8015130:	617b      	str	r3, [r7, #20]
 8015132:	697b      	ldr	r3, [r7, #20]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d1dc      	bne.n	80150f2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015138:	693b      	ldr	r3, [r7, #16]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d004      	beq.n	8015148 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801513e:	6938      	ldr	r0, [r7, #16]
 8015140:	f7fe ff94 	bl	801406c <tcp_abort>
 8015144:	e000      	b.n	8015148 <tcp_kill_prio+0x8c>
    return;
 8015146:	bf00      	nop
  }
}
 8015148:	3718      	adds	r7, #24
 801514a:	46bd      	mov	sp, r7
 801514c:	bd80      	pop	{r7, pc}
 801514e:	bf00      	nop
 8015150:	20067d88 	.word	0x20067d88
 8015154:	20067d7c 	.word	0x20067d7c

08015158 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015158:	b580      	push	{r7, lr}
 801515a:	b086      	sub	sp, #24
 801515c:	af00      	add	r7, sp, #0
 801515e:	4603      	mov	r3, r0
 8015160:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015162:	79fb      	ldrb	r3, [r7, #7]
 8015164:	2b08      	cmp	r3, #8
 8015166:	d009      	beq.n	801517c <tcp_kill_state+0x24>
 8015168:	79fb      	ldrb	r3, [r7, #7]
 801516a:	2b09      	cmp	r3, #9
 801516c:	d006      	beq.n	801517c <tcp_kill_state+0x24>
 801516e:	4b1a      	ldr	r3, [pc, #104]	@ (80151d8 <tcp_kill_state+0x80>)
 8015170:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8015174:	4919      	ldr	r1, [pc, #100]	@ (80151dc <tcp_kill_state+0x84>)
 8015176:	481a      	ldr	r0, [pc, #104]	@ (80151e0 <tcp_kill_state+0x88>)
 8015178:	f009 fba0 	bl	801e8bc <iprintf>

  inactivity = 0;
 801517c:	2300      	movs	r3, #0
 801517e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015180:	2300      	movs	r3, #0
 8015182:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015184:	4b17      	ldr	r3, [pc, #92]	@ (80151e4 <tcp_kill_state+0x8c>)
 8015186:	681b      	ldr	r3, [r3, #0]
 8015188:	617b      	str	r3, [r7, #20]
 801518a:	e017      	b.n	80151bc <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801518c:	697b      	ldr	r3, [r7, #20]
 801518e:	7d1b      	ldrb	r3, [r3, #20]
 8015190:	79fa      	ldrb	r2, [r7, #7]
 8015192:	429a      	cmp	r2, r3
 8015194:	d10f      	bne.n	80151b6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015196:	4b14      	ldr	r3, [pc, #80]	@ (80151e8 <tcp_kill_state+0x90>)
 8015198:	681a      	ldr	r2, [r3, #0]
 801519a:	697b      	ldr	r3, [r7, #20]
 801519c:	6a1b      	ldr	r3, [r3, #32]
 801519e:	1ad3      	subs	r3, r2, r3
 80151a0:	68fa      	ldr	r2, [r7, #12]
 80151a2:	429a      	cmp	r2, r3
 80151a4:	d807      	bhi.n	80151b6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80151a6:	4b10      	ldr	r3, [pc, #64]	@ (80151e8 <tcp_kill_state+0x90>)
 80151a8:	681a      	ldr	r2, [r3, #0]
 80151aa:	697b      	ldr	r3, [r7, #20]
 80151ac:	6a1b      	ldr	r3, [r3, #32]
 80151ae:	1ad3      	subs	r3, r2, r3
 80151b0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80151b2:	697b      	ldr	r3, [r7, #20]
 80151b4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80151b6:	697b      	ldr	r3, [r7, #20]
 80151b8:	68db      	ldr	r3, [r3, #12]
 80151ba:	617b      	str	r3, [r7, #20]
 80151bc:	697b      	ldr	r3, [r7, #20]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d1e4      	bne.n	801518c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80151c2:	693b      	ldr	r3, [r7, #16]
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d003      	beq.n	80151d0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80151c8:	2100      	movs	r1, #0
 80151ca:	6938      	ldr	r0, [r7, #16]
 80151cc:	f7fe fe90 	bl	8013ef0 <tcp_abandon>
  }
}
 80151d0:	bf00      	nop
 80151d2:	3718      	adds	r7, #24
 80151d4:	46bd      	mov	sp, r7
 80151d6:	bd80      	pop	{r7, pc}
 80151d8:	0802432c 	.word	0x0802432c
 80151dc:	080248b8 	.word	0x080248b8
 80151e0:	08024370 	.word	0x08024370
 80151e4:	20067d88 	.word	0x20067d88
 80151e8:	20067d7c 	.word	0x20067d7c

080151ec <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80151ec:	b580      	push	{r7, lr}
 80151ee:	b084      	sub	sp, #16
 80151f0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80151f2:	2300      	movs	r3, #0
 80151f4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80151f6:	2300      	movs	r3, #0
 80151f8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80151fa:	4b12      	ldr	r3, [pc, #72]	@ (8015244 <tcp_kill_timewait+0x58>)
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	60fb      	str	r3, [r7, #12]
 8015200:	e012      	b.n	8015228 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015202:	4b11      	ldr	r3, [pc, #68]	@ (8015248 <tcp_kill_timewait+0x5c>)
 8015204:	681a      	ldr	r2, [r3, #0]
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	6a1b      	ldr	r3, [r3, #32]
 801520a:	1ad3      	subs	r3, r2, r3
 801520c:	687a      	ldr	r2, [r7, #4]
 801520e:	429a      	cmp	r2, r3
 8015210:	d807      	bhi.n	8015222 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8015212:	4b0d      	ldr	r3, [pc, #52]	@ (8015248 <tcp_kill_timewait+0x5c>)
 8015214:	681a      	ldr	r2, [r3, #0]
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	6a1b      	ldr	r3, [r3, #32]
 801521a:	1ad3      	subs	r3, r2, r3
 801521c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015222:	68fb      	ldr	r3, [r7, #12]
 8015224:	68db      	ldr	r3, [r3, #12]
 8015226:	60fb      	str	r3, [r7, #12]
 8015228:	68fb      	ldr	r3, [r7, #12]
 801522a:	2b00      	cmp	r3, #0
 801522c:	d1e9      	bne.n	8015202 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801522e:	68bb      	ldr	r3, [r7, #8]
 8015230:	2b00      	cmp	r3, #0
 8015232:	d002      	beq.n	801523a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015234:	68b8      	ldr	r0, [r7, #8]
 8015236:	f7fe ff19 	bl	801406c <tcp_abort>
  }
}
 801523a:	bf00      	nop
 801523c:	3710      	adds	r7, #16
 801523e:	46bd      	mov	sp, r7
 8015240:	bd80      	pop	{r7, pc}
 8015242:	bf00      	nop
 8015244:	20067d8c 	.word	0x20067d8c
 8015248:	20067d7c 	.word	0x20067d7c

0801524c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 801524c:	b580      	push	{r7, lr}
 801524e:	b082      	sub	sp, #8
 8015250:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8015252:	4b10      	ldr	r3, [pc, #64]	@ (8015294 <tcp_handle_closepend+0x48>)
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015258:	e014      	b.n	8015284 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	68db      	ldr	r3, [r3, #12]
 801525e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	8b5b      	ldrh	r3, [r3, #26]
 8015264:	f003 0308 	and.w	r3, r3, #8
 8015268:	2b00      	cmp	r3, #0
 801526a:	d009      	beq.n	8015280 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	8b5b      	ldrh	r3, [r3, #26]
 8015270:	f023 0308 	bic.w	r3, r3, #8
 8015274:	b29a      	uxth	r2, r3
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801527a:	6878      	ldr	r0, [r7, #4]
 801527c:	f7fe fd46 	bl	8013d0c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015280:	683b      	ldr	r3, [r7, #0]
 8015282:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	2b00      	cmp	r3, #0
 8015288:	d1e7      	bne.n	801525a <tcp_handle_closepend+0xe>
  }
}
 801528a:	bf00      	nop
 801528c:	bf00      	nop
 801528e:	3708      	adds	r7, #8
 8015290:	46bd      	mov	sp, r7
 8015292:	bd80      	pop	{r7, pc}
 8015294:	20067d88 	.word	0x20067d88

08015298 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015298:	b580      	push	{r7, lr}
 801529a:	b084      	sub	sp, #16
 801529c:	af00      	add	r7, sp, #0
 801529e:	4603      	mov	r3, r0
 80152a0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80152a2:	2001      	movs	r0, #1
 80152a4:	f7fd f84c 	bl	8012340 <memp_malloc>
 80152a8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80152aa:	68fb      	ldr	r3, [r7, #12]
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d126      	bne.n	80152fe <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80152b0:	f7ff ffcc 	bl	801524c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80152b4:	f7ff ff9a 	bl	80151ec <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80152b8:	2001      	movs	r0, #1
 80152ba:	f7fd f841 	bl	8012340 <memp_malloc>
 80152be:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80152c0:	68fb      	ldr	r3, [r7, #12]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d11b      	bne.n	80152fe <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80152c6:	2009      	movs	r0, #9
 80152c8:	f7ff ff46 	bl	8015158 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80152cc:	2001      	movs	r0, #1
 80152ce:	f7fd f837 	bl	8012340 <memp_malloc>
 80152d2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d111      	bne.n	80152fe <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80152da:	2008      	movs	r0, #8
 80152dc:	f7ff ff3c 	bl	8015158 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80152e0:	2001      	movs	r0, #1
 80152e2:	f7fd f82d 	bl	8012340 <memp_malloc>
 80152e6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d107      	bne.n	80152fe <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80152ee:	79fb      	ldrb	r3, [r7, #7]
 80152f0:	4618      	mov	r0, r3
 80152f2:	f7ff fee3 	bl	80150bc <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80152f6:	2001      	movs	r0, #1
 80152f8:	f7fd f822 	bl	8012340 <memp_malloc>
 80152fc:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	2b00      	cmp	r3, #0
 8015302:	d03f      	beq.n	8015384 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8015304:	229c      	movs	r2, #156	@ 0x9c
 8015306:	2100      	movs	r1, #0
 8015308:	68f8      	ldr	r0, [r7, #12]
 801530a:	f009 fcdd 	bl	801ecc8 <memset>
    pcb->prio = prio;
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	79fa      	ldrb	r2, [r7, #7]
 8015312:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801531a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801531e:	68fb      	ldr	r3, [r7, #12]
 8015320:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015324:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015326:	68fb      	ldr	r3, [r7, #12]
 8015328:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	22ff      	movs	r2, #255	@ 0xff
 8015332:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801533a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801533c:	68fb      	ldr	r3, [r7, #12]
 801533e:	2206      	movs	r2, #6
 8015340:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	2206      	movs	r2, #6
 8015348:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801534a:	68fb      	ldr	r3, [r7, #12]
 801534c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015350:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8015352:	68fb      	ldr	r3, [r7, #12]
 8015354:	2201      	movs	r2, #1
 8015356:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 801535a:	4b0d      	ldr	r3, [pc, #52]	@ (8015390 <tcp_alloc+0xf8>)
 801535c:	681a      	ldr	r2, [r3, #0]
 801535e:	68fb      	ldr	r3, [r7, #12]
 8015360:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8015362:	4b0c      	ldr	r3, [pc, #48]	@ (8015394 <tcp_alloc+0xfc>)
 8015364:	781a      	ldrb	r2, [r3, #0]
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801536a:	68fb      	ldr	r3, [r7, #12]
 801536c:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015370:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	4a08      	ldr	r2, [pc, #32]	@ (8015398 <tcp_alloc+0x100>)
 8015378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	4a07      	ldr	r2, [pc, #28]	@ (801539c <tcp_alloc+0x104>)
 8015380:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8015384:	68fb      	ldr	r3, [r7, #12]
}
 8015386:	4618      	mov	r0, r3
 8015388:	3710      	adds	r7, #16
 801538a:	46bd      	mov	sp, r7
 801538c:	bd80      	pop	{r7, pc}
 801538e:	bf00      	nop
 8015390:	20067d7c 	.word	0x20067d7c
 8015394:	20067d92 	.word	0x20067d92
 8015398:	08015051 	.word	0x08015051
 801539c:	006ddd00 	.word	0x006ddd00

080153a0 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b084      	sub	sp, #16
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	4603      	mov	r3, r0
 80153a8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80153aa:	2040      	movs	r0, #64	@ 0x40
 80153ac:	f7ff ff74 	bl	8015298 <tcp_alloc>
 80153b0:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80153b2:	68fb      	ldr	r3, [r7, #12]
}
 80153b4:	4618      	mov	r0, r3
 80153b6:	3710      	adds	r7, #16
 80153b8:	46bd      	mov	sp, r7
 80153ba:	bd80      	pop	{r7, pc}

080153bc <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80153bc:	b480      	push	{r7}
 80153be:	b083      	sub	sp, #12
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	6078      	str	r0, [r7, #4]
 80153c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d002      	beq.n	80153d2 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	683a      	ldr	r2, [r7, #0]
 80153d0:	611a      	str	r2, [r3, #16]
  }
}
 80153d2:	bf00      	nop
 80153d4:	370c      	adds	r7, #12
 80153d6:	46bd      	mov	sp, r7
 80153d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153dc:	4770      	bx	lr
	...

080153e0 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80153e0:	b580      	push	{r7, lr}
 80153e2:	b082      	sub	sp, #8
 80153e4:	af00      	add	r7, sp, #0
 80153e6:	6078      	str	r0, [r7, #4]
 80153e8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d00e      	beq.n	801540e <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	7d1b      	ldrb	r3, [r3, #20]
 80153f4:	2b01      	cmp	r3, #1
 80153f6:	d106      	bne.n	8015406 <tcp_recv+0x26>
 80153f8:	4b07      	ldr	r3, [pc, #28]	@ (8015418 <tcp_recv+0x38>)
 80153fa:	f240 72df 	movw	r2, #2015	@ 0x7df
 80153fe:	4907      	ldr	r1, [pc, #28]	@ (801541c <tcp_recv+0x3c>)
 8015400:	4807      	ldr	r0, [pc, #28]	@ (8015420 <tcp_recv+0x40>)
 8015402:	f009 fa5b 	bl	801e8bc <iprintf>
    pcb->recv = recv;
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	683a      	ldr	r2, [r7, #0]
 801540a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 801540e:	bf00      	nop
 8015410:	3708      	adds	r7, #8
 8015412:	46bd      	mov	sp, r7
 8015414:	bd80      	pop	{r7, pc}
 8015416:	bf00      	nop
 8015418:	0802432c 	.word	0x0802432c
 801541c:	080248c8 	.word	0x080248c8
 8015420:	08024370 	.word	0x08024370

08015424 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8015424:	b580      	push	{r7, lr}
 8015426:	b082      	sub	sp, #8
 8015428:	af00      	add	r7, sp, #0
 801542a:	6078      	str	r0, [r7, #4]
 801542c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d00e      	beq.n	8015452 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	7d1b      	ldrb	r3, [r3, #20]
 8015438:	2b01      	cmp	r3, #1
 801543a:	d106      	bne.n	801544a <tcp_sent+0x26>
 801543c:	4b07      	ldr	r3, [pc, #28]	@ (801545c <tcp_sent+0x38>)
 801543e:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8015442:	4907      	ldr	r1, [pc, #28]	@ (8015460 <tcp_sent+0x3c>)
 8015444:	4807      	ldr	r0, [pc, #28]	@ (8015464 <tcp_sent+0x40>)
 8015446:	f009 fa39 	bl	801e8bc <iprintf>
    pcb->sent = sent;
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	683a      	ldr	r2, [r7, #0]
 801544e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8015452:	bf00      	nop
 8015454:	3708      	adds	r7, #8
 8015456:	46bd      	mov	sp, r7
 8015458:	bd80      	pop	{r7, pc}
 801545a:	bf00      	nop
 801545c:	0802432c 	.word	0x0802432c
 8015460:	080248f0 	.word	0x080248f0
 8015464:	08024370 	.word	0x08024370

08015468 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8015468:	b580      	push	{r7, lr}
 801546a:	b082      	sub	sp, #8
 801546c:	af00      	add	r7, sp, #0
 801546e:	6078      	str	r0, [r7, #4]
 8015470:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	2b00      	cmp	r3, #0
 8015476:	d00e      	beq.n	8015496 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	7d1b      	ldrb	r3, [r3, #20]
 801547c:	2b01      	cmp	r3, #1
 801547e:	d106      	bne.n	801548e <tcp_err+0x26>
 8015480:	4b07      	ldr	r3, [pc, #28]	@ (80154a0 <tcp_err+0x38>)
 8015482:	f640 020d 	movw	r2, #2061	@ 0x80d
 8015486:	4907      	ldr	r1, [pc, #28]	@ (80154a4 <tcp_err+0x3c>)
 8015488:	4807      	ldr	r0, [pc, #28]	@ (80154a8 <tcp_err+0x40>)
 801548a:	f009 fa17 	bl	801e8bc <iprintf>
    pcb->errf = err;
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	683a      	ldr	r2, [r7, #0]
 8015492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 8015496:	bf00      	nop
 8015498:	3708      	adds	r7, #8
 801549a:	46bd      	mov	sp, r7
 801549c:	bd80      	pop	{r7, pc}
 801549e:	bf00      	nop
 80154a0:	0802432c 	.word	0x0802432c
 80154a4:	08024918 	.word	0x08024918
 80154a8:	08024370 	.word	0x08024370

080154ac <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80154ac:	b480      	push	{r7}
 80154ae:	b085      	sub	sp, #20
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	6078      	str	r0, [r7, #4]
 80154b4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d008      	beq.n	80154ce <tcp_accept+0x22>
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	7d1b      	ldrb	r3, [r3, #20]
 80154c0:	2b01      	cmp	r3, #1
 80154c2:	d104      	bne.n	80154ce <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80154c8:	68fb      	ldr	r3, [r7, #12]
 80154ca:	683a      	ldr	r2, [r7, #0]
 80154cc:	619a      	str	r2, [r3, #24]
  }
}
 80154ce:	bf00      	nop
 80154d0:	3714      	adds	r7, #20
 80154d2:	46bd      	mov	sp, r7
 80154d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154d8:	4770      	bx	lr
	...

080154dc <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 80154dc:	b580      	push	{r7, lr}
 80154de:	b084      	sub	sp, #16
 80154e0:	af00      	add	r7, sp, #0
 80154e2:	60f8      	str	r0, [r7, #12]
 80154e4:	60b9      	str	r1, [r7, #8]
 80154e6:	4613      	mov	r3, r2
 80154e8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d107      	bne.n	8015500 <tcp_poll+0x24>
 80154f0:	4b0e      	ldr	r3, [pc, #56]	@ (801552c <tcp_poll+0x50>)
 80154f2:	f640 023d 	movw	r2, #2109	@ 0x83d
 80154f6:	490e      	ldr	r1, [pc, #56]	@ (8015530 <tcp_poll+0x54>)
 80154f8:	480e      	ldr	r0, [pc, #56]	@ (8015534 <tcp_poll+0x58>)
 80154fa:	f009 f9df 	bl	801e8bc <iprintf>
 80154fe:	e011      	b.n	8015524 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015500:	68fb      	ldr	r3, [r7, #12]
 8015502:	7d1b      	ldrb	r3, [r3, #20]
 8015504:	2b01      	cmp	r3, #1
 8015506:	d106      	bne.n	8015516 <tcp_poll+0x3a>
 8015508:	4b08      	ldr	r3, [pc, #32]	@ (801552c <tcp_poll+0x50>)
 801550a:	f640 023e 	movw	r2, #2110	@ 0x83e
 801550e:	490a      	ldr	r1, [pc, #40]	@ (8015538 <tcp_poll+0x5c>)
 8015510:	4808      	ldr	r0, [pc, #32]	@ (8015534 <tcp_poll+0x58>)
 8015512:	f009 f9d3 	bl	801e8bc <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	68ba      	ldr	r2, [r7, #8]
 801551a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	79fa      	ldrb	r2, [r7, #7]
 8015522:	775a      	strb	r2, [r3, #29]
}
 8015524:	3710      	adds	r7, #16
 8015526:	46bd      	mov	sp, r7
 8015528:	bd80      	pop	{r7, pc}
 801552a:	bf00      	nop
 801552c:	0802432c 	.word	0x0802432c
 8015530:	08024940 	.word	0x08024940
 8015534:	08024370 	.word	0x08024370
 8015538:	08024958 	.word	0x08024958

0801553c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801553c:	b580      	push	{r7, lr}
 801553e:	b082      	sub	sp, #8
 8015540:	af00      	add	r7, sp, #0
 8015542:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015544:	687b      	ldr	r3, [r7, #4]
 8015546:	2b00      	cmp	r3, #0
 8015548:	d107      	bne.n	801555a <tcp_pcb_purge+0x1e>
 801554a:	4b21      	ldr	r3, [pc, #132]	@ (80155d0 <tcp_pcb_purge+0x94>)
 801554c:	f640 0251 	movw	r2, #2129	@ 0x851
 8015550:	4920      	ldr	r1, [pc, #128]	@ (80155d4 <tcp_pcb_purge+0x98>)
 8015552:	4821      	ldr	r0, [pc, #132]	@ (80155d8 <tcp_pcb_purge+0x9c>)
 8015554:	f009 f9b2 	bl	801e8bc <iprintf>
 8015558:	e037      	b.n	80155ca <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	7d1b      	ldrb	r3, [r3, #20]
 801555e:	2b00      	cmp	r3, #0
 8015560:	d033      	beq.n	80155ca <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8015566:	2b0a      	cmp	r3, #10
 8015568:	d02f      	beq.n	80155ca <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801556e:	2b01      	cmp	r3, #1
 8015570:	d02b      	beq.n	80155ca <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015576:	2b00      	cmp	r3, #0
 8015578:	d007      	beq.n	801558a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801557e:	4618      	mov	r0, r3
 8015580:	f7fd fdf8 	bl	8013174 <pbuf_free>
      pcb->refused_data = NULL;
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	2200      	movs	r2, #0
 8015588:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801558e:	2b00      	cmp	r3, #0
 8015590:	d002      	beq.n	8015598 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8015592:	6878      	ldr	r0, [r7, #4]
 8015594:	f000 f986 	bl	80158a4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801559e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80155a4:	4618      	mov	r0, r3
 80155a6:	f7ff fcf9 	bl	8014f9c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80155ae:	4618      	mov	r0, r3
 80155b0:	f7ff fcf4 	bl	8014f9c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	2200      	movs	r2, #0
 80155b8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	2200      	movs	r2, #0
 80155c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80155ca:	3708      	adds	r7, #8
 80155cc:	46bd      	mov	sp, r7
 80155ce:	bd80      	pop	{r7, pc}
 80155d0:	0802432c 	.word	0x0802432c
 80155d4:	08024978 	.word	0x08024978
 80155d8:	08024370 	.word	0x08024370

080155dc <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b084      	sub	sp, #16
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	6078      	str	r0, [r7, #4]
 80155e4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 80155e6:	683b      	ldr	r3, [r7, #0]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	d106      	bne.n	80155fa <tcp_pcb_remove+0x1e>
 80155ec:	4b3e      	ldr	r3, [pc, #248]	@ (80156e8 <tcp_pcb_remove+0x10c>)
 80155ee:	f640 0283 	movw	r2, #2179	@ 0x883
 80155f2:	493e      	ldr	r1, [pc, #248]	@ (80156ec <tcp_pcb_remove+0x110>)
 80155f4:	483e      	ldr	r0, [pc, #248]	@ (80156f0 <tcp_pcb_remove+0x114>)
 80155f6:	f009 f961 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d106      	bne.n	801560e <tcp_pcb_remove+0x32>
 8015600:	4b39      	ldr	r3, [pc, #228]	@ (80156e8 <tcp_pcb_remove+0x10c>)
 8015602:	f640 0284 	movw	r2, #2180	@ 0x884
 8015606:	493b      	ldr	r1, [pc, #236]	@ (80156f4 <tcp_pcb_remove+0x118>)
 8015608:	4839      	ldr	r0, [pc, #228]	@ (80156f0 <tcp_pcb_remove+0x114>)
 801560a:	f009 f957 	bl	801e8bc <iprintf>

  TCP_RMV(pcblist, pcb);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	683a      	ldr	r2, [r7, #0]
 8015614:	429a      	cmp	r2, r3
 8015616:	d105      	bne.n	8015624 <tcp_pcb_remove+0x48>
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	681b      	ldr	r3, [r3, #0]
 801561c:	68da      	ldr	r2, [r3, #12]
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	601a      	str	r2, [r3, #0]
 8015622:	e013      	b.n	801564c <tcp_pcb_remove+0x70>
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	681b      	ldr	r3, [r3, #0]
 8015628:	60fb      	str	r3, [r7, #12]
 801562a:	e00c      	b.n	8015646 <tcp_pcb_remove+0x6a>
 801562c:	68fb      	ldr	r3, [r7, #12]
 801562e:	68db      	ldr	r3, [r3, #12]
 8015630:	683a      	ldr	r2, [r7, #0]
 8015632:	429a      	cmp	r2, r3
 8015634:	d104      	bne.n	8015640 <tcp_pcb_remove+0x64>
 8015636:	683b      	ldr	r3, [r7, #0]
 8015638:	68da      	ldr	r2, [r3, #12]
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	60da      	str	r2, [r3, #12]
 801563e:	e005      	b.n	801564c <tcp_pcb_remove+0x70>
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	68db      	ldr	r3, [r3, #12]
 8015644:	60fb      	str	r3, [r7, #12]
 8015646:	68fb      	ldr	r3, [r7, #12]
 8015648:	2b00      	cmp	r3, #0
 801564a:	d1ef      	bne.n	801562c <tcp_pcb_remove+0x50>
 801564c:	683b      	ldr	r3, [r7, #0]
 801564e:	2200      	movs	r2, #0
 8015650:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8015652:	6838      	ldr	r0, [r7, #0]
 8015654:	f7ff ff72 	bl	801553c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015658:	683b      	ldr	r3, [r7, #0]
 801565a:	7d1b      	ldrb	r3, [r3, #20]
 801565c:	2b0a      	cmp	r3, #10
 801565e:	d013      	beq.n	8015688 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8015660:	683b      	ldr	r3, [r7, #0]
 8015662:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015664:	2b01      	cmp	r3, #1
 8015666:	d00f      	beq.n	8015688 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015668:	683b      	ldr	r3, [r7, #0]
 801566a:	8b5b      	ldrh	r3, [r3, #26]
 801566c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8015670:	2b00      	cmp	r3, #0
 8015672:	d009      	beq.n	8015688 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8015674:	683b      	ldr	r3, [r7, #0]
 8015676:	8b5b      	ldrh	r3, [r3, #26]
 8015678:	f043 0302 	orr.w	r3, r3, #2
 801567c:	b29a      	uxth	r2, r3
 801567e:	683b      	ldr	r3, [r7, #0]
 8015680:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015682:	6838      	ldr	r0, [r7, #0]
 8015684:	f003 fbc0 	bl	8018e08 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8015688:	683b      	ldr	r3, [r7, #0]
 801568a:	7d1b      	ldrb	r3, [r3, #20]
 801568c:	2b01      	cmp	r3, #1
 801568e:	d020      	beq.n	80156d2 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8015690:	683b      	ldr	r3, [r7, #0]
 8015692:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015694:	2b00      	cmp	r3, #0
 8015696:	d006      	beq.n	80156a6 <tcp_pcb_remove+0xca>
 8015698:	4b13      	ldr	r3, [pc, #76]	@ (80156e8 <tcp_pcb_remove+0x10c>)
 801569a:	f640 0293 	movw	r2, #2195	@ 0x893
 801569e:	4916      	ldr	r1, [pc, #88]	@ (80156f8 <tcp_pcb_remove+0x11c>)
 80156a0:	4813      	ldr	r0, [pc, #76]	@ (80156f0 <tcp_pcb_remove+0x114>)
 80156a2:	f009 f90b 	bl	801e8bc <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80156a6:	683b      	ldr	r3, [r7, #0]
 80156a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	d006      	beq.n	80156bc <tcp_pcb_remove+0xe0>
 80156ae:	4b0e      	ldr	r3, [pc, #56]	@ (80156e8 <tcp_pcb_remove+0x10c>)
 80156b0:	f640 0294 	movw	r2, #2196	@ 0x894
 80156b4:	4911      	ldr	r1, [pc, #68]	@ (80156fc <tcp_pcb_remove+0x120>)
 80156b6:	480e      	ldr	r0, [pc, #56]	@ (80156f0 <tcp_pcb_remove+0x114>)
 80156b8:	f009 f900 	bl	801e8bc <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80156bc:	683b      	ldr	r3, [r7, #0]
 80156be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d006      	beq.n	80156d2 <tcp_pcb_remove+0xf6>
 80156c4:	4b08      	ldr	r3, [pc, #32]	@ (80156e8 <tcp_pcb_remove+0x10c>)
 80156c6:	f640 0296 	movw	r2, #2198	@ 0x896
 80156ca:	490d      	ldr	r1, [pc, #52]	@ (8015700 <tcp_pcb_remove+0x124>)
 80156cc:	4808      	ldr	r0, [pc, #32]	@ (80156f0 <tcp_pcb_remove+0x114>)
 80156ce:	f009 f8f5 	bl	801e8bc <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80156d2:	683b      	ldr	r3, [r7, #0]
 80156d4:	2200      	movs	r2, #0
 80156d6:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80156d8:	683b      	ldr	r3, [r7, #0]
 80156da:	2200      	movs	r2, #0
 80156dc:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80156de:	bf00      	nop
 80156e0:	3710      	adds	r7, #16
 80156e2:	46bd      	mov	sp, r7
 80156e4:	bd80      	pop	{r7, pc}
 80156e6:	bf00      	nop
 80156e8:	0802432c 	.word	0x0802432c
 80156ec:	08024994 	.word	0x08024994
 80156f0:	08024370 	.word	0x08024370
 80156f4:	080249b0 	.word	0x080249b0
 80156f8:	080249d0 	.word	0x080249d0
 80156fc:	080249e8 	.word	0x080249e8
 8015700:	08024a04 	.word	0x08024a04

08015704 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015704:	b580      	push	{r7, lr}
 8015706:	b082      	sub	sp, #8
 8015708:	af00      	add	r7, sp, #0
 801570a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d106      	bne.n	8015720 <tcp_next_iss+0x1c>
 8015712:	4b0a      	ldr	r3, [pc, #40]	@ (801573c <tcp_next_iss+0x38>)
 8015714:	f640 02af 	movw	r2, #2223	@ 0x8af
 8015718:	4909      	ldr	r1, [pc, #36]	@ (8015740 <tcp_next_iss+0x3c>)
 801571a:	480a      	ldr	r0, [pc, #40]	@ (8015744 <tcp_next_iss+0x40>)
 801571c:	f009 f8ce 	bl	801e8bc <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015720:	4b09      	ldr	r3, [pc, #36]	@ (8015748 <tcp_next_iss+0x44>)
 8015722:	681a      	ldr	r2, [r3, #0]
 8015724:	4b09      	ldr	r3, [pc, #36]	@ (801574c <tcp_next_iss+0x48>)
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	4413      	add	r3, r2
 801572a:	4a07      	ldr	r2, [pc, #28]	@ (8015748 <tcp_next_iss+0x44>)
 801572c:	6013      	str	r3, [r2, #0]
  return iss;
 801572e:	4b06      	ldr	r3, [pc, #24]	@ (8015748 <tcp_next_iss+0x44>)
 8015730:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015732:	4618      	mov	r0, r3
 8015734:	3708      	adds	r7, #8
 8015736:	46bd      	mov	sp, r7
 8015738:	bd80      	pop	{r7, pc}
 801573a:	bf00      	nop
 801573c:	0802432c 	.word	0x0802432c
 8015740:	08024a1c 	.word	0x08024a1c
 8015744:	08024370 	.word	0x08024370
 8015748:	20000038 	.word	0x20000038
 801574c:	20067d7c 	.word	0x20067d7c

08015750 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8015750:	b580      	push	{r7, lr}
 8015752:	b086      	sub	sp, #24
 8015754:	af00      	add	r7, sp, #0
 8015756:	4603      	mov	r3, r0
 8015758:	60b9      	str	r1, [r7, #8]
 801575a:	607a      	str	r2, [r7, #4]
 801575c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	2b00      	cmp	r3, #0
 8015762:	d106      	bne.n	8015772 <tcp_eff_send_mss_netif+0x22>
 8015764:	4b14      	ldr	r3, [pc, #80]	@ (80157b8 <tcp_eff_send_mss_netif+0x68>)
 8015766:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 801576a:	4914      	ldr	r1, [pc, #80]	@ (80157bc <tcp_eff_send_mss_netif+0x6c>)
 801576c:	4814      	ldr	r0, [pc, #80]	@ (80157c0 <tcp_eff_send_mss_netif+0x70>)
 801576e:	f009 f8a5 	bl	801e8bc <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8015772:	68bb      	ldr	r3, [r7, #8]
 8015774:	2b00      	cmp	r3, #0
 8015776:	d101      	bne.n	801577c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8015778:	89fb      	ldrh	r3, [r7, #14]
 801577a:	e019      	b.n	80157b0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801577c:	68bb      	ldr	r3, [r7, #8]
 801577e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015780:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8015782:	8afb      	ldrh	r3, [r7, #22]
 8015784:	2b00      	cmp	r3, #0
 8015786:	d012      	beq.n	80157ae <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8015788:	2328      	movs	r3, #40	@ 0x28
 801578a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801578c:	8afa      	ldrh	r2, [r7, #22]
 801578e:	8abb      	ldrh	r3, [r7, #20]
 8015790:	429a      	cmp	r2, r3
 8015792:	d904      	bls.n	801579e <tcp_eff_send_mss_netif+0x4e>
 8015794:	8afa      	ldrh	r2, [r7, #22]
 8015796:	8abb      	ldrh	r3, [r7, #20]
 8015798:	1ad3      	subs	r3, r2, r3
 801579a:	b29b      	uxth	r3, r3
 801579c:	e000      	b.n	80157a0 <tcp_eff_send_mss_netif+0x50>
 801579e:	2300      	movs	r3, #0
 80157a0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80157a2:	8a7a      	ldrh	r2, [r7, #18]
 80157a4:	89fb      	ldrh	r3, [r7, #14]
 80157a6:	4293      	cmp	r3, r2
 80157a8:	bf28      	it	cs
 80157aa:	4613      	movcs	r3, r2
 80157ac:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80157ae:	89fb      	ldrh	r3, [r7, #14]
}
 80157b0:	4618      	mov	r0, r3
 80157b2:	3718      	adds	r7, #24
 80157b4:	46bd      	mov	sp, r7
 80157b6:	bd80      	pop	{r7, pc}
 80157b8:	0802432c 	.word	0x0802432c
 80157bc:	08024a38 	.word	0x08024a38
 80157c0:	08024370 	.word	0x08024370

080157c4 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80157c4:	b580      	push	{r7, lr}
 80157c6:	b084      	sub	sp, #16
 80157c8:	af00      	add	r7, sp, #0
 80157ca:	6078      	str	r0, [r7, #4]
 80157cc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80157ce:	683b      	ldr	r3, [r7, #0]
 80157d0:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d119      	bne.n	801580c <tcp_netif_ip_addr_changed_pcblist+0x48>
 80157d8:	4b10      	ldr	r3, [pc, #64]	@ (801581c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80157da:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 80157de:	4910      	ldr	r1, [pc, #64]	@ (8015820 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80157e0:	4810      	ldr	r0, [pc, #64]	@ (8015824 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80157e2:	f009 f86b 	bl	801e8bc <iprintf>

  while (pcb != NULL) {
 80157e6:	e011      	b.n	801580c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	681a      	ldr	r2, [r3, #0]
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	681b      	ldr	r3, [r3, #0]
 80157f0:	429a      	cmp	r2, r3
 80157f2:	d108      	bne.n	8015806 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	68db      	ldr	r3, [r3, #12]
 80157f8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80157fa:	68f8      	ldr	r0, [r7, #12]
 80157fc:	f7fe fc36 	bl	801406c <tcp_abort>
      pcb = next;
 8015800:	68bb      	ldr	r3, [r7, #8]
 8015802:	60fb      	str	r3, [r7, #12]
 8015804:	e002      	b.n	801580c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	68db      	ldr	r3, [r3, #12]
 801580a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801580c:	68fb      	ldr	r3, [r7, #12]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d1ea      	bne.n	80157e8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8015812:	bf00      	nop
 8015814:	bf00      	nop
 8015816:	3710      	adds	r7, #16
 8015818:	46bd      	mov	sp, r7
 801581a:	bd80      	pop	{r7, pc}
 801581c:	0802432c 	.word	0x0802432c
 8015820:	08024a60 	.word	0x08024a60
 8015824:	08024370 	.word	0x08024370

08015828 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b084      	sub	sp, #16
 801582c:	af00      	add	r7, sp, #0
 801582e:	6078      	str	r0, [r7, #4]
 8015830:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d02a      	beq.n	801588e <tcp_netif_ip_addr_changed+0x66>
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	2b00      	cmp	r3, #0
 801583e:	d026      	beq.n	801588e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8015840:	4b15      	ldr	r3, [pc, #84]	@ (8015898 <tcp_netif_ip_addr_changed+0x70>)
 8015842:	681b      	ldr	r3, [r3, #0]
 8015844:	4619      	mov	r1, r3
 8015846:	6878      	ldr	r0, [r7, #4]
 8015848:	f7ff ffbc 	bl	80157c4 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801584c:	4b13      	ldr	r3, [pc, #76]	@ (801589c <tcp_netif_ip_addr_changed+0x74>)
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	4619      	mov	r1, r3
 8015852:	6878      	ldr	r0, [r7, #4]
 8015854:	f7ff ffb6 	bl	80157c4 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015858:	683b      	ldr	r3, [r7, #0]
 801585a:	2b00      	cmp	r3, #0
 801585c:	d017      	beq.n	801588e <tcp_netif_ip_addr_changed+0x66>
 801585e:	683b      	ldr	r3, [r7, #0]
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	2b00      	cmp	r3, #0
 8015864:	d013      	beq.n	801588e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015866:	4b0e      	ldr	r3, [pc, #56]	@ (80158a0 <tcp_netif_ip_addr_changed+0x78>)
 8015868:	681b      	ldr	r3, [r3, #0]
 801586a:	60fb      	str	r3, [r7, #12]
 801586c:	e00c      	b.n	8015888 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	681a      	ldr	r2, [r3, #0]
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	429a      	cmp	r2, r3
 8015878:	d103      	bne.n	8015882 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801587a:	683b      	ldr	r3, [r7, #0]
 801587c:	681a      	ldr	r2, [r3, #0]
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	68db      	ldr	r3, [r3, #12]
 8015886:	60fb      	str	r3, [r7, #12]
 8015888:	68fb      	ldr	r3, [r7, #12]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d1ef      	bne.n	801586e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801588e:	bf00      	nop
 8015890:	3710      	adds	r7, #16
 8015892:	46bd      	mov	sp, r7
 8015894:	bd80      	pop	{r7, pc}
 8015896:	bf00      	nop
 8015898:	20067d88 	.word	0x20067d88
 801589c:	20067d80 	.word	0x20067d80
 80158a0:	20067d84 	.word	0x20067d84

080158a4 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b082      	sub	sp, #8
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d007      	beq.n	80158c4 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80158b8:	4618      	mov	r0, r3
 80158ba:	f7ff fb6f 	bl	8014f9c <tcp_segs_free>
    pcb->ooseq = NULL;
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	2200      	movs	r2, #0
 80158c2:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80158c4:	bf00      	nop
 80158c6:	3708      	adds	r7, #8
 80158c8:	46bd      	mov	sp, r7
 80158ca:	bd80      	pop	{r7, pc}

080158cc <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80158cc:	b590      	push	{r4, r7, lr}
 80158ce:	b08d      	sub	sp, #52	@ 0x34
 80158d0:	af04      	add	r7, sp, #16
 80158d2:	6078      	str	r0, [r7, #4]
 80158d4:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d105      	bne.n	80158e8 <tcp_input+0x1c>
 80158dc:	4b9b      	ldr	r3, [pc, #620]	@ (8015b4c <tcp_input+0x280>)
 80158de:	2283      	movs	r2, #131	@ 0x83
 80158e0:	499b      	ldr	r1, [pc, #620]	@ (8015b50 <tcp_input+0x284>)
 80158e2:	489c      	ldr	r0, [pc, #624]	@ (8015b54 <tcp_input+0x288>)
 80158e4:	f008 ffea 	bl	801e8bc <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	685b      	ldr	r3, [r3, #4]
 80158ec:	4a9a      	ldr	r2, [pc, #616]	@ (8015b58 <tcp_input+0x28c>)
 80158ee:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	895b      	ldrh	r3, [r3, #10]
 80158f4:	2b13      	cmp	r3, #19
 80158f6:	f240 83d1 	bls.w	801609c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80158fa:	4b98      	ldr	r3, [pc, #608]	@ (8015b5c <tcp_input+0x290>)
 80158fc:	695b      	ldr	r3, [r3, #20]
 80158fe:	4a97      	ldr	r2, [pc, #604]	@ (8015b5c <tcp_input+0x290>)
 8015900:	6812      	ldr	r2, [r2, #0]
 8015902:	4611      	mov	r1, r2
 8015904:	4618      	mov	r0, r3
 8015906:	f006 fd31 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801590a:	4603      	mov	r3, r0
 801590c:	2b00      	cmp	r3, #0
 801590e:	f040 83c7 	bne.w	80160a0 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8015912:	4b92      	ldr	r3, [pc, #584]	@ (8015b5c <tcp_input+0x290>)
 8015914:	695b      	ldr	r3, [r3, #20]
 8015916:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801591a:	2be0      	cmp	r3, #224	@ 0xe0
 801591c:	f000 83c0 	beq.w	80160a0 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015920:	4b8d      	ldr	r3, [pc, #564]	@ (8015b58 <tcp_input+0x28c>)
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	899b      	ldrh	r3, [r3, #12]
 8015926:	b29b      	uxth	r3, r3
 8015928:	4618      	mov	r0, r3
 801592a:	f7fb f849 	bl	80109c0 <lwip_htons>
 801592e:	4603      	mov	r3, r0
 8015930:	0b1b      	lsrs	r3, r3, #12
 8015932:	b29b      	uxth	r3, r3
 8015934:	b2db      	uxtb	r3, r3
 8015936:	009b      	lsls	r3, r3, #2
 8015938:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801593a:	7cbb      	ldrb	r3, [r7, #18]
 801593c:	2b13      	cmp	r3, #19
 801593e:	f240 83b1 	bls.w	80160a4 <tcp_input+0x7d8>
 8015942:	7cbb      	ldrb	r3, [r7, #18]
 8015944:	b29a      	uxth	r2, r3
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	891b      	ldrh	r3, [r3, #8]
 801594a:	429a      	cmp	r2, r3
 801594c:	f200 83aa 	bhi.w	80160a4 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8015950:	7cbb      	ldrb	r3, [r7, #18]
 8015952:	b29b      	uxth	r3, r3
 8015954:	3b14      	subs	r3, #20
 8015956:	b29a      	uxth	r2, r3
 8015958:	4b81      	ldr	r3, [pc, #516]	@ (8015b60 <tcp_input+0x294>)
 801595a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801595c:	4b81      	ldr	r3, [pc, #516]	@ (8015b64 <tcp_input+0x298>)
 801595e:	2200      	movs	r2, #0
 8015960:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	895a      	ldrh	r2, [r3, #10]
 8015966:	7cbb      	ldrb	r3, [r7, #18]
 8015968:	b29b      	uxth	r3, r3
 801596a:	429a      	cmp	r2, r3
 801596c:	d309      	bcc.n	8015982 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801596e:	4b7c      	ldr	r3, [pc, #496]	@ (8015b60 <tcp_input+0x294>)
 8015970:	881a      	ldrh	r2, [r3, #0]
 8015972:	4b7d      	ldr	r3, [pc, #500]	@ (8015b68 <tcp_input+0x29c>)
 8015974:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8015976:	7cbb      	ldrb	r3, [r7, #18]
 8015978:	4619      	mov	r1, r3
 801597a:	6878      	ldr	r0, [r7, #4]
 801597c:	f7fd fb74 	bl	8013068 <pbuf_remove_header>
 8015980:	e04e      	b.n	8015a20 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	2b00      	cmp	r3, #0
 8015988:	d105      	bne.n	8015996 <tcp_input+0xca>
 801598a:	4b70      	ldr	r3, [pc, #448]	@ (8015b4c <tcp_input+0x280>)
 801598c:	22c2      	movs	r2, #194	@ 0xc2
 801598e:	4977      	ldr	r1, [pc, #476]	@ (8015b6c <tcp_input+0x2a0>)
 8015990:	4870      	ldr	r0, [pc, #448]	@ (8015b54 <tcp_input+0x288>)
 8015992:	f008 ff93 	bl	801e8bc <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8015996:	2114      	movs	r1, #20
 8015998:	6878      	ldr	r0, [r7, #4]
 801599a:	f7fd fb65 	bl	8013068 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	895a      	ldrh	r2, [r3, #10]
 80159a2:	4b71      	ldr	r3, [pc, #452]	@ (8015b68 <tcp_input+0x29c>)
 80159a4:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80159a6:	4b6e      	ldr	r3, [pc, #440]	@ (8015b60 <tcp_input+0x294>)
 80159a8:	881a      	ldrh	r2, [r3, #0]
 80159aa:	4b6f      	ldr	r3, [pc, #444]	@ (8015b68 <tcp_input+0x29c>)
 80159ac:	881b      	ldrh	r3, [r3, #0]
 80159ae:	1ad3      	subs	r3, r2, r3
 80159b0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80159b2:	4b6d      	ldr	r3, [pc, #436]	@ (8015b68 <tcp_input+0x29c>)
 80159b4:	881b      	ldrh	r3, [r3, #0]
 80159b6:	4619      	mov	r1, r3
 80159b8:	6878      	ldr	r0, [r7, #4]
 80159ba:	f7fd fb55 	bl	8013068 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	681b      	ldr	r3, [r3, #0]
 80159c2:	895b      	ldrh	r3, [r3, #10]
 80159c4:	8a3a      	ldrh	r2, [r7, #16]
 80159c6:	429a      	cmp	r2, r3
 80159c8:	f200 836e 	bhi.w	80160a8 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	681b      	ldr	r3, [r3, #0]
 80159d0:	685b      	ldr	r3, [r3, #4]
 80159d2:	4a64      	ldr	r2, [pc, #400]	@ (8015b64 <tcp_input+0x298>)
 80159d4:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	8a3a      	ldrh	r2, [r7, #16]
 80159dc:	4611      	mov	r1, r2
 80159de:	4618      	mov	r0, r3
 80159e0:	f7fd fb42 	bl	8013068 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	891a      	ldrh	r2, [r3, #8]
 80159e8:	8a3b      	ldrh	r3, [r7, #16]
 80159ea:	1ad3      	subs	r3, r2, r3
 80159ec:	b29a      	uxth	r2, r3
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	895b      	ldrh	r3, [r3, #10]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d005      	beq.n	8015a06 <tcp_input+0x13a>
 80159fa:	4b54      	ldr	r3, [pc, #336]	@ (8015b4c <tcp_input+0x280>)
 80159fc:	22df      	movs	r2, #223	@ 0xdf
 80159fe:	495c      	ldr	r1, [pc, #368]	@ (8015b70 <tcp_input+0x2a4>)
 8015a00:	4854      	ldr	r0, [pc, #336]	@ (8015b54 <tcp_input+0x288>)
 8015a02:	f008 ff5b 	bl	801e8bc <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	891a      	ldrh	r2, [r3, #8]
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	681b      	ldr	r3, [r3, #0]
 8015a0e:	891b      	ldrh	r3, [r3, #8]
 8015a10:	429a      	cmp	r2, r3
 8015a12:	d005      	beq.n	8015a20 <tcp_input+0x154>
 8015a14:	4b4d      	ldr	r3, [pc, #308]	@ (8015b4c <tcp_input+0x280>)
 8015a16:	22e0      	movs	r2, #224	@ 0xe0
 8015a18:	4956      	ldr	r1, [pc, #344]	@ (8015b74 <tcp_input+0x2a8>)
 8015a1a:	484e      	ldr	r0, [pc, #312]	@ (8015b54 <tcp_input+0x288>)
 8015a1c:	f008 ff4e 	bl	801e8bc <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015a20:	4b4d      	ldr	r3, [pc, #308]	@ (8015b58 <tcp_input+0x28c>)
 8015a22:	681b      	ldr	r3, [r3, #0]
 8015a24:	881b      	ldrh	r3, [r3, #0]
 8015a26:	b29b      	uxth	r3, r3
 8015a28:	4a4b      	ldr	r2, [pc, #300]	@ (8015b58 <tcp_input+0x28c>)
 8015a2a:	6814      	ldr	r4, [r2, #0]
 8015a2c:	4618      	mov	r0, r3
 8015a2e:	f7fa ffc7 	bl	80109c0 <lwip_htons>
 8015a32:	4603      	mov	r3, r0
 8015a34:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8015a36:	4b48      	ldr	r3, [pc, #288]	@ (8015b58 <tcp_input+0x28c>)
 8015a38:	681b      	ldr	r3, [r3, #0]
 8015a3a:	885b      	ldrh	r3, [r3, #2]
 8015a3c:	b29b      	uxth	r3, r3
 8015a3e:	4a46      	ldr	r2, [pc, #280]	@ (8015b58 <tcp_input+0x28c>)
 8015a40:	6814      	ldr	r4, [r2, #0]
 8015a42:	4618      	mov	r0, r3
 8015a44:	f7fa ffbc 	bl	80109c0 <lwip_htons>
 8015a48:	4603      	mov	r3, r0
 8015a4a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015a4c:	4b42      	ldr	r3, [pc, #264]	@ (8015b58 <tcp_input+0x28c>)
 8015a4e:	681b      	ldr	r3, [r3, #0]
 8015a50:	685b      	ldr	r3, [r3, #4]
 8015a52:	4a41      	ldr	r2, [pc, #260]	@ (8015b58 <tcp_input+0x28c>)
 8015a54:	6814      	ldr	r4, [r2, #0]
 8015a56:	4618      	mov	r0, r3
 8015a58:	f7fa ffc8 	bl	80109ec <lwip_htonl>
 8015a5c:	4603      	mov	r3, r0
 8015a5e:	6063      	str	r3, [r4, #4]
 8015a60:	6863      	ldr	r3, [r4, #4]
 8015a62:	4a45      	ldr	r2, [pc, #276]	@ (8015b78 <tcp_input+0x2ac>)
 8015a64:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8015a66:	4b3c      	ldr	r3, [pc, #240]	@ (8015b58 <tcp_input+0x28c>)
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	689b      	ldr	r3, [r3, #8]
 8015a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8015b58 <tcp_input+0x28c>)
 8015a6e:	6814      	ldr	r4, [r2, #0]
 8015a70:	4618      	mov	r0, r3
 8015a72:	f7fa ffbb 	bl	80109ec <lwip_htonl>
 8015a76:	4603      	mov	r3, r0
 8015a78:	60a3      	str	r3, [r4, #8]
 8015a7a:	68a3      	ldr	r3, [r4, #8]
 8015a7c:	4a3f      	ldr	r2, [pc, #252]	@ (8015b7c <tcp_input+0x2b0>)
 8015a7e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8015a80:	4b35      	ldr	r3, [pc, #212]	@ (8015b58 <tcp_input+0x28c>)
 8015a82:	681b      	ldr	r3, [r3, #0]
 8015a84:	89db      	ldrh	r3, [r3, #14]
 8015a86:	b29b      	uxth	r3, r3
 8015a88:	4a33      	ldr	r2, [pc, #204]	@ (8015b58 <tcp_input+0x28c>)
 8015a8a:	6814      	ldr	r4, [r2, #0]
 8015a8c:	4618      	mov	r0, r3
 8015a8e:	f7fa ff97 	bl	80109c0 <lwip_htons>
 8015a92:	4603      	mov	r3, r0
 8015a94:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8015a96:	4b30      	ldr	r3, [pc, #192]	@ (8015b58 <tcp_input+0x28c>)
 8015a98:	681b      	ldr	r3, [r3, #0]
 8015a9a:	899b      	ldrh	r3, [r3, #12]
 8015a9c:	b29b      	uxth	r3, r3
 8015a9e:	4618      	mov	r0, r3
 8015aa0:	f7fa ff8e 	bl	80109c0 <lwip_htons>
 8015aa4:	4603      	mov	r3, r0
 8015aa6:	b2db      	uxtb	r3, r3
 8015aa8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015aac:	b2da      	uxtb	r2, r3
 8015aae:	4b34      	ldr	r3, [pc, #208]	@ (8015b80 <tcp_input+0x2b4>)
 8015ab0:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	891a      	ldrh	r2, [r3, #8]
 8015ab6:	4b33      	ldr	r3, [pc, #204]	@ (8015b84 <tcp_input+0x2b8>)
 8015ab8:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8015aba:	4b31      	ldr	r3, [pc, #196]	@ (8015b80 <tcp_input+0x2b4>)
 8015abc:	781b      	ldrb	r3, [r3, #0]
 8015abe:	f003 0303 	and.w	r3, r3, #3
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d00c      	beq.n	8015ae0 <tcp_input+0x214>
    tcplen++;
 8015ac6:	4b2f      	ldr	r3, [pc, #188]	@ (8015b84 <tcp_input+0x2b8>)
 8015ac8:	881b      	ldrh	r3, [r3, #0]
 8015aca:	3301      	adds	r3, #1
 8015acc:	b29a      	uxth	r2, r3
 8015ace:	4b2d      	ldr	r3, [pc, #180]	@ (8015b84 <tcp_input+0x2b8>)
 8015ad0:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	891a      	ldrh	r2, [r3, #8]
 8015ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8015b84 <tcp_input+0x2b8>)
 8015ad8:	881b      	ldrh	r3, [r3, #0]
 8015ada:	429a      	cmp	r2, r3
 8015adc:	f200 82e6 	bhi.w	80160ac <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015ae0:	2300      	movs	r3, #0
 8015ae2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015ae4:	4b28      	ldr	r3, [pc, #160]	@ (8015b88 <tcp_input+0x2bc>)
 8015ae6:	681b      	ldr	r3, [r3, #0]
 8015ae8:	61fb      	str	r3, [r7, #28]
 8015aea:	e09d      	b.n	8015c28 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015aec:	69fb      	ldr	r3, [r7, #28]
 8015aee:	7d1b      	ldrb	r3, [r3, #20]
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d105      	bne.n	8015b00 <tcp_input+0x234>
 8015af4:	4b15      	ldr	r3, [pc, #84]	@ (8015b4c <tcp_input+0x280>)
 8015af6:	22fb      	movs	r2, #251	@ 0xfb
 8015af8:	4924      	ldr	r1, [pc, #144]	@ (8015b8c <tcp_input+0x2c0>)
 8015afa:	4816      	ldr	r0, [pc, #88]	@ (8015b54 <tcp_input+0x288>)
 8015afc:	f008 fede 	bl	801e8bc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015b00:	69fb      	ldr	r3, [r7, #28]
 8015b02:	7d1b      	ldrb	r3, [r3, #20]
 8015b04:	2b0a      	cmp	r3, #10
 8015b06:	d105      	bne.n	8015b14 <tcp_input+0x248>
 8015b08:	4b10      	ldr	r3, [pc, #64]	@ (8015b4c <tcp_input+0x280>)
 8015b0a:	22fc      	movs	r2, #252	@ 0xfc
 8015b0c:	4920      	ldr	r1, [pc, #128]	@ (8015b90 <tcp_input+0x2c4>)
 8015b0e:	4811      	ldr	r0, [pc, #68]	@ (8015b54 <tcp_input+0x288>)
 8015b10:	f008 fed4 	bl	801e8bc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015b14:	69fb      	ldr	r3, [r7, #28]
 8015b16:	7d1b      	ldrb	r3, [r3, #20]
 8015b18:	2b01      	cmp	r3, #1
 8015b1a:	d105      	bne.n	8015b28 <tcp_input+0x25c>
 8015b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8015b4c <tcp_input+0x280>)
 8015b1e:	22fd      	movs	r2, #253	@ 0xfd
 8015b20:	491c      	ldr	r1, [pc, #112]	@ (8015b94 <tcp_input+0x2c8>)
 8015b22:	480c      	ldr	r0, [pc, #48]	@ (8015b54 <tcp_input+0x288>)
 8015b24:	f008 feca 	bl	801e8bc <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015b28:	69fb      	ldr	r3, [r7, #28]
 8015b2a:	7a1b      	ldrb	r3, [r3, #8]
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d033      	beq.n	8015b98 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015b30:	69fb      	ldr	r3, [r7, #28]
 8015b32:	7a1a      	ldrb	r2, [r3, #8]
 8015b34:	4b09      	ldr	r3, [pc, #36]	@ (8015b5c <tcp_input+0x290>)
 8015b36:	685b      	ldr	r3, [r3, #4]
 8015b38:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015b3c:	3301      	adds	r3, #1
 8015b3e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015b40:	429a      	cmp	r2, r3
 8015b42:	d029      	beq.n	8015b98 <tcp_input+0x2cc>
      prev = pcb;
 8015b44:	69fb      	ldr	r3, [r7, #28]
 8015b46:	61bb      	str	r3, [r7, #24]
      continue;
 8015b48:	e06b      	b.n	8015c22 <tcp_input+0x356>
 8015b4a:	bf00      	nop
 8015b4c:	08024a94 	.word	0x08024a94
 8015b50:	08024ac8 	.word	0x08024ac8
 8015b54:	08024ae0 	.word	0x08024ae0
 8015b58:	20067da4 	.word	0x20067da4
 8015b5c:	20064b20 	.word	0x20064b20
 8015b60:	20067da8 	.word	0x20067da8
 8015b64:	20067dac 	.word	0x20067dac
 8015b68:	20067daa 	.word	0x20067daa
 8015b6c:	08024b08 	.word	0x08024b08
 8015b70:	08024b18 	.word	0x08024b18
 8015b74:	08024b24 	.word	0x08024b24
 8015b78:	20067db4 	.word	0x20067db4
 8015b7c:	20067db8 	.word	0x20067db8
 8015b80:	20067dc0 	.word	0x20067dc0
 8015b84:	20067dbe 	.word	0x20067dbe
 8015b88:	20067d88 	.word	0x20067d88
 8015b8c:	08024b44 	.word	0x08024b44
 8015b90:	08024b6c 	.word	0x08024b6c
 8015b94:	08024b98 	.word	0x08024b98
    }

    if (pcb->remote_port == tcphdr->src &&
 8015b98:	69fb      	ldr	r3, [r7, #28]
 8015b9a:	8b1a      	ldrh	r2, [r3, #24]
 8015b9c:	4b72      	ldr	r3, [pc, #456]	@ (8015d68 <tcp_input+0x49c>)
 8015b9e:	681b      	ldr	r3, [r3, #0]
 8015ba0:	881b      	ldrh	r3, [r3, #0]
 8015ba2:	b29b      	uxth	r3, r3
 8015ba4:	429a      	cmp	r2, r3
 8015ba6:	d13a      	bne.n	8015c1e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8015ba8:	69fb      	ldr	r3, [r7, #28]
 8015baa:	8ada      	ldrh	r2, [r3, #22]
 8015bac:	4b6e      	ldr	r3, [pc, #440]	@ (8015d68 <tcp_input+0x49c>)
 8015bae:	681b      	ldr	r3, [r3, #0]
 8015bb0:	885b      	ldrh	r3, [r3, #2]
 8015bb2:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8015bb4:	429a      	cmp	r2, r3
 8015bb6:	d132      	bne.n	8015c1e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015bb8:	69fb      	ldr	r3, [r7, #28]
 8015bba:	685a      	ldr	r2, [r3, #4]
 8015bbc:	4b6b      	ldr	r3, [pc, #428]	@ (8015d6c <tcp_input+0x4a0>)
 8015bbe:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8015bc0:	429a      	cmp	r2, r3
 8015bc2:	d12c      	bne.n	8015c1e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015bc4:	69fb      	ldr	r3, [r7, #28]
 8015bc6:	681a      	ldr	r2, [r3, #0]
 8015bc8:	4b68      	ldr	r3, [pc, #416]	@ (8015d6c <tcp_input+0x4a0>)
 8015bca:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015bcc:	429a      	cmp	r2, r3
 8015bce:	d126      	bne.n	8015c1e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015bd0:	69fb      	ldr	r3, [r7, #28]
 8015bd2:	68db      	ldr	r3, [r3, #12]
 8015bd4:	69fa      	ldr	r2, [r7, #28]
 8015bd6:	429a      	cmp	r2, r3
 8015bd8:	d106      	bne.n	8015be8 <tcp_input+0x31c>
 8015bda:	4b65      	ldr	r3, [pc, #404]	@ (8015d70 <tcp_input+0x4a4>)
 8015bdc:	f240 120d 	movw	r2, #269	@ 0x10d
 8015be0:	4964      	ldr	r1, [pc, #400]	@ (8015d74 <tcp_input+0x4a8>)
 8015be2:	4865      	ldr	r0, [pc, #404]	@ (8015d78 <tcp_input+0x4ac>)
 8015be4:	f008 fe6a 	bl	801e8bc <iprintf>
      if (prev != NULL) {
 8015be8:	69bb      	ldr	r3, [r7, #24]
 8015bea:	2b00      	cmp	r3, #0
 8015bec:	d00a      	beq.n	8015c04 <tcp_input+0x338>
        prev->next = pcb->next;
 8015bee:	69fb      	ldr	r3, [r7, #28]
 8015bf0:	68da      	ldr	r2, [r3, #12]
 8015bf2:	69bb      	ldr	r3, [r7, #24]
 8015bf4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8015bf6:	4b61      	ldr	r3, [pc, #388]	@ (8015d7c <tcp_input+0x4b0>)
 8015bf8:	681a      	ldr	r2, [r3, #0]
 8015bfa:	69fb      	ldr	r3, [r7, #28]
 8015bfc:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015bfe:	4a5f      	ldr	r2, [pc, #380]	@ (8015d7c <tcp_input+0x4b0>)
 8015c00:	69fb      	ldr	r3, [r7, #28]
 8015c02:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015c04:	69fb      	ldr	r3, [r7, #28]
 8015c06:	68db      	ldr	r3, [r3, #12]
 8015c08:	69fa      	ldr	r2, [r7, #28]
 8015c0a:	429a      	cmp	r2, r3
 8015c0c:	d111      	bne.n	8015c32 <tcp_input+0x366>
 8015c0e:	4b58      	ldr	r3, [pc, #352]	@ (8015d70 <tcp_input+0x4a4>)
 8015c10:	f240 1215 	movw	r2, #277	@ 0x115
 8015c14:	495a      	ldr	r1, [pc, #360]	@ (8015d80 <tcp_input+0x4b4>)
 8015c16:	4858      	ldr	r0, [pc, #352]	@ (8015d78 <tcp_input+0x4ac>)
 8015c18:	f008 fe50 	bl	801e8bc <iprintf>
      break;
 8015c1c:	e009      	b.n	8015c32 <tcp_input+0x366>
    }
    prev = pcb;
 8015c1e:	69fb      	ldr	r3, [r7, #28]
 8015c20:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c22:	69fb      	ldr	r3, [r7, #28]
 8015c24:	68db      	ldr	r3, [r3, #12]
 8015c26:	61fb      	str	r3, [r7, #28]
 8015c28:	69fb      	ldr	r3, [r7, #28]
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	f47f af5e 	bne.w	8015aec <tcp_input+0x220>
 8015c30:	e000      	b.n	8015c34 <tcp_input+0x368>
      break;
 8015c32:	bf00      	nop
  }

  if (pcb == NULL) {
 8015c34:	69fb      	ldr	r3, [r7, #28]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	f040 80aa 	bne.w	8015d90 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c3c:	4b51      	ldr	r3, [pc, #324]	@ (8015d84 <tcp_input+0x4b8>)
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	61fb      	str	r3, [r7, #28]
 8015c42:	e03f      	b.n	8015cc4 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015c44:	69fb      	ldr	r3, [r7, #28]
 8015c46:	7d1b      	ldrb	r3, [r3, #20]
 8015c48:	2b0a      	cmp	r3, #10
 8015c4a:	d006      	beq.n	8015c5a <tcp_input+0x38e>
 8015c4c:	4b48      	ldr	r3, [pc, #288]	@ (8015d70 <tcp_input+0x4a4>)
 8015c4e:	f240 121f 	movw	r2, #287	@ 0x11f
 8015c52:	494d      	ldr	r1, [pc, #308]	@ (8015d88 <tcp_input+0x4bc>)
 8015c54:	4848      	ldr	r0, [pc, #288]	@ (8015d78 <tcp_input+0x4ac>)
 8015c56:	f008 fe31 	bl	801e8bc <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015c5a:	69fb      	ldr	r3, [r7, #28]
 8015c5c:	7a1b      	ldrb	r3, [r3, #8]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d009      	beq.n	8015c76 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015c62:	69fb      	ldr	r3, [r7, #28]
 8015c64:	7a1a      	ldrb	r2, [r3, #8]
 8015c66:	4b41      	ldr	r3, [pc, #260]	@ (8015d6c <tcp_input+0x4a0>)
 8015c68:	685b      	ldr	r3, [r3, #4]
 8015c6a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015c6e:	3301      	adds	r3, #1
 8015c70:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015c72:	429a      	cmp	r2, r3
 8015c74:	d122      	bne.n	8015cbc <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8015c76:	69fb      	ldr	r3, [r7, #28]
 8015c78:	8b1a      	ldrh	r2, [r3, #24]
 8015c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8015d68 <tcp_input+0x49c>)
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	881b      	ldrh	r3, [r3, #0]
 8015c80:	b29b      	uxth	r3, r3
 8015c82:	429a      	cmp	r2, r3
 8015c84:	d11b      	bne.n	8015cbe <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8015c86:	69fb      	ldr	r3, [r7, #28]
 8015c88:	8ada      	ldrh	r2, [r3, #22]
 8015c8a:	4b37      	ldr	r3, [pc, #220]	@ (8015d68 <tcp_input+0x49c>)
 8015c8c:	681b      	ldr	r3, [r3, #0]
 8015c8e:	885b      	ldrh	r3, [r3, #2]
 8015c90:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8015c92:	429a      	cmp	r2, r3
 8015c94:	d113      	bne.n	8015cbe <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015c96:	69fb      	ldr	r3, [r7, #28]
 8015c98:	685a      	ldr	r2, [r3, #4]
 8015c9a:	4b34      	ldr	r3, [pc, #208]	@ (8015d6c <tcp_input+0x4a0>)
 8015c9c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8015c9e:	429a      	cmp	r2, r3
 8015ca0:	d10d      	bne.n	8015cbe <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015ca2:	69fb      	ldr	r3, [r7, #28]
 8015ca4:	681a      	ldr	r2, [r3, #0]
 8015ca6:	4b31      	ldr	r3, [pc, #196]	@ (8015d6c <tcp_input+0x4a0>)
 8015ca8:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015caa:	429a      	cmp	r2, r3
 8015cac:	d107      	bne.n	8015cbe <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8015cae:	69f8      	ldr	r0, [r7, #28]
 8015cb0:	f000 fb56 	bl	8016360 <tcp_timewait_input>
        }
        pbuf_free(p);
 8015cb4:	6878      	ldr	r0, [r7, #4]
 8015cb6:	f7fd fa5d 	bl	8013174 <pbuf_free>
        return;
 8015cba:	e1fd      	b.n	80160b8 <tcp_input+0x7ec>
        continue;
 8015cbc:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015cbe:	69fb      	ldr	r3, [r7, #28]
 8015cc0:	68db      	ldr	r3, [r3, #12]
 8015cc2:	61fb      	str	r3, [r7, #28]
 8015cc4:	69fb      	ldr	r3, [r7, #28]
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d1bc      	bne.n	8015c44 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8015cca:	2300      	movs	r3, #0
 8015ccc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015cce:	4b2f      	ldr	r3, [pc, #188]	@ (8015d8c <tcp_input+0x4c0>)
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	617b      	str	r3, [r7, #20]
 8015cd4:	e02a      	b.n	8015d2c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015cd6:	697b      	ldr	r3, [r7, #20]
 8015cd8:	7a1b      	ldrb	r3, [r3, #8]
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d00c      	beq.n	8015cf8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015cde:	697b      	ldr	r3, [r7, #20]
 8015ce0:	7a1a      	ldrb	r2, [r3, #8]
 8015ce2:	4b22      	ldr	r3, [pc, #136]	@ (8015d6c <tcp_input+0x4a0>)
 8015ce4:	685b      	ldr	r3, [r3, #4]
 8015ce6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cea:	3301      	adds	r3, #1
 8015cec:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015cee:	429a      	cmp	r2, r3
 8015cf0:	d002      	beq.n	8015cf8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015cf2:	697b      	ldr	r3, [r7, #20]
 8015cf4:	61bb      	str	r3, [r7, #24]
        continue;
 8015cf6:	e016      	b.n	8015d26 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8015cf8:	697b      	ldr	r3, [r7, #20]
 8015cfa:	8ada      	ldrh	r2, [r3, #22]
 8015cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8015d68 <tcp_input+0x49c>)
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	885b      	ldrh	r3, [r3, #2]
 8015d02:	b29b      	uxth	r3, r3
 8015d04:	429a      	cmp	r2, r3
 8015d06:	d10c      	bne.n	8015d22 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8015d08:	697b      	ldr	r3, [r7, #20]
 8015d0a:	681a      	ldr	r2, [r3, #0]
 8015d0c:	4b17      	ldr	r3, [pc, #92]	@ (8015d6c <tcp_input+0x4a0>)
 8015d0e:	695b      	ldr	r3, [r3, #20]
 8015d10:	429a      	cmp	r2, r3
 8015d12:	d00f      	beq.n	8015d34 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015d14:	697b      	ldr	r3, [r7, #20]
 8015d16:	2b00      	cmp	r3, #0
 8015d18:	d00d      	beq.n	8015d36 <tcp_input+0x46a>
 8015d1a:	697b      	ldr	r3, [r7, #20]
 8015d1c:	681b      	ldr	r3, [r3, #0]
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d009      	beq.n	8015d36 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015d22:	697b      	ldr	r3, [r7, #20]
 8015d24:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015d26:	697b      	ldr	r3, [r7, #20]
 8015d28:	68db      	ldr	r3, [r3, #12]
 8015d2a:	617b      	str	r3, [r7, #20]
 8015d2c:	697b      	ldr	r3, [r7, #20]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d1d1      	bne.n	8015cd6 <tcp_input+0x40a>
 8015d32:	e000      	b.n	8015d36 <tcp_input+0x46a>
            break;
 8015d34:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8015d36:	697b      	ldr	r3, [r7, #20]
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d029      	beq.n	8015d90 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015d3c:	69bb      	ldr	r3, [r7, #24]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d00a      	beq.n	8015d58 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015d42:	697b      	ldr	r3, [r7, #20]
 8015d44:	68da      	ldr	r2, [r3, #12]
 8015d46:	69bb      	ldr	r3, [r7, #24]
 8015d48:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015d4a:	4b10      	ldr	r3, [pc, #64]	@ (8015d8c <tcp_input+0x4c0>)
 8015d4c:	681a      	ldr	r2, [r3, #0]
 8015d4e:	697b      	ldr	r3, [r7, #20]
 8015d50:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8015d52:	4a0e      	ldr	r2, [pc, #56]	@ (8015d8c <tcp_input+0x4c0>)
 8015d54:	697b      	ldr	r3, [r7, #20]
 8015d56:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015d58:	6978      	ldr	r0, [r7, #20]
 8015d5a:	f000 fa03 	bl	8016164 <tcp_listen_input>
      }
      pbuf_free(p);
 8015d5e:	6878      	ldr	r0, [r7, #4]
 8015d60:	f7fd fa08 	bl	8013174 <pbuf_free>
      return;
 8015d64:	e1a8      	b.n	80160b8 <tcp_input+0x7ec>
 8015d66:	bf00      	nop
 8015d68:	20067da4 	.word	0x20067da4
 8015d6c:	20064b20 	.word	0x20064b20
 8015d70:	08024a94 	.word	0x08024a94
 8015d74:	08024bc0 	.word	0x08024bc0
 8015d78:	08024ae0 	.word	0x08024ae0
 8015d7c:	20067d88 	.word	0x20067d88
 8015d80:	08024bec 	.word	0x08024bec
 8015d84:	20067d8c 	.word	0x20067d8c
 8015d88:	08024c18 	.word	0x08024c18
 8015d8c:	20067d84 	.word	0x20067d84
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8015d90:	69fb      	ldr	r3, [r7, #28]
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	f000 8158 	beq.w	8016048 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015d98:	4b95      	ldr	r3, [pc, #596]	@ (8015ff0 <tcp_input+0x724>)
 8015d9a:	2200      	movs	r2, #0
 8015d9c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	891a      	ldrh	r2, [r3, #8]
 8015da2:	4b93      	ldr	r3, [pc, #588]	@ (8015ff0 <tcp_input+0x724>)
 8015da4:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8015da6:	4a92      	ldr	r2, [pc, #584]	@ (8015ff0 <tcp_input+0x724>)
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8015dac:	4b91      	ldr	r3, [pc, #580]	@ (8015ff4 <tcp_input+0x728>)
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	4a8f      	ldr	r2, [pc, #572]	@ (8015ff0 <tcp_input+0x724>)
 8015db2:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8015db4:	4b90      	ldr	r3, [pc, #576]	@ (8015ff8 <tcp_input+0x72c>)
 8015db6:	2200      	movs	r2, #0
 8015db8:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8015dba:	4b90      	ldr	r3, [pc, #576]	@ (8015ffc <tcp_input+0x730>)
 8015dbc:	2200      	movs	r2, #0
 8015dbe:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8015dc0:	4b8f      	ldr	r3, [pc, #572]	@ (8016000 <tcp_input+0x734>)
 8015dc2:	2200      	movs	r2, #0
 8015dc4:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8015dc6:	4b8f      	ldr	r3, [pc, #572]	@ (8016004 <tcp_input+0x738>)
 8015dc8:	781b      	ldrb	r3, [r3, #0]
 8015dca:	f003 0308 	and.w	r3, r3, #8
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d006      	beq.n	8015de0 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	7b5b      	ldrb	r3, [r3, #13]
 8015dd6:	f043 0301 	orr.w	r3, r3, #1
 8015dda:	b2da      	uxtb	r2, r3
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8015de0:	69fb      	ldr	r3, [r7, #28]
 8015de2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d017      	beq.n	8015e18 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015de8:	69f8      	ldr	r0, [r7, #28]
 8015dea:	f7ff f85b 	bl	8014ea4 <tcp_process_refused_data>
 8015dee:	4603      	mov	r3, r0
 8015df0:	f113 0f0d 	cmn.w	r3, #13
 8015df4:	d007      	beq.n	8015e06 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015df6:	69fb      	ldr	r3, [r7, #28]
 8015df8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d00c      	beq.n	8015e18 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015dfe:	4b82      	ldr	r3, [pc, #520]	@ (8016008 <tcp_input+0x73c>)
 8015e00:	881b      	ldrh	r3, [r3, #0]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d008      	beq.n	8015e18 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015e06:	69fb      	ldr	r3, [r7, #28]
 8015e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	f040 80e3 	bne.w	8015fd6 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8015e10:	69f8      	ldr	r0, [r7, #28]
 8015e12:	f003 fdff 	bl	8019a14 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015e16:	e0de      	b.n	8015fd6 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8015e18:	4a7c      	ldr	r2, [pc, #496]	@ (801600c <tcp_input+0x740>)
 8015e1a:	69fb      	ldr	r3, [r7, #28]
 8015e1c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8015e1e:	69f8      	ldr	r0, [r7, #28]
 8015e20:	f000 fb18 	bl	8016454 <tcp_process>
 8015e24:	4603      	mov	r3, r0
 8015e26:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015e28:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015e2c:	f113 0f0d 	cmn.w	r3, #13
 8015e30:	f000 80d3 	beq.w	8015fda <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8015e34:	4b71      	ldr	r3, [pc, #452]	@ (8015ffc <tcp_input+0x730>)
 8015e36:	781b      	ldrb	r3, [r3, #0]
 8015e38:	f003 0308 	and.w	r3, r3, #8
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d015      	beq.n	8015e6c <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015e40:	69fb      	ldr	r3, [r7, #28]
 8015e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d008      	beq.n	8015e5c <tcp_input+0x590>
 8015e4a:	69fb      	ldr	r3, [r7, #28]
 8015e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015e50:	69fa      	ldr	r2, [r7, #28]
 8015e52:	6912      	ldr	r2, [r2, #16]
 8015e54:	f06f 010d 	mvn.w	r1, #13
 8015e58:	4610      	mov	r0, r2
 8015e5a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015e5c:	69f9      	ldr	r1, [r7, #28]
 8015e5e:	486c      	ldr	r0, [pc, #432]	@ (8016010 <tcp_input+0x744>)
 8015e60:	f7ff fbbc 	bl	80155dc <tcp_pcb_remove>
        tcp_free(pcb);
 8015e64:	69f8      	ldr	r0, [r7, #28]
 8015e66:	f7fd fdbd 	bl	80139e4 <tcp_free>
 8015e6a:	e0da      	b.n	8016022 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8015e6c:	2300      	movs	r3, #0
 8015e6e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8015e70:	4b63      	ldr	r3, [pc, #396]	@ (8016000 <tcp_input+0x734>)
 8015e72:	881b      	ldrh	r3, [r3, #0]
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d01d      	beq.n	8015eb4 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8015e78:	4b61      	ldr	r3, [pc, #388]	@ (8016000 <tcp_input+0x734>)
 8015e7a:	881b      	ldrh	r3, [r3, #0]
 8015e7c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8015e7e:	69fb      	ldr	r3, [r7, #28]
 8015e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d00a      	beq.n	8015e9e <tcp_input+0x5d2>
 8015e88:	69fb      	ldr	r3, [r7, #28]
 8015e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015e8e:	69fa      	ldr	r2, [r7, #28]
 8015e90:	6910      	ldr	r0, [r2, #16]
 8015e92:	89fa      	ldrh	r2, [r7, #14]
 8015e94:	69f9      	ldr	r1, [r7, #28]
 8015e96:	4798      	blx	r3
 8015e98:	4603      	mov	r3, r0
 8015e9a:	74fb      	strb	r3, [r7, #19]
 8015e9c:	e001      	b.n	8015ea2 <tcp_input+0x5d6>
 8015e9e:	2300      	movs	r3, #0
 8015ea0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015ea2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015ea6:	f113 0f0d 	cmn.w	r3, #13
 8015eaa:	f000 8098 	beq.w	8015fde <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8015eae:	4b54      	ldr	r3, [pc, #336]	@ (8016000 <tcp_input+0x734>)
 8015eb0:	2200      	movs	r2, #0
 8015eb2:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8015eb4:	69f8      	ldr	r0, [r7, #28]
 8015eb6:	f000 f915 	bl	80160e4 <tcp_input_delayed_close>
 8015eba:	4603      	mov	r3, r0
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	f040 8090 	bne.w	8015fe2 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8015ec2:	4b4d      	ldr	r3, [pc, #308]	@ (8015ff8 <tcp_input+0x72c>)
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d041      	beq.n	8015f4e <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8015eca:	69fb      	ldr	r3, [r7, #28]
 8015ecc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d006      	beq.n	8015ee0 <tcp_input+0x614>
 8015ed2:	4b50      	ldr	r3, [pc, #320]	@ (8016014 <tcp_input+0x748>)
 8015ed4:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8015ed8:	494f      	ldr	r1, [pc, #316]	@ (8016018 <tcp_input+0x74c>)
 8015eda:	4850      	ldr	r0, [pc, #320]	@ (801601c <tcp_input+0x750>)
 8015edc:	f008 fcee 	bl	801e8bc <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015ee0:	69fb      	ldr	r3, [r7, #28]
 8015ee2:	8b5b      	ldrh	r3, [r3, #26]
 8015ee4:	f003 0310 	and.w	r3, r3, #16
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	d008      	beq.n	8015efe <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015eec:	4b42      	ldr	r3, [pc, #264]	@ (8015ff8 <tcp_input+0x72c>)
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	4618      	mov	r0, r3
 8015ef2:	f7fd f93f 	bl	8013174 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015ef6:	69f8      	ldr	r0, [r7, #28]
 8015ef8:	f7fe f8b8 	bl	801406c <tcp_abort>
            goto aborted;
 8015efc:	e091      	b.n	8016022 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015efe:	69fb      	ldr	r3, [r7, #28]
 8015f00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d00c      	beq.n	8015f22 <tcp_input+0x656>
 8015f08:	69fb      	ldr	r3, [r7, #28]
 8015f0a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015f0e:	69fb      	ldr	r3, [r7, #28]
 8015f10:	6918      	ldr	r0, [r3, #16]
 8015f12:	4b39      	ldr	r3, [pc, #228]	@ (8015ff8 <tcp_input+0x72c>)
 8015f14:	681a      	ldr	r2, [r3, #0]
 8015f16:	2300      	movs	r3, #0
 8015f18:	69f9      	ldr	r1, [r7, #28]
 8015f1a:	47a0      	blx	r4
 8015f1c:	4603      	mov	r3, r0
 8015f1e:	74fb      	strb	r3, [r7, #19]
 8015f20:	e008      	b.n	8015f34 <tcp_input+0x668>
 8015f22:	4b35      	ldr	r3, [pc, #212]	@ (8015ff8 <tcp_input+0x72c>)
 8015f24:	681a      	ldr	r2, [r3, #0]
 8015f26:	2300      	movs	r3, #0
 8015f28:	69f9      	ldr	r1, [r7, #28]
 8015f2a:	2000      	movs	r0, #0
 8015f2c:	f7ff f890 	bl	8015050 <tcp_recv_null>
 8015f30:	4603      	mov	r3, r0
 8015f32:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015f34:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015f38:	f113 0f0d 	cmn.w	r3, #13
 8015f3c:	d053      	beq.n	8015fe6 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015f3e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d003      	beq.n	8015f4e <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015f46:	4b2c      	ldr	r3, [pc, #176]	@ (8015ff8 <tcp_input+0x72c>)
 8015f48:	681a      	ldr	r2, [r3, #0]
 8015f4a:	69fb      	ldr	r3, [r7, #28]
 8015f4c:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8015f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8015ffc <tcp_input+0x730>)
 8015f50:	781b      	ldrb	r3, [r3, #0]
 8015f52:	f003 0320 	and.w	r3, r3, #32
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	d030      	beq.n	8015fbc <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8015f5a:	69fb      	ldr	r3, [r7, #28]
 8015f5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d009      	beq.n	8015f76 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015f62:	69fb      	ldr	r3, [r7, #28]
 8015f64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015f66:	7b5a      	ldrb	r2, [r3, #13]
 8015f68:	69fb      	ldr	r3, [r7, #28]
 8015f6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015f6c:	f042 0220 	orr.w	r2, r2, #32
 8015f70:	b2d2      	uxtb	r2, r2
 8015f72:	735a      	strb	r2, [r3, #13]
 8015f74:	e022      	b.n	8015fbc <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015f76:	69fb      	ldr	r3, [r7, #28]
 8015f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015f7a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015f7e:	d005      	beq.n	8015f8c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8015f80:	69fb      	ldr	r3, [r7, #28]
 8015f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015f84:	3301      	adds	r3, #1
 8015f86:	b29a      	uxth	r2, r3
 8015f88:	69fb      	ldr	r3, [r7, #28]
 8015f8a:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8015f8c:	69fb      	ldr	r3, [r7, #28]
 8015f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d00b      	beq.n	8015fae <tcp_input+0x6e2>
 8015f96:	69fb      	ldr	r3, [r7, #28]
 8015f98:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015f9c:	69fb      	ldr	r3, [r7, #28]
 8015f9e:	6918      	ldr	r0, [r3, #16]
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	2200      	movs	r2, #0
 8015fa4:	69f9      	ldr	r1, [r7, #28]
 8015fa6:	47a0      	blx	r4
 8015fa8:	4603      	mov	r3, r0
 8015faa:	74fb      	strb	r3, [r7, #19]
 8015fac:	e001      	b.n	8015fb2 <tcp_input+0x6e6>
 8015fae:	2300      	movs	r3, #0
 8015fb0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015fb2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015fb6:	f113 0f0d 	cmn.w	r3, #13
 8015fba:	d016      	beq.n	8015fea <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8015fbc:	4b13      	ldr	r3, [pc, #76]	@ (801600c <tcp_input+0x740>)
 8015fbe:	2200      	movs	r2, #0
 8015fc0:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8015fc2:	69f8      	ldr	r0, [r7, #28]
 8015fc4:	f000 f88e 	bl	80160e4 <tcp_input_delayed_close>
 8015fc8:	4603      	mov	r3, r0
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d128      	bne.n	8016020 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015fce:	69f8      	ldr	r0, [r7, #28]
 8015fd0:	f002 ff1a 	bl	8018e08 <tcp_output>
 8015fd4:	e025      	b.n	8016022 <tcp_input+0x756>
        goto aborted;
 8015fd6:	bf00      	nop
 8015fd8:	e023      	b.n	8016022 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8015fda:	bf00      	nop
 8015fdc:	e021      	b.n	8016022 <tcp_input+0x756>
              goto aborted;
 8015fde:	bf00      	nop
 8015fe0:	e01f      	b.n	8016022 <tcp_input+0x756>
          goto aborted;
 8015fe2:	bf00      	nop
 8015fe4:	e01d      	b.n	8016022 <tcp_input+0x756>
            goto aborted;
 8015fe6:	bf00      	nop
 8015fe8:	e01b      	b.n	8016022 <tcp_input+0x756>
              goto aborted;
 8015fea:	bf00      	nop
 8015fec:	e019      	b.n	8016022 <tcp_input+0x756>
 8015fee:	bf00      	nop
 8015ff0:	20067d94 	.word	0x20067d94
 8015ff4:	20067da4 	.word	0x20067da4
 8015ff8:	20067dc4 	.word	0x20067dc4
 8015ffc:	20067dc1 	.word	0x20067dc1
 8016000:	20067dbc 	.word	0x20067dbc
 8016004:	20067dc0 	.word	0x20067dc0
 8016008:	20067dbe 	.word	0x20067dbe
 801600c:	20067dc8 	.word	0x20067dc8
 8016010:	20067d88 	.word	0x20067d88
 8016014:	08024a94 	.word	0x08024a94
 8016018:	08024c48 	.word	0x08024c48
 801601c:	08024ae0 	.word	0x08024ae0
          goto aborted;
 8016020:	bf00      	nop
    tcp_input_pcb = NULL;
 8016022:	4b27      	ldr	r3, [pc, #156]	@ (80160c0 <tcp_input+0x7f4>)
 8016024:	2200      	movs	r2, #0
 8016026:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016028:	4b26      	ldr	r3, [pc, #152]	@ (80160c4 <tcp_input+0x7f8>)
 801602a:	2200      	movs	r2, #0
 801602c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801602e:	4b26      	ldr	r3, [pc, #152]	@ (80160c8 <tcp_input+0x7fc>)
 8016030:	685b      	ldr	r3, [r3, #4]
 8016032:	2b00      	cmp	r3, #0
 8016034:	d03f      	beq.n	80160b6 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016036:	4b24      	ldr	r3, [pc, #144]	@ (80160c8 <tcp_input+0x7fc>)
 8016038:	685b      	ldr	r3, [r3, #4]
 801603a:	4618      	mov	r0, r3
 801603c:	f7fd f89a 	bl	8013174 <pbuf_free>
      inseg.p = NULL;
 8016040:	4b21      	ldr	r3, [pc, #132]	@ (80160c8 <tcp_input+0x7fc>)
 8016042:	2200      	movs	r2, #0
 8016044:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016046:	e036      	b.n	80160b6 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016048:	4b20      	ldr	r3, [pc, #128]	@ (80160cc <tcp_input+0x800>)
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	899b      	ldrh	r3, [r3, #12]
 801604e:	b29b      	uxth	r3, r3
 8016050:	4618      	mov	r0, r3
 8016052:	f7fa fcb5 	bl	80109c0 <lwip_htons>
 8016056:	4603      	mov	r3, r0
 8016058:	b2db      	uxtb	r3, r3
 801605a:	f003 0304 	and.w	r3, r3, #4
 801605e:	2b00      	cmp	r3, #0
 8016060:	d118      	bne.n	8016094 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016062:	4b1b      	ldr	r3, [pc, #108]	@ (80160d0 <tcp_input+0x804>)
 8016064:	6819      	ldr	r1, [r3, #0]
 8016066:	4b1b      	ldr	r3, [pc, #108]	@ (80160d4 <tcp_input+0x808>)
 8016068:	881b      	ldrh	r3, [r3, #0]
 801606a:	461a      	mov	r2, r3
 801606c:	4b1a      	ldr	r3, [pc, #104]	@ (80160d8 <tcp_input+0x80c>)
 801606e:	681b      	ldr	r3, [r3, #0]
 8016070:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016072:	4b16      	ldr	r3, [pc, #88]	@ (80160cc <tcp_input+0x800>)
 8016074:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016076:	885b      	ldrh	r3, [r3, #2]
 8016078:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801607a:	4a14      	ldr	r2, [pc, #80]	@ (80160cc <tcp_input+0x800>)
 801607c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801607e:	8812      	ldrh	r2, [r2, #0]
 8016080:	b292      	uxth	r2, r2
 8016082:	9202      	str	r2, [sp, #8]
 8016084:	9301      	str	r3, [sp, #4]
 8016086:	4b15      	ldr	r3, [pc, #84]	@ (80160dc <tcp_input+0x810>)
 8016088:	9300      	str	r3, [sp, #0]
 801608a:	4b15      	ldr	r3, [pc, #84]	@ (80160e0 <tcp_input+0x814>)
 801608c:	4602      	mov	r2, r0
 801608e:	2000      	movs	r0, #0
 8016090:	f003 fc6e 	bl	8019970 <tcp_rst>
    pbuf_free(p);
 8016094:	6878      	ldr	r0, [r7, #4]
 8016096:	f7fd f86d 	bl	8013174 <pbuf_free>
  return;
 801609a:	e00c      	b.n	80160b6 <tcp_input+0x7ea>
    goto dropped;
 801609c:	bf00      	nop
 801609e:	e006      	b.n	80160ae <tcp_input+0x7e2>
    goto dropped;
 80160a0:	bf00      	nop
 80160a2:	e004      	b.n	80160ae <tcp_input+0x7e2>
    goto dropped;
 80160a4:	bf00      	nop
 80160a6:	e002      	b.n	80160ae <tcp_input+0x7e2>
      goto dropped;
 80160a8:	bf00      	nop
 80160aa:	e000      	b.n	80160ae <tcp_input+0x7e2>
      goto dropped;
 80160ac:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80160ae:	6878      	ldr	r0, [r7, #4]
 80160b0:	f7fd f860 	bl	8013174 <pbuf_free>
 80160b4:	e000      	b.n	80160b8 <tcp_input+0x7ec>
  return;
 80160b6:	bf00      	nop
}
 80160b8:	3724      	adds	r7, #36	@ 0x24
 80160ba:	46bd      	mov	sp, r7
 80160bc:	bd90      	pop	{r4, r7, pc}
 80160be:	bf00      	nop
 80160c0:	20067dc8 	.word	0x20067dc8
 80160c4:	20067dc4 	.word	0x20067dc4
 80160c8:	20067d94 	.word	0x20067d94
 80160cc:	20067da4 	.word	0x20067da4
 80160d0:	20067db8 	.word	0x20067db8
 80160d4:	20067dbe 	.word	0x20067dbe
 80160d8:	20067db4 	.word	0x20067db4
 80160dc:	20064b30 	.word	0x20064b30
 80160e0:	20064b34 	.word	0x20064b34

080160e4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80160e4:	b580      	push	{r7, lr}
 80160e6:	b082      	sub	sp, #8
 80160e8:	af00      	add	r7, sp, #0
 80160ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d106      	bne.n	8016100 <tcp_input_delayed_close+0x1c>
 80160f2:	4b17      	ldr	r3, [pc, #92]	@ (8016150 <tcp_input_delayed_close+0x6c>)
 80160f4:	f240 225a 	movw	r2, #602	@ 0x25a
 80160f8:	4916      	ldr	r1, [pc, #88]	@ (8016154 <tcp_input_delayed_close+0x70>)
 80160fa:	4817      	ldr	r0, [pc, #92]	@ (8016158 <tcp_input_delayed_close+0x74>)
 80160fc:	f008 fbde 	bl	801e8bc <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016100:	4b16      	ldr	r3, [pc, #88]	@ (801615c <tcp_input_delayed_close+0x78>)
 8016102:	781b      	ldrb	r3, [r3, #0]
 8016104:	f003 0310 	and.w	r3, r3, #16
 8016108:	2b00      	cmp	r3, #0
 801610a:	d01c      	beq.n	8016146 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	8b5b      	ldrh	r3, [r3, #26]
 8016110:	f003 0310 	and.w	r3, r3, #16
 8016114:	2b00      	cmp	r3, #0
 8016116:	d10d      	bne.n	8016134 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801611e:	2b00      	cmp	r3, #0
 8016120:	d008      	beq.n	8016134 <tcp_input_delayed_close+0x50>
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016128:	687a      	ldr	r2, [r7, #4]
 801612a:	6912      	ldr	r2, [r2, #16]
 801612c:	f06f 010e 	mvn.w	r1, #14
 8016130:	4610      	mov	r0, r2
 8016132:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016134:	6879      	ldr	r1, [r7, #4]
 8016136:	480a      	ldr	r0, [pc, #40]	@ (8016160 <tcp_input_delayed_close+0x7c>)
 8016138:	f7ff fa50 	bl	80155dc <tcp_pcb_remove>
    tcp_free(pcb);
 801613c:	6878      	ldr	r0, [r7, #4]
 801613e:	f7fd fc51 	bl	80139e4 <tcp_free>
    return 1;
 8016142:	2301      	movs	r3, #1
 8016144:	e000      	b.n	8016148 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016146:	2300      	movs	r3, #0
}
 8016148:	4618      	mov	r0, r3
 801614a:	3708      	adds	r7, #8
 801614c:	46bd      	mov	sp, r7
 801614e:	bd80      	pop	{r7, pc}
 8016150:	08024a94 	.word	0x08024a94
 8016154:	08024c64 	.word	0x08024c64
 8016158:	08024ae0 	.word	0x08024ae0
 801615c:	20067dc1 	.word	0x20067dc1
 8016160:	20067d88 	.word	0x20067d88

08016164 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016164:	b590      	push	{r4, r7, lr}
 8016166:	b08b      	sub	sp, #44	@ 0x2c
 8016168:	af04      	add	r7, sp, #16
 801616a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801616c:	4b6f      	ldr	r3, [pc, #444]	@ (801632c <tcp_listen_input+0x1c8>)
 801616e:	781b      	ldrb	r3, [r3, #0]
 8016170:	f003 0304 	and.w	r3, r3, #4
 8016174:	2b00      	cmp	r3, #0
 8016176:	f040 80d2 	bne.w	801631e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	2b00      	cmp	r3, #0
 801617e:	d106      	bne.n	801618e <tcp_listen_input+0x2a>
 8016180:	4b6b      	ldr	r3, [pc, #428]	@ (8016330 <tcp_listen_input+0x1cc>)
 8016182:	f240 2281 	movw	r2, #641	@ 0x281
 8016186:	496b      	ldr	r1, [pc, #428]	@ (8016334 <tcp_listen_input+0x1d0>)
 8016188:	486b      	ldr	r0, [pc, #428]	@ (8016338 <tcp_listen_input+0x1d4>)
 801618a:	f008 fb97 	bl	801e8bc <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801618e:	4b67      	ldr	r3, [pc, #412]	@ (801632c <tcp_listen_input+0x1c8>)
 8016190:	781b      	ldrb	r3, [r3, #0]
 8016192:	f003 0310 	and.w	r3, r3, #16
 8016196:	2b00      	cmp	r3, #0
 8016198:	d019      	beq.n	80161ce <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801619a:	4b68      	ldr	r3, [pc, #416]	@ (801633c <tcp_listen_input+0x1d8>)
 801619c:	6819      	ldr	r1, [r3, #0]
 801619e:	4b68      	ldr	r3, [pc, #416]	@ (8016340 <tcp_listen_input+0x1dc>)
 80161a0:	881b      	ldrh	r3, [r3, #0]
 80161a2:	461a      	mov	r2, r3
 80161a4:	4b67      	ldr	r3, [pc, #412]	@ (8016344 <tcp_listen_input+0x1e0>)
 80161a6:	681b      	ldr	r3, [r3, #0]
 80161a8:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80161aa:	4b67      	ldr	r3, [pc, #412]	@ (8016348 <tcp_listen_input+0x1e4>)
 80161ac:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161ae:	885b      	ldrh	r3, [r3, #2]
 80161b0:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80161b2:	4a65      	ldr	r2, [pc, #404]	@ (8016348 <tcp_listen_input+0x1e4>)
 80161b4:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161b6:	8812      	ldrh	r2, [r2, #0]
 80161b8:	b292      	uxth	r2, r2
 80161ba:	9202      	str	r2, [sp, #8]
 80161bc:	9301      	str	r3, [sp, #4]
 80161be:	4b63      	ldr	r3, [pc, #396]	@ (801634c <tcp_listen_input+0x1e8>)
 80161c0:	9300      	str	r3, [sp, #0]
 80161c2:	4b63      	ldr	r3, [pc, #396]	@ (8016350 <tcp_listen_input+0x1ec>)
 80161c4:	4602      	mov	r2, r0
 80161c6:	6878      	ldr	r0, [r7, #4]
 80161c8:	f003 fbd2 	bl	8019970 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80161cc:	e0a9      	b.n	8016322 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80161ce:	4b57      	ldr	r3, [pc, #348]	@ (801632c <tcp_listen_input+0x1c8>)
 80161d0:	781b      	ldrb	r3, [r3, #0]
 80161d2:	f003 0302 	and.w	r3, r3, #2
 80161d6:	2b00      	cmp	r3, #0
 80161d8:	f000 80a3 	beq.w	8016322 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80161dc:	687b      	ldr	r3, [r7, #4]
 80161de:	7d5b      	ldrb	r3, [r3, #21]
 80161e0:	4618      	mov	r0, r3
 80161e2:	f7ff f859 	bl	8015298 <tcp_alloc>
 80161e6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80161e8:	697b      	ldr	r3, [r7, #20]
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d111      	bne.n	8016212 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	699b      	ldr	r3, [r3, #24]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d00a      	beq.n	801620c <tcp_listen_input+0xa8>
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	699b      	ldr	r3, [r3, #24]
 80161fa:	687a      	ldr	r2, [r7, #4]
 80161fc:	6910      	ldr	r0, [r2, #16]
 80161fe:	f04f 32ff 	mov.w	r2, #4294967295
 8016202:	2100      	movs	r1, #0
 8016204:	4798      	blx	r3
 8016206:	4603      	mov	r3, r0
 8016208:	73bb      	strb	r3, [r7, #14]
      return;
 801620a:	e08b      	b.n	8016324 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801620c:	23f0      	movs	r3, #240	@ 0xf0
 801620e:	73bb      	strb	r3, [r7, #14]
      return;
 8016210:	e088      	b.n	8016324 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016212:	4b50      	ldr	r3, [pc, #320]	@ (8016354 <tcp_listen_input+0x1f0>)
 8016214:	695a      	ldr	r2, [r3, #20]
 8016216:	697b      	ldr	r3, [r7, #20]
 8016218:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801621a:	4b4e      	ldr	r3, [pc, #312]	@ (8016354 <tcp_listen_input+0x1f0>)
 801621c:	691a      	ldr	r2, [r3, #16]
 801621e:	697b      	ldr	r3, [r7, #20]
 8016220:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	8ada      	ldrh	r2, [r3, #22]
 8016226:	697b      	ldr	r3, [r7, #20]
 8016228:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801622a:	4b47      	ldr	r3, [pc, #284]	@ (8016348 <tcp_listen_input+0x1e4>)
 801622c:	681b      	ldr	r3, [r3, #0]
 801622e:	881b      	ldrh	r3, [r3, #0]
 8016230:	b29a      	uxth	r2, r3
 8016232:	697b      	ldr	r3, [r7, #20]
 8016234:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016236:	697b      	ldr	r3, [r7, #20]
 8016238:	2203      	movs	r2, #3
 801623a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801623c:	4b41      	ldr	r3, [pc, #260]	@ (8016344 <tcp_listen_input+0x1e0>)
 801623e:	681b      	ldr	r3, [r3, #0]
 8016240:	1c5a      	adds	r2, r3, #1
 8016242:	697b      	ldr	r3, [r7, #20]
 8016244:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016246:	697b      	ldr	r3, [r7, #20]
 8016248:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801624a:	697b      	ldr	r3, [r7, #20]
 801624c:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 801624e:	6978      	ldr	r0, [r7, #20]
 8016250:	f7ff fa58 	bl	8015704 <tcp_next_iss>
 8016254:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016256:	697b      	ldr	r3, [r7, #20]
 8016258:	693a      	ldr	r2, [r7, #16]
 801625a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 801625c:	697b      	ldr	r3, [r7, #20]
 801625e:	693a      	ldr	r2, [r7, #16]
 8016260:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8016262:	697b      	ldr	r3, [r7, #20]
 8016264:	693a      	ldr	r2, [r7, #16]
 8016266:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016268:	697b      	ldr	r3, [r7, #20]
 801626a:	693a      	ldr	r2, [r7, #16]
 801626c:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801626e:	4b35      	ldr	r3, [pc, #212]	@ (8016344 <tcp_listen_input+0x1e0>)
 8016270:	681b      	ldr	r3, [r3, #0]
 8016272:	1e5a      	subs	r2, r3, #1
 8016274:	697b      	ldr	r3, [r7, #20]
 8016276:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	691a      	ldr	r2, [r3, #16]
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016280:	697b      	ldr	r3, [r7, #20]
 8016282:	687a      	ldr	r2, [r7, #4]
 8016284:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	7a5b      	ldrb	r3, [r3, #9]
 801628a:	f003 030c 	and.w	r3, r3, #12
 801628e:	b2da      	uxtb	r2, r3
 8016290:	697b      	ldr	r3, [r7, #20]
 8016292:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	7a1a      	ldrb	r2, [r3, #8]
 8016298:	697b      	ldr	r3, [r7, #20]
 801629a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801629c:	4b2e      	ldr	r3, [pc, #184]	@ (8016358 <tcp_listen_input+0x1f4>)
 801629e:	681a      	ldr	r2, [r3, #0]
 80162a0:	697b      	ldr	r3, [r7, #20]
 80162a2:	60da      	str	r2, [r3, #12]
 80162a4:	4a2c      	ldr	r2, [pc, #176]	@ (8016358 <tcp_listen_input+0x1f4>)
 80162a6:	697b      	ldr	r3, [r7, #20]
 80162a8:	6013      	str	r3, [r2, #0]
 80162aa:	f003 fd23 	bl	8019cf4 <tcp_timer_needed>
 80162ae:	4b2b      	ldr	r3, [pc, #172]	@ (801635c <tcp_listen_input+0x1f8>)
 80162b0:	2201      	movs	r2, #1
 80162b2:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80162b4:	6978      	ldr	r0, [r7, #20]
 80162b6:	f001 fd8b 	bl	8017dd0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80162ba:	4b23      	ldr	r3, [pc, #140]	@ (8016348 <tcp_listen_input+0x1e4>)
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	89db      	ldrh	r3, [r3, #14]
 80162c0:	b29a      	uxth	r2, r3
 80162c2:	697b      	ldr	r3, [r7, #20]
 80162c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80162c8:	697b      	ldr	r3, [r7, #20]
 80162ca:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80162ce:	697b      	ldr	r3, [r7, #20]
 80162d0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80162d4:	697b      	ldr	r3, [r7, #20]
 80162d6:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80162d8:	697b      	ldr	r3, [r7, #20]
 80162da:	3304      	adds	r3, #4
 80162dc:	4618      	mov	r0, r3
 80162de:	f005 fceb 	bl	801bcb8 <ip4_route>
 80162e2:	4601      	mov	r1, r0
 80162e4:	697b      	ldr	r3, [r7, #20]
 80162e6:	3304      	adds	r3, #4
 80162e8:	461a      	mov	r2, r3
 80162ea:	4620      	mov	r0, r4
 80162ec:	f7ff fa30 	bl	8015750 <tcp_eff_send_mss_netif>
 80162f0:	4603      	mov	r3, r0
 80162f2:	461a      	mov	r2, r3
 80162f4:	697b      	ldr	r3, [r7, #20]
 80162f6:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80162f8:	2112      	movs	r1, #18
 80162fa:	6978      	ldr	r0, [r7, #20]
 80162fc:	f002 fc96 	bl	8018c2c <tcp_enqueue_flags>
 8016300:	4603      	mov	r3, r0
 8016302:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016308:	2b00      	cmp	r3, #0
 801630a:	d004      	beq.n	8016316 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801630c:	2100      	movs	r1, #0
 801630e:	6978      	ldr	r0, [r7, #20]
 8016310:	f7fd fdee 	bl	8013ef0 <tcp_abandon>
      return;
 8016314:	e006      	b.n	8016324 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016316:	6978      	ldr	r0, [r7, #20]
 8016318:	f002 fd76 	bl	8018e08 <tcp_output>
  return;
 801631c:	e001      	b.n	8016322 <tcp_listen_input+0x1be>
    return;
 801631e:	bf00      	nop
 8016320:	e000      	b.n	8016324 <tcp_listen_input+0x1c0>
  return;
 8016322:	bf00      	nop
}
 8016324:	371c      	adds	r7, #28
 8016326:	46bd      	mov	sp, r7
 8016328:	bd90      	pop	{r4, r7, pc}
 801632a:	bf00      	nop
 801632c:	20067dc0 	.word	0x20067dc0
 8016330:	08024a94 	.word	0x08024a94
 8016334:	08024c8c 	.word	0x08024c8c
 8016338:	08024ae0 	.word	0x08024ae0
 801633c:	20067db8 	.word	0x20067db8
 8016340:	20067dbe 	.word	0x20067dbe
 8016344:	20067db4 	.word	0x20067db4
 8016348:	20067da4 	.word	0x20067da4
 801634c:	20064b30 	.word	0x20064b30
 8016350:	20064b34 	.word	0x20064b34
 8016354:	20064b20 	.word	0x20064b20
 8016358:	20067d88 	.word	0x20067d88
 801635c:	20067d90 	.word	0x20067d90

08016360 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b086      	sub	sp, #24
 8016364:	af04      	add	r7, sp, #16
 8016366:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016368:	4b2f      	ldr	r3, [pc, #188]	@ (8016428 <tcp_timewait_input+0xc8>)
 801636a:	781b      	ldrb	r3, [r3, #0]
 801636c:	f003 0304 	and.w	r3, r3, #4
 8016370:	2b00      	cmp	r3, #0
 8016372:	d153      	bne.n	801641c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d106      	bne.n	8016388 <tcp_timewait_input+0x28>
 801637a:	4b2c      	ldr	r3, [pc, #176]	@ (801642c <tcp_timewait_input+0xcc>)
 801637c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8016380:	492b      	ldr	r1, [pc, #172]	@ (8016430 <tcp_timewait_input+0xd0>)
 8016382:	482c      	ldr	r0, [pc, #176]	@ (8016434 <tcp_timewait_input+0xd4>)
 8016384:	f008 fa9a 	bl	801e8bc <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8016388:	4b27      	ldr	r3, [pc, #156]	@ (8016428 <tcp_timewait_input+0xc8>)
 801638a:	781b      	ldrb	r3, [r3, #0]
 801638c:	f003 0302 	and.w	r3, r3, #2
 8016390:	2b00      	cmp	r3, #0
 8016392:	d02a      	beq.n	80163ea <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016394:	4b28      	ldr	r3, [pc, #160]	@ (8016438 <tcp_timewait_input+0xd8>)
 8016396:	681a      	ldr	r2, [r3, #0]
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801639c:	1ad3      	subs	r3, r2, r3
 801639e:	2b00      	cmp	r3, #0
 80163a0:	db2d      	blt.n	80163fe <tcp_timewait_input+0x9e>
 80163a2:	4b25      	ldr	r3, [pc, #148]	@ (8016438 <tcp_timewait_input+0xd8>)
 80163a4:	681a      	ldr	r2, [r3, #0]
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80163aa:	6879      	ldr	r1, [r7, #4]
 80163ac:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80163ae:	440b      	add	r3, r1
 80163b0:	1ad3      	subs	r3, r2, r3
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	dc23      	bgt.n	80163fe <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80163b6:	4b21      	ldr	r3, [pc, #132]	@ (801643c <tcp_timewait_input+0xdc>)
 80163b8:	6819      	ldr	r1, [r3, #0]
 80163ba:	4b21      	ldr	r3, [pc, #132]	@ (8016440 <tcp_timewait_input+0xe0>)
 80163bc:	881b      	ldrh	r3, [r3, #0]
 80163be:	461a      	mov	r2, r3
 80163c0:	4b1d      	ldr	r3, [pc, #116]	@ (8016438 <tcp_timewait_input+0xd8>)
 80163c2:	681b      	ldr	r3, [r3, #0]
 80163c4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80163c6:	4b1f      	ldr	r3, [pc, #124]	@ (8016444 <tcp_timewait_input+0xe4>)
 80163c8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80163ca:	885b      	ldrh	r3, [r3, #2]
 80163cc:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80163ce:	4a1d      	ldr	r2, [pc, #116]	@ (8016444 <tcp_timewait_input+0xe4>)
 80163d0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80163d2:	8812      	ldrh	r2, [r2, #0]
 80163d4:	b292      	uxth	r2, r2
 80163d6:	9202      	str	r2, [sp, #8]
 80163d8:	9301      	str	r3, [sp, #4]
 80163da:	4b1b      	ldr	r3, [pc, #108]	@ (8016448 <tcp_timewait_input+0xe8>)
 80163dc:	9300      	str	r3, [sp, #0]
 80163de:	4b1b      	ldr	r3, [pc, #108]	@ (801644c <tcp_timewait_input+0xec>)
 80163e0:	4602      	mov	r2, r0
 80163e2:	6878      	ldr	r0, [r7, #4]
 80163e4:	f003 fac4 	bl	8019970 <tcp_rst>
      return;
 80163e8:	e01b      	b.n	8016422 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80163ea:	4b0f      	ldr	r3, [pc, #60]	@ (8016428 <tcp_timewait_input+0xc8>)
 80163ec:	781b      	ldrb	r3, [r3, #0]
 80163ee:	f003 0301 	and.w	r3, r3, #1
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d003      	beq.n	80163fe <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80163f6:	4b16      	ldr	r3, [pc, #88]	@ (8016450 <tcp_timewait_input+0xf0>)
 80163f8:	681a      	ldr	r2, [r3, #0]
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80163fe:	4b10      	ldr	r3, [pc, #64]	@ (8016440 <tcp_timewait_input+0xe0>)
 8016400:	881b      	ldrh	r3, [r3, #0]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d00c      	beq.n	8016420 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	8b5b      	ldrh	r3, [r3, #26]
 801640a:	f043 0302 	orr.w	r3, r3, #2
 801640e:	b29a      	uxth	r2, r3
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016414:	6878      	ldr	r0, [r7, #4]
 8016416:	f002 fcf7 	bl	8018e08 <tcp_output>
  }
  return;
 801641a:	e001      	b.n	8016420 <tcp_timewait_input+0xc0>
    return;
 801641c:	bf00      	nop
 801641e:	e000      	b.n	8016422 <tcp_timewait_input+0xc2>
  return;
 8016420:	bf00      	nop
}
 8016422:	3708      	adds	r7, #8
 8016424:	46bd      	mov	sp, r7
 8016426:	bd80      	pop	{r7, pc}
 8016428:	20067dc0 	.word	0x20067dc0
 801642c:	08024a94 	.word	0x08024a94
 8016430:	08024cac 	.word	0x08024cac
 8016434:	08024ae0 	.word	0x08024ae0
 8016438:	20067db4 	.word	0x20067db4
 801643c:	20067db8 	.word	0x20067db8
 8016440:	20067dbe 	.word	0x20067dbe
 8016444:	20067da4 	.word	0x20067da4
 8016448:	20064b30 	.word	0x20064b30
 801644c:	20064b34 	.word	0x20064b34
 8016450:	20067d7c 	.word	0x20067d7c

08016454 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8016454:	b590      	push	{r4, r7, lr}
 8016456:	b08d      	sub	sp, #52	@ 0x34
 8016458:	af04      	add	r7, sp, #16
 801645a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801645c:	2300      	movs	r3, #0
 801645e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8016460:	2300      	movs	r3, #0
 8016462:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	2b00      	cmp	r3, #0
 8016468:	d106      	bne.n	8016478 <tcp_process+0x24>
 801646a:	4b9d      	ldr	r3, [pc, #628]	@ (80166e0 <tcp_process+0x28c>)
 801646c:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8016470:	499c      	ldr	r1, [pc, #624]	@ (80166e4 <tcp_process+0x290>)
 8016472:	489d      	ldr	r0, [pc, #628]	@ (80166e8 <tcp_process+0x294>)
 8016474:	f008 fa22 	bl	801e8bc <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8016478:	4b9c      	ldr	r3, [pc, #624]	@ (80166ec <tcp_process+0x298>)
 801647a:	781b      	ldrb	r3, [r3, #0]
 801647c:	f003 0304 	and.w	r3, r3, #4
 8016480:	2b00      	cmp	r3, #0
 8016482:	d04e      	beq.n	8016522 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	7d1b      	ldrb	r3, [r3, #20]
 8016488:	2b02      	cmp	r3, #2
 801648a:	d108      	bne.n	801649e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016490:	4b97      	ldr	r3, [pc, #604]	@ (80166f0 <tcp_process+0x29c>)
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	429a      	cmp	r2, r3
 8016496:	d123      	bne.n	80164e0 <tcp_process+0x8c>
        acceptable = 1;
 8016498:	2301      	movs	r3, #1
 801649a:	76fb      	strb	r3, [r7, #27]
 801649c:	e020      	b.n	80164e0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80164a2:	4b94      	ldr	r3, [pc, #592]	@ (80166f4 <tcp_process+0x2a0>)
 80164a4:	681b      	ldr	r3, [r3, #0]
 80164a6:	429a      	cmp	r2, r3
 80164a8:	d102      	bne.n	80164b0 <tcp_process+0x5c>
        acceptable = 1;
 80164aa:	2301      	movs	r3, #1
 80164ac:	76fb      	strb	r3, [r7, #27]
 80164ae:	e017      	b.n	80164e0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80164b0:	4b90      	ldr	r3, [pc, #576]	@ (80166f4 <tcp_process+0x2a0>)
 80164b2:	681a      	ldr	r2, [r3, #0]
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164b8:	1ad3      	subs	r3, r2, r3
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	db10      	blt.n	80164e0 <tcp_process+0x8c>
 80164be:	4b8d      	ldr	r3, [pc, #564]	@ (80166f4 <tcp_process+0x2a0>)
 80164c0:	681a      	ldr	r2, [r3, #0]
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164c6:	6879      	ldr	r1, [r7, #4]
 80164c8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80164ca:	440b      	add	r3, r1
 80164cc:	1ad3      	subs	r3, r2, r3
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	dc06      	bgt.n	80164e0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	8b5b      	ldrh	r3, [r3, #26]
 80164d6:	f043 0302 	orr.w	r3, r3, #2
 80164da:	b29a      	uxth	r2, r3
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80164e0:	7efb      	ldrb	r3, [r7, #27]
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	d01b      	beq.n	801651e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	7d1b      	ldrb	r3, [r3, #20]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d106      	bne.n	80164fc <tcp_process+0xa8>
 80164ee:	4b7c      	ldr	r3, [pc, #496]	@ (80166e0 <tcp_process+0x28c>)
 80164f0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 80164f4:	4980      	ldr	r1, [pc, #512]	@ (80166f8 <tcp_process+0x2a4>)
 80164f6:	487c      	ldr	r0, [pc, #496]	@ (80166e8 <tcp_process+0x294>)
 80164f8:	f008 f9e0 	bl	801e8bc <iprintf>
      recv_flags |= TF_RESET;
 80164fc:	4b7f      	ldr	r3, [pc, #508]	@ (80166fc <tcp_process+0x2a8>)
 80164fe:	781b      	ldrb	r3, [r3, #0]
 8016500:	f043 0308 	orr.w	r3, r3, #8
 8016504:	b2da      	uxtb	r2, r3
 8016506:	4b7d      	ldr	r3, [pc, #500]	@ (80166fc <tcp_process+0x2a8>)
 8016508:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	8b5b      	ldrh	r3, [r3, #26]
 801650e:	f023 0301 	bic.w	r3, r3, #1
 8016512:	b29a      	uxth	r2, r3
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016518:	f06f 030d 	mvn.w	r3, #13
 801651c:	e37a      	b.n	8016c14 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801651e:	2300      	movs	r3, #0
 8016520:	e378      	b.n	8016c14 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016522:	4b72      	ldr	r3, [pc, #456]	@ (80166ec <tcp_process+0x298>)
 8016524:	781b      	ldrb	r3, [r3, #0]
 8016526:	f003 0302 	and.w	r3, r3, #2
 801652a:	2b00      	cmp	r3, #0
 801652c:	d010      	beq.n	8016550 <tcp_process+0xfc>
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	7d1b      	ldrb	r3, [r3, #20]
 8016532:	2b02      	cmp	r3, #2
 8016534:	d00c      	beq.n	8016550 <tcp_process+0xfc>
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	7d1b      	ldrb	r3, [r3, #20]
 801653a:	2b03      	cmp	r3, #3
 801653c:	d008      	beq.n	8016550 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	8b5b      	ldrh	r3, [r3, #26]
 8016542:	f043 0302 	orr.w	r3, r3, #2
 8016546:	b29a      	uxth	r2, r3
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 801654c:	2300      	movs	r3, #0
 801654e:	e361      	b.n	8016c14 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	8b5b      	ldrh	r3, [r3, #26]
 8016554:	f003 0310 	and.w	r3, r3, #16
 8016558:	2b00      	cmp	r3, #0
 801655a:	d103      	bne.n	8016564 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801655c:	4b68      	ldr	r3, [pc, #416]	@ (8016700 <tcp_process+0x2ac>)
 801655e:	681a      	ldr	r2, [r3, #0]
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	2200      	movs	r2, #0
 8016568:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	2200      	movs	r2, #0
 8016570:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8016574:	6878      	ldr	r0, [r7, #4]
 8016576:	f001 fc2b 	bl	8017dd0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	7d1b      	ldrb	r3, [r3, #20]
 801657e:	3b02      	subs	r3, #2
 8016580:	2b07      	cmp	r3, #7
 8016582:	f200 8337 	bhi.w	8016bf4 <tcp_process+0x7a0>
 8016586:	a201      	add	r2, pc, #4	@ (adr r2, 801658c <tcp_process+0x138>)
 8016588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801658c:	080165ad 	.word	0x080165ad
 8016590:	080167dd 	.word	0x080167dd
 8016594:	08016955 	.word	0x08016955
 8016598:	0801697f 	.word	0x0801697f
 801659c:	08016aa3 	.word	0x08016aa3
 80165a0:	08016955 	.word	0x08016955
 80165a4:	08016b2f 	.word	0x08016b2f
 80165a8:	08016bbf 	.word	0x08016bbf
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80165ac:	4b4f      	ldr	r3, [pc, #316]	@ (80166ec <tcp_process+0x298>)
 80165ae:	781b      	ldrb	r3, [r3, #0]
 80165b0:	f003 0310 	and.w	r3, r3, #16
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	f000 80e4 	beq.w	8016782 <tcp_process+0x32e>
 80165ba:	4b4c      	ldr	r3, [pc, #304]	@ (80166ec <tcp_process+0x298>)
 80165bc:	781b      	ldrb	r3, [r3, #0]
 80165be:	f003 0302 	and.w	r3, r3, #2
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	f000 80dd 	beq.w	8016782 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80165cc:	1c5a      	adds	r2, r3, #1
 80165ce:	4b48      	ldr	r3, [pc, #288]	@ (80166f0 <tcp_process+0x29c>)
 80165d0:	681b      	ldr	r3, [r3, #0]
 80165d2:	429a      	cmp	r2, r3
 80165d4:	f040 80d5 	bne.w	8016782 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80165d8:	4b46      	ldr	r3, [pc, #280]	@ (80166f4 <tcp_process+0x2a0>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	1c5a      	adds	r2, r3, #1
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 80165ea:	4b41      	ldr	r3, [pc, #260]	@ (80166f0 <tcp_process+0x29c>)
 80165ec:	681a      	ldr	r2, [r3, #0]
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80165f2:	4b44      	ldr	r3, [pc, #272]	@ (8016704 <tcp_process+0x2b0>)
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	89db      	ldrh	r3, [r3, #14]
 80165f8:	b29a      	uxth	r2, r3
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801660c:	4b39      	ldr	r3, [pc, #228]	@ (80166f4 <tcp_process+0x2a0>)
 801660e:	681b      	ldr	r3, [r3, #0]
 8016610:	1e5a      	subs	r2, r3, #1
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	2204      	movs	r2, #4
 801661a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	3304      	adds	r3, #4
 8016624:	4618      	mov	r0, r3
 8016626:	f005 fb47 	bl	801bcb8 <ip4_route>
 801662a:	4601      	mov	r1, r0
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	3304      	adds	r3, #4
 8016630:	461a      	mov	r2, r3
 8016632:	4620      	mov	r0, r4
 8016634:	f7ff f88c 	bl	8015750 <tcp_eff_send_mss_netif>
 8016638:	4603      	mov	r3, r0
 801663a:	461a      	mov	r2, r3
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016644:	009a      	lsls	r2, r3, #2
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801664a:	005b      	lsls	r3, r3, #1
 801664c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8016650:	428b      	cmp	r3, r1
 8016652:	bf38      	it	cc
 8016654:	460b      	movcc	r3, r1
 8016656:	429a      	cmp	r2, r3
 8016658:	d204      	bcs.n	8016664 <tcp_process+0x210>
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801665e:	009b      	lsls	r3, r3, #2
 8016660:	b29b      	uxth	r3, r3
 8016662:	e00d      	b.n	8016680 <tcp_process+0x22c>
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016668:	005b      	lsls	r3, r3, #1
 801666a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801666e:	4293      	cmp	r3, r2
 8016670:	d904      	bls.n	801667c <tcp_process+0x228>
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016676:	005b      	lsls	r3, r3, #1
 8016678:	b29b      	uxth	r3, r3
 801667a:	e001      	b.n	8016680 <tcp_process+0x22c>
 801667c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8016680:	687a      	ldr	r2, [r7, #4]
 8016682:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801668c:	2b00      	cmp	r3, #0
 801668e:	d106      	bne.n	801669e <tcp_process+0x24a>
 8016690:	4b13      	ldr	r3, [pc, #76]	@ (80166e0 <tcp_process+0x28c>)
 8016692:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8016696:	491c      	ldr	r1, [pc, #112]	@ (8016708 <tcp_process+0x2b4>)
 8016698:	4813      	ldr	r0, [pc, #76]	@ (80166e8 <tcp_process+0x294>)
 801669a:	f008 f90f 	bl	801e8bc <iprintf>
        --pcb->snd_queuelen;
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80166a4:	3b01      	subs	r3, #1
 80166a6:	b29a      	uxth	r2, r3
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80166b2:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80166b4:	69fb      	ldr	r3, [r7, #28]
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d12a      	bne.n	8016710 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80166be:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80166c0:	69fb      	ldr	r3, [r7, #28]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d106      	bne.n	80166d4 <tcp_process+0x280>
 80166c6:	4b06      	ldr	r3, [pc, #24]	@ (80166e0 <tcp_process+0x28c>)
 80166c8:	f44f 725d 	mov.w	r2, #884	@ 0x374
 80166cc:	490f      	ldr	r1, [pc, #60]	@ (801670c <tcp_process+0x2b8>)
 80166ce:	4806      	ldr	r0, [pc, #24]	@ (80166e8 <tcp_process+0x294>)
 80166d0:	f008 f8f4 	bl	801e8bc <iprintf>
          pcb->unsent = rseg->next;
 80166d4:	69fb      	ldr	r3, [r7, #28]
 80166d6:	681a      	ldr	r2, [r3, #0]
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	66da      	str	r2, [r3, #108]	@ 0x6c
 80166dc:	e01c      	b.n	8016718 <tcp_process+0x2c4>
 80166de:	bf00      	nop
 80166e0:	08024a94 	.word	0x08024a94
 80166e4:	08024ccc 	.word	0x08024ccc
 80166e8:	08024ae0 	.word	0x08024ae0
 80166ec:	20067dc0 	.word	0x20067dc0
 80166f0:	20067db8 	.word	0x20067db8
 80166f4:	20067db4 	.word	0x20067db4
 80166f8:	08024ce8 	.word	0x08024ce8
 80166fc:	20067dc1 	.word	0x20067dc1
 8016700:	20067d7c 	.word	0x20067d7c
 8016704:	20067da4 	.word	0x20067da4
 8016708:	08024d08 	.word	0x08024d08
 801670c:	08024d20 	.word	0x08024d20
        } else {
          pcb->unacked = rseg->next;
 8016710:	69fb      	ldr	r3, [r7, #28]
 8016712:	681a      	ldr	r2, [r3, #0]
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8016718:	69f8      	ldr	r0, [r7, #28]
 801671a:	f7fe fc54 	bl	8014fc6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016722:	2b00      	cmp	r3, #0
 8016724:	d104      	bne.n	8016730 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801672c:	861a      	strh	r2, [r3, #48]	@ 0x30
 801672e:	e006      	b.n	801673e <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	2200      	movs	r2, #0
 8016734:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	2200      	movs	r2, #0
 801673a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016744:	2b00      	cmp	r3, #0
 8016746:	d00a      	beq.n	801675e <tcp_process+0x30a>
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801674e:	687a      	ldr	r2, [r7, #4]
 8016750:	6910      	ldr	r0, [r2, #16]
 8016752:	2200      	movs	r2, #0
 8016754:	6879      	ldr	r1, [r7, #4]
 8016756:	4798      	blx	r3
 8016758:	4603      	mov	r3, r0
 801675a:	76bb      	strb	r3, [r7, #26]
 801675c:	e001      	b.n	8016762 <tcp_process+0x30e>
 801675e:	2300      	movs	r3, #0
 8016760:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8016762:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016766:	f113 0f0d 	cmn.w	r3, #13
 801676a:	d102      	bne.n	8016772 <tcp_process+0x31e>
          return ERR_ABRT;
 801676c:	f06f 030c 	mvn.w	r3, #12
 8016770:	e250      	b.n	8016c14 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	8b5b      	ldrh	r3, [r3, #26]
 8016776:	f043 0302 	orr.w	r3, r3, #2
 801677a:	b29a      	uxth	r2, r3
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8016780:	e23a      	b.n	8016bf8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8016782:	4b98      	ldr	r3, [pc, #608]	@ (80169e4 <tcp_process+0x590>)
 8016784:	781b      	ldrb	r3, [r3, #0]
 8016786:	f003 0310 	and.w	r3, r3, #16
 801678a:	2b00      	cmp	r3, #0
 801678c:	f000 8234 	beq.w	8016bf8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016790:	4b95      	ldr	r3, [pc, #596]	@ (80169e8 <tcp_process+0x594>)
 8016792:	6819      	ldr	r1, [r3, #0]
 8016794:	4b95      	ldr	r3, [pc, #596]	@ (80169ec <tcp_process+0x598>)
 8016796:	881b      	ldrh	r3, [r3, #0]
 8016798:	461a      	mov	r2, r3
 801679a:	4b95      	ldr	r3, [pc, #596]	@ (80169f0 <tcp_process+0x59c>)
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80167a0:	4b94      	ldr	r3, [pc, #592]	@ (80169f4 <tcp_process+0x5a0>)
 80167a2:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80167a4:	885b      	ldrh	r3, [r3, #2]
 80167a6:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80167a8:	4a92      	ldr	r2, [pc, #584]	@ (80169f4 <tcp_process+0x5a0>)
 80167aa:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80167ac:	8812      	ldrh	r2, [r2, #0]
 80167ae:	b292      	uxth	r2, r2
 80167b0:	9202      	str	r2, [sp, #8]
 80167b2:	9301      	str	r3, [sp, #4]
 80167b4:	4b90      	ldr	r3, [pc, #576]	@ (80169f8 <tcp_process+0x5a4>)
 80167b6:	9300      	str	r3, [sp, #0]
 80167b8:	4b90      	ldr	r3, [pc, #576]	@ (80169fc <tcp_process+0x5a8>)
 80167ba:	4602      	mov	r2, r0
 80167bc:	6878      	ldr	r0, [r7, #4]
 80167be:	f003 f8d7 	bl	8019970 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80167c8:	2b05      	cmp	r3, #5
 80167ca:	f200 8215 	bhi.w	8016bf8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	2200      	movs	r2, #0
 80167d2:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 80167d4:	6878      	ldr	r0, [r7, #4]
 80167d6:	f002 fea3 	bl	8019520 <tcp_rexmit_rto>
      break;
 80167da:	e20d      	b.n	8016bf8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80167dc:	4b81      	ldr	r3, [pc, #516]	@ (80169e4 <tcp_process+0x590>)
 80167de:	781b      	ldrb	r3, [r3, #0]
 80167e0:	f003 0310 	and.w	r3, r3, #16
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	f000 80a1 	beq.w	801692c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80167ea:	4b7f      	ldr	r3, [pc, #508]	@ (80169e8 <tcp_process+0x594>)
 80167ec:	681a      	ldr	r2, [r3, #0]
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80167f2:	1ad3      	subs	r3, r2, r3
 80167f4:	3b01      	subs	r3, #1
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	db7e      	blt.n	80168f8 <tcp_process+0x4a4>
 80167fa:	4b7b      	ldr	r3, [pc, #492]	@ (80169e8 <tcp_process+0x594>)
 80167fc:	681a      	ldr	r2, [r3, #0]
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016802:	1ad3      	subs	r3, r2, r3
 8016804:	2b00      	cmp	r3, #0
 8016806:	dc77      	bgt.n	80168f8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	2204      	movs	r2, #4
 801680c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016812:	2b00      	cmp	r3, #0
 8016814:	d102      	bne.n	801681c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016816:	23fa      	movs	r3, #250	@ 0xfa
 8016818:	76bb      	strb	r3, [r7, #26]
 801681a:	e01d      	b.n	8016858 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016820:	699b      	ldr	r3, [r3, #24]
 8016822:	2b00      	cmp	r3, #0
 8016824:	d106      	bne.n	8016834 <tcp_process+0x3e0>
 8016826:	4b76      	ldr	r3, [pc, #472]	@ (8016a00 <tcp_process+0x5ac>)
 8016828:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 801682c:	4975      	ldr	r1, [pc, #468]	@ (8016a04 <tcp_process+0x5b0>)
 801682e:	4876      	ldr	r0, [pc, #472]	@ (8016a08 <tcp_process+0x5b4>)
 8016830:	f008 f844 	bl	801e8bc <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016838:	699b      	ldr	r3, [r3, #24]
 801683a:	2b00      	cmp	r3, #0
 801683c:	d00a      	beq.n	8016854 <tcp_process+0x400>
 801683e:	687b      	ldr	r3, [r7, #4]
 8016840:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016842:	699b      	ldr	r3, [r3, #24]
 8016844:	687a      	ldr	r2, [r7, #4]
 8016846:	6910      	ldr	r0, [r2, #16]
 8016848:	2200      	movs	r2, #0
 801684a:	6879      	ldr	r1, [r7, #4]
 801684c:	4798      	blx	r3
 801684e:	4603      	mov	r3, r0
 8016850:	76bb      	strb	r3, [r7, #26]
 8016852:	e001      	b.n	8016858 <tcp_process+0x404>
 8016854:	23f0      	movs	r3, #240	@ 0xf0
 8016856:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016858:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801685c:	2b00      	cmp	r3, #0
 801685e:	d00a      	beq.n	8016876 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016860:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016864:	f113 0f0d 	cmn.w	r3, #13
 8016868:	d002      	beq.n	8016870 <tcp_process+0x41c>
              tcp_abort(pcb);
 801686a:	6878      	ldr	r0, [r7, #4]
 801686c:	f7fd fbfe 	bl	801406c <tcp_abort>
            }
            return ERR_ABRT;
 8016870:	f06f 030c 	mvn.w	r3, #12
 8016874:	e1ce      	b.n	8016c14 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8016876:	6878      	ldr	r0, [r7, #4]
 8016878:	f000 fae0 	bl	8016e3c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801687c:	4b63      	ldr	r3, [pc, #396]	@ (8016a0c <tcp_process+0x5b8>)
 801687e:	881b      	ldrh	r3, [r3, #0]
 8016880:	2b00      	cmp	r3, #0
 8016882:	d005      	beq.n	8016890 <tcp_process+0x43c>
            recv_acked--;
 8016884:	4b61      	ldr	r3, [pc, #388]	@ (8016a0c <tcp_process+0x5b8>)
 8016886:	881b      	ldrh	r3, [r3, #0]
 8016888:	3b01      	subs	r3, #1
 801688a:	b29a      	uxth	r2, r3
 801688c:	4b5f      	ldr	r3, [pc, #380]	@ (8016a0c <tcp_process+0x5b8>)
 801688e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016890:	687b      	ldr	r3, [r7, #4]
 8016892:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016894:	009a      	lsls	r2, r3, #2
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801689a:	005b      	lsls	r3, r3, #1
 801689c:	f241 111c 	movw	r1, #4380	@ 0x111c
 80168a0:	428b      	cmp	r3, r1
 80168a2:	bf38      	it	cc
 80168a4:	460b      	movcc	r3, r1
 80168a6:	429a      	cmp	r2, r3
 80168a8:	d204      	bcs.n	80168b4 <tcp_process+0x460>
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168ae:	009b      	lsls	r3, r3, #2
 80168b0:	b29b      	uxth	r3, r3
 80168b2:	e00d      	b.n	80168d0 <tcp_process+0x47c>
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168b8:	005b      	lsls	r3, r3, #1
 80168ba:	f241 121c 	movw	r2, #4380	@ 0x111c
 80168be:	4293      	cmp	r3, r2
 80168c0:	d904      	bls.n	80168cc <tcp_process+0x478>
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168c6:	005b      	lsls	r3, r3, #1
 80168c8:	b29b      	uxth	r3, r3
 80168ca:	e001      	b.n	80168d0 <tcp_process+0x47c>
 80168cc:	f241 131c 	movw	r3, #4380	@ 0x111c
 80168d0:	687a      	ldr	r2, [r7, #4]
 80168d2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80168d6:	4b4e      	ldr	r3, [pc, #312]	@ (8016a10 <tcp_process+0x5bc>)
 80168d8:	781b      	ldrb	r3, [r3, #0]
 80168da:	f003 0320 	and.w	r3, r3, #32
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d037      	beq.n	8016952 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	8b5b      	ldrh	r3, [r3, #26]
 80168e6:	f043 0302 	orr.w	r3, r3, #2
 80168ea:	b29a      	uxth	r2, r3
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80168f0:	687b      	ldr	r3, [r7, #4]
 80168f2:	2207      	movs	r2, #7
 80168f4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80168f6:	e02c      	b.n	8016952 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80168f8:	4b3b      	ldr	r3, [pc, #236]	@ (80169e8 <tcp_process+0x594>)
 80168fa:	6819      	ldr	r1, [r3, #0]
 80168fc:	4b3b      	ldr	r3, [pc, #236]	@ (80169ec <tcp_process+0x598>)
 80168fe:	881b      	ldrh	r3, [r3, #0]
 8016900:	461a      	mov	r2, r3
 8016902:	4b3b      	ldr	r3, [pc, #236]	@ (80169f0 <tcp_process+0x59c>)
 8016904:	681b      	ldr	r3, [r3, #0]
 8016906:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016908:	4b3a      	ldr	r3, [pc, #232]	@ (80169f4 <tcp_process+0x5a0>)
 801690a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801690c:	885b      	ldrh	r3, [r3, #2]
 801690e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016910:	4a38      	ldr	r2, [pc, #224]	@ (80169f4 <tcp_process+0x5a0>)
 8016912:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016914:	8812      	ldrh	r2, [r2, #0]
 8016916:	b292      	uxth	r2, r2
 8016918:	9202      	str	r2, [sp, #8]
 801691a:	9301      	str	r3, [sp, #4]
 801691c:	4b36      	ldr	r3, [pc, #216]	@ (80169f8 <tcp_process+0x5a4>)
 801691e:	9300      	str	r3, [sp, #0]
 8016920:	4b36      	ldr	r3, [pc, #216]	@ (80169fc <tcp_process+0x5a8>)
 8016922:	4602      	mov	r2, r0
 8016924:	6878      	ldr	r0, [r7, #4]
 8016926:	f003 f823 	bl	8019970 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801692a:	e167      	b.n	8016bfc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801692c:	4b2d      	ldr	r3, [pc, #180]	@ (80169e4 <tcp_process+0x590>)
 801692e:	781b      	ldrb	r3, [r3, #0]
 8016930:	f003 0302 	and.w	r3, r3, #2
 8016934:	2b00      	cmp	r3, #0
 8016936:	f000 8161 	beq.w	8016bfc <tcp_process+0x7a8>
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801693e:	1e5a      	subs	r2, r3, #1
 8016940:	4b2b      	ldr	r3, [pc, #172]	@ (80169f0 <tcp_process+0x59c>)
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	429a      	cmp	r2, r3
 8016946:	f040 8159 	bne.w	8016bfc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801694a:	6878      	ldr	r0, [r7, #4]
 801694c:	f002 fe0a 	bl	8019564 <tcp_rexmit>
      break;
 8016950:	e154      	b.n	8016bfc <tcp_process+0x7a8>
 8016952:	e153      	b.n	8016bfc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8016954:	6878      	ldr	r0, [r7, #4]
 8016956:	f000 fa71 	bl	8016e3c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801695a:	4b2d      	ldr	r3, [pc, #180]	@ (8016a10 <tcp_process+0x5bc>)
 801695c:	781b      	ldrb	r3, [r3, #0]
 801695e:	f003 0320 	and.w	r3, r3, #32
 8016962:	2b00      	cmp	r3, #0
 8016964:	f000 814c 	beq.w	8016c00 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	8b5b      	ldrh	r3, [r3, #26]
 801696c:	f043 0302 	orr.w	r3, r3, #2
 8016970:	b29a      	uxth	r2, r3
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	2207      	movs	r2, #7
 801697a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801697c:	e140      	b.n	8016c00 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801697e:	6878      	ldr	r0, [r7, #4]
 8016980:	f000 fa5c 	bl	8016e3c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016984:	4b22      	ldr	r3, [pc, #136]	@ (8016a10 <tcp_process+0x5bc>)
 8016986:	781b      	ldrb	r3, [r3, #0]
 8016988:	f003 0320 	and.w	r3, r3, #32
 801698c:	2b00      	cmp	r3, #0
 801698e:	d071      	beq.n	8016a74 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016990:	4b14      	ldr	r3, [pc, #80]	@ (80169e4 <tcp_process+0x590>)
 8016992:	781b      	ldrb	r3, [r3, #0]
 8016994:	f003 0310 	and.w	r3, r3, #16
 8016998:	2b00      	cmp	r3, #0
 801699a:	d060      	beq.n	8016a5e <tcp_process+0x60a>
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80169a0:	4b11      	ldr	r3, [pc, #68]	@ (80169e8 <tcp_process+0x594>)
 80169a2:	681b      	ldr	r3, [r3, #0]
 80169a4:	429a      	cmp	r2, r3
 80169a6:	d15a      	bne.n	8016a5e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80169ac:	2b00      	cmp	r3, #0
 80169ae:	d156      	bne.n	8016a5e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	8b5b      	ldrh	r3, [r3, #26]
 80169b4:	f043 0302 	orr.w	r3, r3, #2
 80169b8:	b29a      	uxth	r2, r3
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80169be:	6878      	ldr	r0, [r7, #4]
 80169c0:	f7fe fdbc 	bl	801553c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80169c4:	4b13      	ldr	r3, [pc, #76]	@ (8016a14 <tcp_process+0x5c0>)
 80169c6:	681b      	ldr	r3, [r3, #0]
 80169c8:	687a      	ldr	r2, [r7, #4]
 80169ca:	429a      	cmp	r2, r3
 80169cc:	d105      	bne.n	80169da <tcp_process+0x586>
 80169ce:	4b11      	ldr	r3, [pc, #68]	@ (8016a14 <tcp_process+0x5c0>)
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	68db      	ldr	r3, [r3, #12]
 80169d4:	4a0f      	ldr	r2, [pc, #60]	@ (8016a14 <tcp_process+0x5c0>)
 80169d6:	6013      	str	r3, [r2, #0]
 80169d8:	e02e      	b.n	8016a38 <tcp_process+0x5e4>
 80169da:	4b0e      	ldr	r3, [pc, #56]	@ (8016a14 <tcp_process+0x5c0>)
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	617b      	str	r3, [r7, #20]
 80169e0:	e027      	b.n	8016a32 <tcp_process+0x5de>
 80169e2:	bf00      	nop
 80169e4:	20067dc0 	.word	0x20067dc0
 80169e8:	20067db8 	.word	0x20067db8
 80169ec:	20067dbe 	.word	0x20067dbe
 80169f0:	20067db4 	.word	0x20067db4
 80169f4:	20067da4 	.word	0x20067da4
 80169f8:	20064b30 	.word	0x20064b30
 80169fc:	20064b34 	.word	0x20064b34
 8016a00:	08024a94 	.word	0x08024a94
 8016a04:	08024d34 	.word	0x08024d34
 8016a08:	08024ae0 	.word	0x08024ae0
 8016a0c:	20067dbc 	.word	0x20067dbc
 8016a10:	20067dc1 	.word	0x20067dc1
 8016a14:	20067d88 	.word	0x20067d88
 8016a18:	697b      	ldr	r3, [r7, #20]
 8016a1a:	68db      	ldr	r3, [r3, #12]
 8016a1c:	687a      	ldr	r2, [r7, #4]
 8016a1e:	429a      	cmp	r2, r3
 8016a20:	d104      	bne.n	8016a2c <tcp_process+0x5d8>
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	68da      	ldr	r2, [r3, #12]
 8016a26:	697b      	ldr	r3, [r7, #20]
 8016a28:	60da      	str	r2, [r3, #12]
 8016a2a:	e005      	b.n	8016a38 <tcp_process+0x5e4>
 8016a2c:	697b      	ldr	r3, [r7, #20]
 8016a2e:	68db      	ldr	r3, [r3, #12]
 8016a30:	617b      	str	r3, [r7, #20]
 8016a32:	697b      	ldr	r3, [r7, #20]
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	d1ef      	bne.n	8016a18 <tcp_process+0x5c4>
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	60da      	str	r2, [r3, #12]
 8016a3e:	4b77      	ldr	r3, [pc, #476]	@ (8016c1c <tcp_process+0x7c8>)
 8016a40:	2201      	movs	r2, #1
 8016a42:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8016a44:	687b      	ldr	r3, [r7, #4]
 8016a46:	220a      	movs	r2, #10
 8016a48:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016a4a:	4b75      	ldr	r3, [pc, #468]	@ (8016c20 <tcp_process+0x7cc>)
 8016a4c:	681a      	ldr	r2, [r3, #0]
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	60da      	str	r2, [r3, #12]
 8016a52:	4a73      	ldr	r2, [pc, #460]	@ (8016c20 <tcp_process+0x7cc>)
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	6013      	str	r3, [r2, #0]
 8016a58:	f003 f94c 	bl	8019cf4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016a5c:	e0d2      	b.n	8016c04 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	8b5b      	ldrh	r3, [r3, #26]
 8016a62:	f043 0302 	orr.w	r3, r3, #2
 8016a66:	b29a      	uxth	r2, r3
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	2208      	movs	r2, #8
 8016a70:	751a      	strb	r2, [r3, #20]
      break;
 8016a72:	e0c7      	b.n	8016c04 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016a74:	4b6b      	ldr	r3, [pc, #428]	@ (8016c24 <tcp_process+0x7d0>)
 8016a76:	781b      	ldrb	r3, [r3, #0]
 8016a78:	f003 0310 	and.w	r3, r3, #16
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	f000 80c1 	beq.w	8016c04 <tcp_process+0x7b0>
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016a86:	4b68      	ldr	r3, [pc, #416]	@ (8016c28 <tcp_process+0x7d4>)
 8016a88:	681b      	ldr	r3, [r3, #0]
 8016a8a:	429a      	cmp	r2, r3
 8016a8c:	f040 80ba 	bne.w	8016c04 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	f040 80b5 	bne.w	8016c04 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	2206      	movs	r2, #6
 8016a9e:	751a      	strb	r2, [r3, #20]
      break;
 8016aa0:	e0b0      	b.n	8016c04 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8016aa2:	6878      	ldr	r0, [r7, #4]
 8016aa4:	f000 f9ca 	bl	8016e3c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016aa8:	4b60      	ldr	r3, [pc, #384]	@ (8016c2c <tcp_process+0x7d8>)
 8016aaa:	781b      	ldrb	r3, [r3, #0]
 8016aac:	f003 0320 	and.w	r3, r3, #32
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	f000 80a9 	beq.w	8016c08 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	8b5b      	ldrh	r3, [r3, #26]
 8016aba:	f043 0302 	orr.w	r3, r3, #2
 8016abe:	b29a      	uxth	r2, r3
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016ac4:	6878      	ldr	r0, [r7, #4]
 8016ac6:	f7fe fd39 	bl	801553c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016aca:	4b59      	ldr	r3, [pc, #356]	@ (8016c30 <tcp_process+0x7dc>)
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	687a      	ldr	r2, [r7, #4]
 8016ad0:	429a      	cmp	r2, r3
 8016ad2:	d105      	bne.n	8016ae0 <tcp_process+0x68c>
 8016ad4:	4b56      	ldr	r3, [pc, #344]	@ (8016c30 <tcp_process+0x7dc>)
 8016ad6:	681b      	ldr	r3, [r3, #0]
 8016ad8:	68db      	ldr	r3, [r3, #12]
 8016ada:	4a55      	ldr	r2, [pc, #340]	@ (8016c30 <tcp_process+0x7dc>)
 8016adc:	6013      	str	r3, [r2, #0]
 8016ade:	e013      	b.n	8016b08 <tcp_process+0x6b4>
 8016ae0:	4b53      	ldr	r3, [pc, #332]	@ (8016c30 <tcp_process+0x7dc>)
 8016ae2:	681b      	ldr	r3, [r3, #0]
 8016ae4:	613b      	str	r3, [r7, #16]
 8016ae6:	e00c      	b.n	8016b02 <tcp_process+0x6ae>
 8016ae8:	693b      	ldr	r3, [r7, #16]
 8016aea:	68db      	ldr	r3, [r3, #12]
 8016aec:	687a      	ldr	r2, [r7, #4]
 8016aee:	429a      	cmp	r2, r3
 8016af0:	d104      	bne.n	8016afc <tcp_process+0x6a8>
 8016af2:	687b      	ldr	r3, [r7, #4]
 8016af4:	68da      	ldr	r2, [r3, #12]
 8016af6:	693b      	ldr	r3, [r7, #16]
 8016af8:	60da      	str	r2, [r3, #12]
 8016afa:	e005      	b.n	8016b08 <tcp_process+0x6b4>
 8016afc:	693b      	ldr	r3, [r7, #16]
 8016afe:	68db      	ldr	r3, [r3, #12]
 8016b00:	613b      	str	r3, [r7, #16]
 8016b02:	693b      	ldr	r3, [r7, #16]
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	d1ef      	bne.n	8016ae8 <tcp_process+0x694>
 8016b08:	687b      	ldr	r3, [r7, #4]
 8016b0a:	2200      	movs	r2, #0
 8016b0c:	60da      	str	r2, [r3, #12]
 8016b0e:	4b43      	ldr	r3, [pc, #268]	@ (8016c1c <tcp_process+0x7c8>)
 8016b10:	2201      	movs	r2, #1
 8016b12:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	220a      	movs	r2, #10
 8016b18:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016b1a:	4b41      	ldr	r3, [pc, #260]	@ (8016c20 <tcp_process+0x7cc>)
 8016b1c:	681a      	ldr	r2, [r3, #0]
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	60da      	str	r2, [r3, #12]
 8016b22:	4a3f      	ldr	r2, [pc, #252]	@ (8016c20 <tcp_process+0x7cc>)
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	6013      	str	r3, [r2, #0]
 8016b28:	f003 f8e4 	bl	8019cf4 <tcp_timer_needed>
      }
      break;
 8016b2c:	e06c      	b.n	8016c08 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016b2e:	6878      	ldr	r0, [r7, #4]
 8016b30:	f000 f984 	bl	8016e3c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016b34:	4b3b      	ldr	r3, [pc, #236]	@ (8016c24 <tcp_process+0x7d0>)
 8016b36:	781b      	ldrb	r3, [r3, #0]
 8016b38:	f003 0310 	and.w	r3, r3, #16
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d065      	beq.n	8016c0c <tcp_process+0x7b8>
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016b44:	4b38      	ldr	r3, [pc, #224]	@ (8016c28 <tcp_process+0x7d4>)
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	d15f      	bne.n	8016c0c <tcp_process+0x7b8>
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b50:	2b00      	cmp	r3, #0
 8016b52:	d15b      	bne.n	8016c0c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016b54:	6878      	ldr	r0, [r7, #4]
 8016b56:	f7fe fcf1 	bl	801553c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016b5a:	4b35      	ldr	r3, [pc, #212]	@ (8016c30 <tcp_process+0x7dc>)
 8016b5c:	681b      	ldr	r3, [r3, #0]
 8016b5e:	687a      	ldr	r2, [r7, #4]
 8016b60:	429a      	cmp	r2, r3
 8016b62:	d105      	bne.n	8016b70 <tcp_process+0x71c>
 8016b64:	4b32      	ldr	r3, [pc, #200]	@ (8016c30 <tcp_process+0x7dc>)
 8016b66:	681b      	ldr	r3, [r3, #0]
 8016b68:	68db      	ldr	r3, [r3, #12]
 8016b6a:	4a31      	ldr	r2, [pc, #196]	@ (8016c30 <tcp_process+0x7dc>)
 8016b6c:	6013      	str	r3, [r2, #0]
 8016b6e:	e013      	b.n	8016b98 <tcp_process+0x744>
 8016b70:	4b2f      	ldr	r3, [pc, #188]	@ (8016c30 <tcp_process+0x7dc>)
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	60fb      	str	r3, [r7, #12]
 8016b76:	e00c      	b.n	8016b92 <tcp_process+0x73e>
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	68db      	ldr	r3, [r3, #12]
 8016b7c:	687a      	ldr	r2, [r7, #4]
 8016b7e:	429a      	cmp	r2, r3
 8016b80:	d104      	bne.n	8016b8c <tcp_process+0x738>
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	68da      	ldr	r2, [r3, #12]
 8016b86:	68fb      	ldr	r3, [r7, #12]
 8016b88:	60da      	str	r2, [r3, #12]
 8016b8a:	e005      	b.n	8016b98 <tcp_process+0x744>
 8016b8c:	68fb      	ldr	r3, [r7, #12]
 8016b8e:	68db      	ldr	r3, [r3, #12]
 8016b90:	60fb      	str	r3, [r7, #12]
 8016b92:	68fb      	ldr	r3, [r7, #12]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d1ef      	bne.n	8016b78 <tcp_process+0x724>
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	2200      	movs	r2, #0
 8016b9c:	60da      	str	r2, [r3, #12]
 8016b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8016c1c <tcp_process+0x7c8>)
 8016ba0:	2201      	movs	r2, #1
 8016ba2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	220a      	movs	r2, #10
 8016ba8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016baa:	4b1d      	ldr	r3, [pc, #116]	@ (8016c20 <tcp_process+0x7cc>)
 8016bac:	681a      	ldr	r2, [r3, #0]
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	60da      	str	r2, [r3, #12]
 8016bb2:	4a1b      	ldr	r2, [pc, #108]	@ (8016c20 <tcp_process+0x7cc>)
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	6013      	str	r3, [r2, #0]
 8016bb8:	f003 f89c 	bl	8019cf4 <tcp_timer_needed>
      }
      break;
 8016bbc:	e026      	b.n	8016c0c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8016bbe:	6878      	ldr	r0, [r7, #4]
 8016bc0:	f000 f93c 	bl	8016e3c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016bc4:	4b17      	ldr	r3, [pc, #92]	@ (8016c24 <tcp_process+0x7d0>)
 8016bc6:	781b      	ldrb	r3, [r3, #0]
 8016bc8:	f003 0310 	and.w	r3, r3, #16
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d01f      	beq.n	8016c10 <tcp_process+0x7bc>
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016bd4:	4b14      	ldr	r3, [pc, #80]	@ (8016c28 <tcp_process+0x7d4>)
 8016bd6:	681b      	ldr	r3, [r3, #0]
 8016bd8:	429a      	cmp	r2, r3
 8016bda:	d119      	bne.n	8016c10 <tcp_process+0x7bc>
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d115      	bne.n	8016c10 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016be4:	4b11      	ldr	r3, [pc, #68]	@ (8016c2c <tcp_process+0x7d8>)
 8016be6:	781b      	ldrb	r3, [r3, #0]
 8016be8:	f043 0310 	orr.w	r3, r3, #16
 8016bec:	b2da      	uxtb	r2, r3
 8016bee:	4b0f      	ldr	r3, [pc, #60]	@ (8016c2c <tcp_process+0x7d8>)
 8016bf0:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016bf2:	e00d      	b.n	8016c10 <tcp_process+0x7bc>
    default:
      break;
 8016bf4:	bf00      	nop
 8016bf6:	e00c      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016bf8:	bf00      	nop
 8016bfa:	e00a      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016bfc:	bf00      	nop
 8016bfe:	e008      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016c00:	bf00      	nop
 8016c02:	e006      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016c04:	bf00      	nop
 8016c06:	e004      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016c08:	bf00      	nop
 8016c0a:	e002      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016c0c:	bf00      	nop
 8016c0e:	e000      	b.n	8016c12 <tcp_process+0x7be>
      break;
 8016c10:	bf00      	nop
  }
  return ERR_OK;
 8016c12:	2300      	movs	r3, #0
}
 8016c14:	4618      	mov	r0, r3
 8016c16:	3724      	adds	r7, #36	@ 0x24
 8016c18:	46bd      	mov	sp, r7
 8016c1a:	bd90      	pop	{r4, r7, pc}
 8016c1c:	20067d90 	.word	0x20067d90
 8016c20:	20067d8c 	.word	0x20067d8c
 8016c24:	20067dc0 	.word	0x20067dc0
 8016c28:	20067db8 	.word	0x20067db8
 8016c2c:	20067dc1 	.word	0x20067dc1
 8016c30:	20067d88 	.word	0x20067d88

08016c34 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016c34:	b590      	push	{r4, r7, lr}
 8016c36:	b085      	sub	sp, #20
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	6078      	str	r0, [r7, #4]
 8016c3c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d106      	bne.n	8016c52 <tcp_oos_insert_segment+0x1e>
 8016c44:	4b3b      	ldr	r3, [pc, #236]	@ (8016d34 <tcp_oos_insert_segment+0x100>)
 8016c46:	f240 421f 	movw	r2, #1055	@ 0x41f
 8016c4a:	493b      	ldr	r1, [pc, #236]	@ (8016d38 <tcp_oos_insert_segment+0x104>)
 8016c4c:	483b      	ldr	r0, [pc, #236]	@ (8016d3c <tcp_oos_insert_segment+0x108>)
 8016c4e:	f007 fe35 	bl	801e8bc <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	68db      	ldr	r3, [r3, #12]
 8016c56:	899b      	ldrh	r3, [r3, #12]
 8016c58:	b29b      	uxth	r3, r3
 8016c5a:	4618      	mov	r0, r3
 8016c5c:	f7f9 feb0 	bl	80109c0 <lwip_htons>
 8016c60:	4603      	mov	r3, r0
 8016c62:	b2db      	uxtb	r3, r3
 8016c64:	f003 0301 	and.w	r3, r3, #1
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d028      	beq.n	8016cbe <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016c6c:	6838      	ldr	r0, [r7, #0]
 8016c6e:	f7fe f995 	bl	8014f9c <tcp_segs_free>
    next = NULL;
 8016c72:	2300      	movs	r3, #0
 8016c74:	603b      	str	r3, [r7, #0]
 8016c76:	e056      	b.n	8016d26 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016c78:	683b      	ldr	r3, [r7, #0]
 8016c7a:	68db      	ldr	r3, [r3, #12]
 8016c7c:	899b      	ldrh	r3, [r3, #12]
 8016c7e:	b29b      	uxth	r3, r3
 8016c80:	4618      	mov	r0, r3
 8016c82:	f7f9 fe9d 	bl	80109c0 <lwip_htons>
 8016c86:	4603      	mov	r3, r0
 8016c88:	b2db      	uxtb	r3, r3
 8016c8a:	f003 0301 	and.w	r3, r3, #1
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d00d      	beq.n	8016cae <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	68db      	ldr	r3, [r3, #12]
 8016c96:	899b      	ldrh	r3, [r3, #12]
 8016c98:	b29c      	uxth	r4, r3
 8016c9a:	2001      	movs	r0, #1
 8016c9c:	f7f9 fe90 	bl	80109c0 <lwip_htons>
 8016ca0:	4603      	mov	r3, r0
 8016ca2:	461a      	mov	r2, r3
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	68db      	ldr	r3, [r3, #12]
 8016ca8:	4322      	orrs	r2, r4
 8016caa:	b292      	uxth	r2, r2
 8016cac:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8016cae:	683b      	ldr	r3, [r7, #0]
 8016cb0:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8016cb2:	683b      	ldr	r3, [r7, #0]
 8016cb4:	681b      	ldr	r3, [r3, #0]
 8016cb6:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8016cb8:	68f8      	ldr	r0, [r7, #12]
 8016cba:	f7fe f984 	bl	8014fc6 <tcp_seg_free>
    while (next &&
 8016cbe:	683b      	ldr	r3, [r7, #0]
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d00e      	beq.n	8016ce2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	891b      	ldrh	r3, [r3, #8]
 8016cc8:	461a      	mov	r2, r3
 8016cca:	4b1d      	ldr	r3, [pc, #116]	@ (8016d40 <tcp_oos_insert_segment+0x10c>)
 8016ccc:	681b      	ldr	r3, [r3, #0]
 8016cce:	441a      	add	r2, r3
 8016cd0:	683b      	ldr	r3, [r7, #0]
 8016cd2:	68db      	ldr	r3, [r3, #12]
 8016cd4:	685b      	ldr	r3, [r3, #4]
 8016cd6:	6839      	ldr	r1, [r7, #0]
 8016cd8:	8909      	ldrh	r1, [r1, #8]
 8016cda:	440b      	add	r3, r1
 8016cdc:	1ad3      	subs	r3, r2, r3
    while (next &&
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	daca      	bge.n	8016c78 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016ce2:	683b      	ldr	r3, [r7, #0]
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	d01e      	beq.n	8016d26 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016ce8:	687b      	ldr	r3, [r7, #4]
 8016cea:	891b      	ldrh	r3, [r3, #8]
 8016cec:	461a      	mov	r2, r3
 8016cee:	4b14      	ldr	r3, [pc, #80]	@ (8016d40 <tcp_oos_insert_segment+0x10c>)
 8016cf0:	681b      	ldr	r3, [r3, #0]
 8016cf2:	441a      	add	r2, r3
 8016cf4:	683b      	ldr	r3, [r7, #0]
 8016cf6:	68db      	ldr	r3, [r3, #12]
 8016cf8:	685b      	ldr	r3, [r3, #4]
 8016cfa:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016cfc:	2b00      	cmp	r3, #0
 8016cfe:	dd12      	ble.n	8016d26 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016d00:	683b      	ldr	r3, [r7, #0]
 8016d02:	68db      	ldr	r3, [r3, #12]
 8016d04:	685b      	ldr	r3, [r3, #4]
 8016d06:	b29a      	uxth	r2, r3
 8016d08:	4b0d      	ldr	r3, [pc, #52]	@ (8016d40 <tcp_oos_insert_segment+0x10c>)
 8016d0a:	681b      	ldr	r3, [r3, #0]
 8016d0c:	b29b      	uxth	r3, r3
 8016d0e:	1ad3      	subs	r3, r2, r3
 8016d10:	b29a      	uxth	r2, r3
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	685a      	ldr	r2, [r3, #4]
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	891b      	ldrh	r3, [r3, #8]
 8016d1e:	4619      	mov	r1, r3
 8016d20:	4610      	mov	r0, r2
 8016d22:	f7fc f8a1 	bl	8012e68 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	683a      	ldr	r2, [r7, #0]
 8016d2a:	601a      	str	r2, [r3, #0]
}
 8016d2c:	bf00      	nop
 8016d2e:	3714      	adds	r7, #20
 8016d30:	46bd      	mov	sp, r7
 8016d32:	bd90      	pop	{r4, r7, pc}
 8016d34:	08024a94 	.word	0x08024a94
 8016d38:	08024d54 	.word	0x08024d54
 8016d3c:	08024ae0 	.word	0x08024ae0
 8016d40:	20067db4 	.word	0x20067db4

08016d44 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016d44:	b5b0      	push	{r4, r5, r7, lr}
 8016d46:	b086      	sub	sp, #24
 8016d48:	af00      	add	r7, sp, #0
 8016d4a:	60f8      	str	r0, [r7, #12]
 8016d4c:	60b9      	str	r1, [r7, #8]
 8016d4e:	607a      	str	r2, [r7, #4]
 8016d50:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016d52:	e03e      	b.n	8016dd2 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016d54:	68bb      	ldr	r3, [r7, #8]
 8016d56:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016d58:	68bb      	ldr	r3, [r7, #8]
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016d5e:	697b      	ldr	r3, [r7, #20]
 8016d60:	685b      	ldr	r3, [r3, #4]
 8016d62:	4618      	mov	r0, r3
 8016d64:	f7fc fa94 	bl	8013290 <pbuf_clen>
 8016d68:	4603      	mov	r3, r0
 8016d6a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8016d6c:	68fb      	ldr	r3, [r7, #12]
 8016d6e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016d72:	8a7a      	ldrh	r2, [r7, #18]
 8016d74:	429a      	cmp	r2, r3
 8016d76:	d906      	bls.n	8016d86 <tcp_free_acked_segments+0x42>
 8016d78:	4b2a      	ldr	r3, [pc, #168]	@ (8016e24 <tcp_free_acked_segments+0xe0>)
 8016d7a:	f240 4257 	movw	r2, #1111	@ 0x457
 8016d7e:	492a      	ldr	r1, [pc, #168]	@ (8016e28 <tcp_free_acked_segments+0xe4>)
 8016d80:	482a      	ldr	r0, [pc, #168]	@ (8016e2c <tcp_free_acked_segments+0xe8>)
 8016d82:	f007 fd9b 	bl	801e8bc <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8016d86:	68fb      	ldr	r3, [r7, #12]
 8016d88:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8016d8c:	8a7b      	ldrh	r3, [r7, #18]
 8016d8e:	1ad3      	subs	r3, r2, r3
 8016d90:	b29a      	uxth	r2, r3
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8016d98:	697b      	ldr	r3, [r7, #20]
 8016d9a:	891a      	ldrh	r2, [r3, #8]
 8016d9c:	4b24      	ldr	r3, [pc, #144]	@ (8016e30 <tcp_free_acked_segments+0xec>)
 8016d9e:	881b      	ldrh	r3, [r3, #0]
 8016da0:	4413      	add	r3, r2
 8016da2:	b29a      	uxth	r2, r3
 8016da4:	4b22      	ldr	r3, [pc, #136]	@ (8016e30 <tcp_free_acked_segments+0xec>)
 8016da6:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8016da8:	6978      	ldr	r0, [r7, #20]
 8016daa:	f7fe f90c 	bl	8014fc6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8016dae:	68fb      	ldr	r3, [r7, #12]
 8016db0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d00c      	beq.n	8016dd2 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8016db8:	68bb      	ldr	r3, [r7, #8]
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d109      	bne.n	8016dd2 <tcp_free_acked_segments+0x8e>
 8016dbe:	683b      	ldr	r3, [r7, #0]
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d106      	bne.n	8016dd2 <tcp_free_acked_segments+0x8e>
 8016dc4:	4b17      	ldr	r3, [pc, #92]	@ (8016e24 <tcp_free_acked_segments+0xe0>)
 8016dc6:	f240 4261 	movw	r2, #1121	@ 0x461
 8016dca:	491a      	ldr	r1, [pc, #104]	@ (8016e34 <tcp_free_acked_segments+0xf0>)
 8016dcc:	4817      	ldr	r0, [pc, #92]	@ (8016e2c <tcp_free_acked_segments+0xe8>)
 8016dce:	f007 fd75 	bl	801e8bc <iprintf>
  while (seg_list != NULL &&
 8016dd2:	68bb      	ldr	r3, [r7, #8]
 8016dd4:	2b00      	cmp	r3, #0
 8016dd6:	d020      	beq.n	8016e1a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8016dd8:	68bb      	ldr	r3, [r7, #8]
 8016dda:	68db      	ldr	r3, [r3, #12]
 8016ddc:	685b      	ldr	r3, [r3, #4]
 8016dde:	4618      	mov	r0, r3
 8016de0:	f7f9 fe04 	bl	80109ec <lwip_htonl>
 8016de4:	4604      	mov	r4, r0
 8016de6:	68bb      	ldr	r3, [r7, #8]
 8016de8:	891b      	ldrh	r3, [r3, #8]
 8016dea:	461d      	mov	r5, r3
 8016dec:	68bb      	ldr	r3, [r7, #8]
 8016dee:	68db      	ldr	r3, [r3, #12]
 8016df0:	899b      	ldrh	r3, [r3, #12]
 8016df2:	b29b      	uxth	r3, r3
 8016df4:	4618      	mov	r0, r3
 8016df6:	f7f9 fde3 	bl	80109c0 <lwip_htons>
 8016dfa:	4603      	mov	r3, r0
 8016dfc:	b2db      	uxtb	r3, r3
 8016dfe:	f003 0303 	and.w	r3, r3, #3
 8016e02:	2b00      	cmp	r3, #0
 8016e04:	d001      	beq.n	8016e0a <tcp_free_acked_segments+0xc6>
 8016e06:	2301      	movs	r3, #1
 8016e08:	e000      	b.n	8016e0c <tcp_free_acked_segments+0xc8>
 8016e0a:	2300      	movs	r3, #0
 8016e0c:	442b      	add	r3, r5
 8016e0e:	18e2      	adds	r2, r4, r3
 8016e10:	4b09      	ldr	r3, [pc, #36]	@ (8016e38 <tcp_free_acked_segments+0xf4>)
 8016e12:	681b      	ldr	r3, [r3, #0]
 8016e14:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	dd9c      	ble.n	8016d54 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8016e1a:	68bb      	ldr	r3, [r7, #8]
}
 8016e1c:	4618      	mov	r0, r3
 8016e1e:	3718      	adds	r7, #24
 8016e20:	46bd      	mov	sp, r7
 8016e22:	bdb0      	pop	{r4, r5, r7, pc}
 8016e24:	08024a94 	.word	0x08024a94
 8016e28:	08024d7c 	.word	0x08024d7c
 8016e2c:	08024ae0 	.word	0x08024ae0
 8016e30:	20067dbc 	.word	0x20067dbc
 8016e34:	08024da4 	.word	0x08024da4
 8016e38:	20067db8 	.word	0x20067db8

08016e3c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016e3c:	b5b0      	push	{r4, r5, r7, lr}
 8016e3e:	b094      	sub	sp, #80	@ 0x50
 8016e40:	af00      	add	r7, sp, #0
 8016e42:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016e44:	2300      	movs	r3, #0
 8016e46:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	2b00      	cmp	r3, #0
 8016e4c:	d106      	bne.n	8016e5c <tcp_receive+0x20>
 8016e4e:	4b91      	ldr	r3, [pc, #580]	@ (8017094 <tcp_receive+0x258>)
 8016e50:	f240 427b 	movw	r2, #1147	@ 0x47b
 8016e54:	4990      	ldr	r1, [pc, #576]	@ (8017098 <tcp_receive+0x25c>)
 8016e56:	4891      	ldr	r0, [pc, #580]	@ (801709c <tcp_receive+0x260>)
 8016e58:	f007 fd30 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	7d1b      	ldrb	r3, [r3, #20]
 8016e60:	2b03      	cmp	r3, #3
 8016e62:	d806      	bhi.n	8016e72 <tcp_receive+0x36>
 8016e64:	4b8b      	ldr	r3, [pc, #556]	@ (8017094 <tcp_receive+0x258>)
 8016e66:	f240 427c 	movw	r2, #1148	@ 0x47c
 8016e6a:	498d      	ldr	r1, [pc, #564]	@ (80170a0 <tcp_receive+0x264>)
 8016e6c:	488b      	ldr	r0, [pc, #556]	@ (801709c <tcp_receive+0x260>)
 8016e6e:	f007 fd25 	bl	801e8bc <iprintf>

  if (flags & TCP_ACK) {
 8016e72:	4b8c      	ldr	r3, [pc, #560]	@ (80170a4 <tcp_receive+0x268>)
 8016e74:	781b      	ldrb	r3, [r3, #0]
 8016e76:	f003 0310 	and.w	r3, r3, #16
 8016e7a:	2b00      	cmp	r3, #0
 8016e7c:	f000 8264 	beq.w	8017348 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016e86:	461a      	mov	r2, r3
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e8c:	4413      	add	r3, r2
 8016e8e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016e94:	4b84      	ldr	r3, [pc, #528]	@ (80170a8 <tcp_receive+0x26c>)
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	1ad3      	subs	r3, r2, r3
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	db1b      	blt.n	8016ed6 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016ea2:	4b81      	ldr	r3, [pc, #516]	@ (80170a8 <tcp_receive+0x26c>)
 8016ea4:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016ea6:	429a      	cmp	r2, r3
 8016ea8:	d106      	bne.n	8016eb8 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016eae:	4b7f      	ldr	r3, [pc, #508]	@ (80170ac <tcp_receive+0x270>)
 8016eb0:	681b      	ldr	r3, [r3, #0]
 8016eb2:	1ad3      	subs	r3, r2, r3
 8016eb4:	2b00      	cmp	r3, #0
 8016eb6:	db0e      	blt.n	8016ed6 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016ebc:	4b7b      	ldr	r3, [pc, #492]	@ (80170ac <tcp_receive+0x270>)
 8016ebe:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016ec0:	429a      	cmp	r2, r3
 8016ec2:	d125      	bne.n	8016f10 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016ec4:	4b7a      	ldr	r3, [pc, #488]	@ (80170b0 <tcp_receive+0x274>)
 8016ec6:	681b      	ldr	r3, [r3, #0]
 8016ec8:	89db      	ldrh	r3, [r3, #14]
 8016eca:	b29a      	uxth	r2, r3
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016ed2:	429a      	cmp	r2, r3
 8016ed4:	d91c      	bls.n	8016f10 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8016ed6:	4b76      	ldr	r3, [pc, #472]	@ (80170b0 <tcp_receive+0x274>)
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	89db      	ldrh	r3, [r3, #14]
 8016edc:	b29a      	uxth	r2, r3
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016ef0:	429a      	cmp	r2, r3
 8016ef2:	d205      	bcs.n	8016f00 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8016f00:	4b69      	ldr	r3, [pc, #420]	@ (80170a8 <tcp_receive+0x26c>)
 8016f02:	681a      	ldr	r2, [r3, #0]
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8016f08:	4b68      	ldr	r3, [pc, #416]	@ (80170ac <tcp_receive+0x270>)
 8016f0a:	681a      	ldr	r2, [r3, #0]
 8016f0c:	687b      	ldr	r3, [r7, #4]
 8016f0e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016f10:	4b66      	ldr	r3, [pc, #408]	@ (80170ac <tcp_receive+0x270>)
 8016f12:	681a      	ldr	r2, [r3, #0]
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016f18:	1ad3      	subs	r3, r2, r3
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	dc58      	bgt.n	8016fd0 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016f1e:	4b65      	ldr	r3, [pc, #404]	@ (80170b4 <tcp_receive+0x278>)
 8016f20:	881b      	ldrh	r3, [r3, #0]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d14b      	bne.n	8016fbe <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f2a:	687a      	ldr	r2, [r7, #4]
 8016f2c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8016f30:	4413      	add	r3, r2
 8016f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016f34:	429a      	cmp	r2, r3
 8016f36:	d142      	bne.n	8016fbe <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	db3d      	blt.n	8016fbe <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016f46:	4b59      	ldr	r3, [pc, #356]	@ (80170ac <tcp_receive+0x270>)
 8016f48:	681b      	ldr	r3, [r3, #0]
 8016f4a:	429a      	cmp	r2, r3
 8016f4c:	d137      	bne.n	8016fbe <tcp_receive+0x182>
              found_dupack = 1;
 8016f4e:	2301      	movs	r3, #1
 8016f50:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016f58:	2bff      	cmp	r3, #255	@ 0xff
 8016f5a:	d007      	beq.n	8016f6c <tcp_receive+0x130>
                ++pcb->dupacks;
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016f62:	3301      	adds	r3, #1
 8016f64:	b2da      	uxtb	r2, r3
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016f72:	2b03      	cmp	r3, #3
 8016f74:	d91b      	bls.n	8016fae <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f80:	4413      	add	r3, r2
 8016f82:	b29a      	uxth	r2, r3
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016f8a:	429a      	cmp	r2, r3
 8016f8c:	d30a      	bcc.n	8016fa4 <tcp_receive+0x168>
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f98:	4413      	add	r3, r2
 8016f9a:	b29a      	uxth	r2, r3
 8016f9c:	687b      	ldr	r3, [r7, #4]
 8016f9e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016fa2:	e004      	b.n	8016fae <tcp_receive+0x172>
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016faa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8016fae:	687b      	ldr	r3, [r7, #4]
 8016fb0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016fb4:	2b02      	cmp	r3, #2
 8016fb6:	d902      	bls.n	8016fbe <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8016fb8:	6878      	ldr	r0, [r7, #4]
 8016fba:	f002 fb3f 	bl	801963c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8016fbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	f040 8161 	bne.w	8017288 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	2200      	movs	r2, #0
 8016fca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016fce:	e15b      	b.n	8017288 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016fd0:	4b36      	ldr	r3, [pc, #216]	@ (80170ac <tcp_receive+0x270>)
 8016fd2:	681a      	ldr	r2, [r3, #0]
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016fd8:	1ad3      	subs	r3, r2, r3
 8016fda:	3b01      	subs	r3, #1
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	f2c0 814e 	blt.w	801727e <tcp_receive+0x442>
 8016fe2:	4b32      	ldr	r3, [pc, #200]	@ (80170ac <tcp_receive+0x270>)
 8016fe4:	681a      	ldr	r2, [r3, #0]
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016fea:	1ad3      	subs	r3, r2, r3
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	f300 8146 	bgt.w	801727e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	8b5b      	ldrh	r3, [r3, #26]
 8016ff6:	f003 0304 	and.w	r3, r3, #4
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d010      	beq.n	8017020 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	8b5b      	ldrh	r3, [r3, #26]
 8017002:	f023 0304 	bic.w	r3, r3, #4
 8017006:	b29a      	uxth	r2, r3
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	2200      	movs	r2, #0
 801701c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	2200      	movs	r2, #0
 8017024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801702e:	10db      	asrs	r3, r3, #3
 8017030:	b21b      	sxth	r3, r3
 8017032:	b29a      	uxth	r2, r3
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801703a:	b29b      	uxth	r3, r3
 801703c:	4413      	add	r3, r2
 801703e:	b29b      	uxth	r3, r3
 8017040:	b21a      	sxth	r2, r3
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017048:	4b18      	ldr	r3, [pc, #96]	@ (80170ac <tcp_receive+0x270>)
 801704a:	681b      	ldr	r3, [r3, #0]
 801704c:	b29a      	uxth	r2, r3
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017052:	b29b      	uxth	r3, r3
 8017054:	1ad3      	subs	r3, r2, r3
 8017056:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	2200      	movs	r2, #0
 801705c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8017060:	4b12      	ldr	r3, [pc, #72]	@ (80170ac <tcp_receive+0x270>)
 8017062:	681a      	ldr	r2, [r3, #0]
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	7d1b      	ldrb	r3, [r3, #20]
 801706c:	2b03      	cmp	r3, #3
 801706e:	f240 8097 	bls.w	80171a0 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801707e:	429a      	cmp	r2, r3
 8017080:	d245      	bcs.n	801710e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	8b5b      	ldrh	r3, [r3, #26]
 8017086:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801708a:	2b00      	cmp	r3, #0
 801708c:	d014      	beq.n	80170b8 <tcp_receive+0x27c>
 801708e:	2301      	movs	r3, #1
 8017090:	e013      	b.n	80170ba <tcp_receive+0x27e>
 8017092:	bf00      	nop
 8017094:	08024a94 	.word	0x08024a94
 8017098:	08024dc4 	.word	0x08024dc4
 801709c:	08024ae0 	.word	0x08024ae0
 80170a0:	08024de0 	.word	0x08024de0
 80170a4:	20067dc0 	.word	0x20067dc0
 80170a8:	20067db4 	.word	0x20067db4
 80170ac:	20067db8 	.word	0x20067db8
 80170b0:	20067da4 	.word	0x20067da4
 80170b4:	20067dbe 	.word	0x20067dbe
 80170b8:	2302      	movs	r3, #2
 80170ba:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80170be:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80170c2:	b29a      	uxth	r2, r3
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80170c8:	fb12 f303 	smulbb	r3, r2, r3
 80170cc:	b29b      	uxth	r3, r3
 80170ce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80170d0:	4293      	cmp	r3, r2
 80170d2:	bf28      	it	cs
 80170d4:	4613      	movcs	r3, r2
 80170d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80170de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80170e0:	4413      	add	r3, r2
 80170e2:	b29a      	uxth	r2, r3
 80170e4:	687b      	ldr	r3, [r7, #4]
 80170e6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80170ea:	429a      	cmp	r2, r3
 80170ec:	d309      	bcc.n	8017102 <tcp_receive+0x2c6>
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80170f4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80170f6:	4413      	add	r3, r2
 80170f8:	b29a      	uxth	r2, r3
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017100:	e04e      	b.n	80171a0 <tcp_receive+0x364>
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017108:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801710c:	e048      	b.n	80171a0 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017114:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017116:	4413      	add	r3, r2
 8017118:	b29a      	uxth	r2, r3
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8017120:	429a      	cmp	r2, r3
 8017122:	d309      	bcc.n	8017138 <tcp_receive+0x2fc>
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801712a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801712c:	4413      	add	r3, r2
 801712e:	b29a      	uxth	r2, r3
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8017136:	e004      	b.n	8017142 <tcp_receive+0x306>
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801713e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8017142:	687b      	ldr	r3, [r7, #4]
 8017144:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801714e:	429a      	cmp	r2, r3
 8017150:	d326      	bcc.n	80171a0 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017152:	687b      	ldr	r3, [r7, #4]
 8017154:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801715e:	1ad3      	subs	r3, r2, r3
 8017160:	b29a      	uxth	r2, r3
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017168:	687b      	ldr	r3, [r7, #4]
 801716a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017172:	4413      	add	r3, r2
 8017174:	b29a      	uxth	r2, r3
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801717c:	429a      	cmp	r2, r3
 801717e:	d30a      	bcc.n	8017196 <tcp_receive+0x35a>
 8017180:	687b      	ldr	r3, [r7, #4]
 8017182:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801718a:	4413      	add	r3, r2
 801718c:	b29a      	uxth	r2, r3
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017194:	e004      	b.n	80171a0 <tcp_receive+0x364>
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801719c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80171a4:	687b      	ldr	r3, [r7, #4]
 80171a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80171a8:	4a98      	ldr	r2, [pc, #608]	@ (801740c <tcp_receive+0x5d0>)
 80171aa:	6878      	ldr	r0, [r7, #4]
 80171ac:	f7ff fdca 	bl	8016d44 <tcp_free_acked_segments>
 80171b0:	4602      	mov	r2, r0
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80171b6:	687b      	ldr	r3, [r7, #4]
 80171b8:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80171be:	4a94      	ldr	r2, [pc, #592]	@ (8017410 <tcp_receive+0x5d4>)
 80171c0:	6878      	ldr	r0, [r7, #4]
 80171c2:	f7ff fdbf 	bl	8016d44 <tcp_free_acked_segments>
 80171c6:	4602      	mov	r2, r0
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80171cc:	687b      	ldr	r3, [r7, #4]
 80171ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d104      	bne.n	80171de <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80171da:	861a      	strh	r2, [r3, #48]	@ 0x30
 80171dc:	e002      	b.n	80171e4 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	2200      	movs	r2, #0
 80171e2:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	2200      	movs	r2, #0
 80171e8:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80171ee:	2b00      	cmp	r3, #0
 80171f0:	d103      	bne.n	80171fa <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	2200      	movs	r2, #0
 80171f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017200:	4b84      	ldr	r3, [pc, #528]	@ (8017414 <tcp_receive+0x5d8>)
 8017202:	881b      	ldrh	r3, [r3, #0]
 8017204:	4413      	add	r3, r2
 8017206:	b29a      	uxth	r2, r3
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	8b5b      	ldrh	r3, [r3, #26]
 8017212:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017216:	2b00      	cmp	r3, #0
 8017218:	d035      	beq.n	8017286 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801721e:	2b00      	cmp	r3, #0
 8017220:	d118      	bne.n	8017254 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017226:	2b00      	cmp	r3, #0
 8017228:	d00c      	beq.n	8017244 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801722a:	687b      	ldr	r3, [r7, #4]
 801722c:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801722e:	687b      	ldr	r3, [r7, #4]
 8017230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017232:	68db      	ldr	r3, [r3, #12]
 8017234:	685b      	ldr	r3, [r3, #4]
 8017236:	4618      	mov	r0, r3
 8017238:	f7f9 fbd8 	bl	80109ec <lwip_htonl>
 801723c:	4603      	mov	r3, r0
 801723e:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017240:	2b00      	cmp	r3, #0
 8017242:	dc20      	bgt.n	8017286 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	8b5b      	ldrh	r3, [r3, #26]
 8017248:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801724c:	b29a      	uxth	r2, r3
 801724e:	687b      	ldr	r3, [r7, #4]
 8017250:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017252:	e018      	b.n	8017286 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801725c:	68db      	ldr	r3, [r3, #12]
 801725e:	685b      	ldr	r3, [r3, #4]
 8017260:	4618      	mov	r0, r3
 8017262:	f7f9 fbc3 	bl	80109ec <lwip_htonl>
 8017266:	4603      	mov	r3, r0
 8017268:	1ae3      	subs	r3, r4, r3
 801726a:	2b00      	cmp	r3, #0
 801726c:	dc0b      	bgt.n	8017286 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	8b5b      	ldrh	r3, [r3, #26]
 8017272:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017276:	b29a      	uxth	r2, r3
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801727c:	e003      	b.n	8017286 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801727e:	6878      	ldr	r0, [r7, #4]
 8017280:	f002 fbc8 	bl	8019a14 <tcp_send_empty_ack>
 8017284:	e000      	b.n	8017288 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017286:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801728c:	2b00      	cmp	r3, #0
 801728e:	d05b      	beq.n	8017348 <tcp_receive+0x50c>
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017294:	4b60      	ldr	r3, [pc, #384]	@ (8017418 <tcp_receive+0x5dc>)
 8017296:	681b      	ldr	r3, [r3, #0]
 8017298:	1ad3      	subs	r3, r2, r3
 801729a:	2b00      	cmp	r3, #0
 801729c:	da54      	bge.n	8017348 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801729e:	4b5f      	ldr	r3, [pc, #380]	@ (801741c <tcp_receive+0x5e0>)
 80172a0:	681b      	ldr	r3, [r3, #0]
 80172a2:	b29a      	uxth	r2, r3
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80172a8:	b29b      	uxth	r3, r3
 80172aa:	1ad3      	subs	r3, r2, r3
 80172ac:	b29b      	uxth	r3, r3
 80172ae:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80172b2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80172bc:	10db      	asrs	r3, r3, #3
 80172be:	b21b      	sxth	r3, r3
 80172c0:	b29b      	uxth	r3, r3
 80172c2:	1ad3      	subs	r3, r2, r3
 80172c4:	b29b      	uxth	r3, r3
 80172c6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80172ca:	687b      	ldr	r3, [r7, #4]
 80172cc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80172d0:	b29a      	uxth	r2, r3
 80172d2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80172d6:	4413      	add	r3, r2
 80172d8:	b29b      	uxth	r3, r3
 80172da:	b21a      	sxth	r2, r3
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 80172e0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	da05      	bge.n	80172f4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80172e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80172ec:	425b      	negs	r3, r3
 80172ee:	b29b      	uxth	r3, r3
 80172f0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80172f4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80172fe:	109b      	asrs	r3, r3, #2
 8017300:	b21b      	sxth	r3, r3
 8017302:	b29b      	uxth	r3, r3
 8017304:	1ad3      	subs	r3, r2, r3
 8017306:	b29b      	uxth	r3, r3
 8017308:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017312:	b29a      	uxth	r2, r3
 8017314:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017318:	4413      	add	r3, r2
 801731a:	b29b      	uxth	r3, r3
 801731c:	b21a      	sxth	r2, r3
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017328:	10db      	asrs	r3, r3, #3
 801732a:	b21b      	sxth	r3, r3
 801732c:	b29a      	uxth	r2, r3
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017334:	b29b      	uxth	r3, r3
 8017336:	4413      	add	r3, r2
 8017338:	b29b      	uxth	r3, r3
 801733a:	b21a      	sxth	r2, r3
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	2200      	movs	r2, #0
 8017346:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017348:	4b35      	ldr	r3, [pc, #212]	@ (8017420 <tcp_receive+0x5e4>)
 801734a:	881b      	ldrh	r3, [r3, #0]
 801734c:	2b00      	cmp	r3, #0
 801734e:	f000 84df 	beq.w	8017d10 <tcp_receive+0xed4>
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	7d1b      	ldrb	r3, [r3, #20]
 8017356:	2b06      	cmp	r3, #6
 8017358:	f200 84da 	bhi.w	8017d10 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017360:	4b30      	ldr	r3, [pc, #192]	@ (8017424 <tcp_receive+0x5e8>)
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	1ad3      	subs	r3, r2, r3
 8017366:	3b01      	subs	r3, #1
 8017368:	2b00      	cmp	r3, #0
 801736a:	f2c0 808f 	blt.w	801748c <tcp_receive+0x650>
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017372:	4b2b      	ldr	r3, [pc, #172]	@ (8017420 <tcp_receive+0x5e4>)
 8017374:	881b      	ldrh	r3, [r3, #0]
 8017376:	4619      	mov	r1, r3
 8017378:	4b2a      	ldr	r3, [pc, #168]	@ (8017424 <tcp_receive+0x5e8>)
 801737a:	681b      	ldr	r3, [r3, #0]
 801737c:	440b      	add	r3, r1
 801737e:	1ad3      	subs	r3, r2, r3
 8017380:	3301      	adds	r3, #1
 8017382:	2b00      	cmp	r3, #0
 8017384:	f300 8082 	bgt.w	801748c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8017388:	4b27      	ldr	r3, [pc, #156]	@ (8017428 <tcp_receive+0x5ec>)
 801738a:	685b      	ldr	r3, [r3, #4]
 801738c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017392:	4b24      	ldr	r3, [pc, #144]	@ (8017424 <tcp_receive+0x5e8>)
 8017394:	681b      	ldr	r3, [r3, #0]
 8017396:	1ad3      	subs	r3, r2, r3
 8017398:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801739a:	4b23      	ldr	r3, [pc, #140]	@ (8017428 <tcp_receive+0x5ec>)
 801739c:	685b      	ldr	r3, [r3, #4]
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d106      	bne.n	80173b0 <tcp_receive+0x574>
 80173a2:	4b22      	ldr	r3, [pc, #136]	@ (801742c <tcp_receive+0x5f0>)
 80173a4:	f240 5294 	movw	r2, #1428	@ 0x594
 80173a8:	4921      	ldr	r1, [pc, #132]	@ (8017430 <tcp_receive+0x5f4>)
 80173aa:	4822      	ldr	r0, [pc, #136]	@ (8017434 <tcp_receive+0x5f8>)
 80173ac:	f007 fa86 	bl	801e8bc <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80173b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173b2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80173b6:	4293      	cmp	r3, r2
 80173b8:	d906      	bls.n	80173c8 <tcp_receive+0x58c>
 80173ba:	4b1c      	ldr	r3, [pc, #112]	@ (801742c <tcp_receive+0x5f0>)
 80173bc:	f240 5295 	movw	r2, #1429	@ 0x595
 80173c0:	491d      	ldr	r1, [pc, #116]	@ (8017438 <tcp_receive+0x5fc>)
 80173c2:	481c      	ldr	r0, [pc, #112]	@ (8017434 <tcp_receive+0x5f8>)
 80173c4:	f007 fa7a 	bl	801e8bc <iprintf>
      off = (u16_t)off32;
 80173c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173ca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80173ce:	4b16      	ldr	r3, [pc, #88]	@ (8017428 <tcp_receive+0x5ec>)
 80173d0:	685b      	ldr	r3, [r3, #4]
 80173d2:	891b      	ldrh	r3, [r3, #8]
 80173d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80173d8:	429a      	cmp	r2, r3
 80173da:	d906      	bls.n	80173ea <tcp_receive+0x5ae>
 80173dc:	4b13      	ldr	r3, [pc, #76]	@ (801742c <tcp_receive+0x5f0>)
 80173de:	f240 5297 	movw	r2, #1431	@ 0x597
 80173e2:	4916      	ldr	r1, [pc, #88]	@ (801743c <tcp_receive+0x600>)
 80173e4:	4813      	ldr	r0, [pc, #76]	@ (8017434 <tcp_receive+0x5f8>)
 80173e6:	f007 fa69 	bl	801e8bc <iprintf>
      inseg.len -= off;
 80173ea:	4b0f      	ldr	r3, [pc, #60]	@ (8017428 <tcp_receive+0x5ec>)
 80173ec:	891a      	ldrh	r2, [r3, #8]
 80173ee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80173f2:	1ad3      	subs	r3, r2, r3
 80173f4:	b29a      	uxth	r2, r3
 80173f6:	4b0c      	ldr	r3, [pc, #48]	@ (8017428 <tcp_receive+0x5ec>)
 80173f8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80173fa:	4b0b      	ldr	r3, [pc, #44]	@ (8017428 <tcp_receive+0x5ec>)
 80173fc:	685b      	ldr	r3, [r3, #4]
 80173fe:	891a      	ldrh	r2, [r3, #8]
 8017400:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017404:	1ad3      	subs	r3, r2, r3
 8017406:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8017408:	e02a      	b.n	8017460 <tcp_receive+0x624>
 801740a:	bf00      	nop
 801740c:	08024dfc 	.word	0x08024dfc
 8017410:	08024e04 	.word	0x08024e04
 8017414:	20067dbc 	.word	0x20067dbc
 8017418:	20067db8 	.word	0x20067db8
 801741c:	20067d7c 	.word	0x20067d7c
 8017420:	20067dbe 	.word	0x20067dbe
 8017424:	20067db4 	.word	0x20067db4
 8017428:	20067d94 	.word	0x20067d94
 801742c:	08024a94 	.word	0x08024a94
 8017430:	08024e0c 	.word	0x08024e0c
 8017434:	08024ae0 	.word	0x08024ae0
 8017438:	08024e1c 	.word	0x08024e1c
 801743c:	08024e2c 	.word	0x08024e2c
        off -= p->len;
 8017440:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017442:	895b      	ldrh	r3, [r3, #10]
 8017444:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017448:	1ad3      	subs	r3, r2, r3
 801744a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801744e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017450:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8017452:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8017454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017456:	2200      	movs	r2, #0
 8017458:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801745a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8017460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017462:	895b      	ldrh	r3, [r3, #10]
 8017464:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017468:	429a      	cmp	r2, r3
 801746a:	d8e9      	bhi.n	8017440 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801746c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017470:	4619      	mov	r1, r3
 8017472:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8017474:	f7fb fdf8 	bl	8013068 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801747c:	4a90      	ldr	r2, [pc, #576]	@ (80176c0 <tcp_receive+0x884>)
 801747e:	6013      	str	r3, [r2, #0]
 8017480:	4b90      	ldr	r3, [pc, #576]	@ (80176c4 <tcp_receive+0x888>)
 8017482:	68db      	ldr	r3, [r3, #12]
 8017484:	4a8e      	ldr	r2, [pc, #568]	@ (80176c0 <tcp_receive+0x884>)
 8017486:	6812      	ldr	r2, [r2, #0]
 8017488:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801748a:	e00d      	b.n	80174a8 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801748c:	4b8c      	ldr	r3, [pc, #560]	@ (80176c0 <tcp_receive+0x884>)
 801748e:	681a      	ldr	r2, [r3, #0]
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017494:	1ad3      	subs	r3, r2, r3
 8017496:	2b00      	cmp	r3, #0
 8017498:	da06      	bge.n	80174a8 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	8b5b      	ldrh	r3, [r3, #26]
 801749e:	f043 0302 	orr.w	r3, r3, #2
 80174a2:	b29a      	uxth	r2, r3
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80174a8:	4b85      	ldr	r3, [pc, #532]	@ (80176c0 <tcp_receive+0x884>)
 80174aa:	681a      	ldr	r2, [r3, #0]
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80174b0:	1ad3      	subs	r3, r2, r3
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	f2c0 8427 	blt.w	8017d06 <tcp_receive+0xeca>
 80174b8:	4b81      	ldr	r3, [pc, #516]	@ (80176c0 <tcp_receive+0x884>)
 80174ba:	681a      	ldr	r2, [r3, #0]
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80174c0:	6879      	ldr	r1, [r7, #4]
 80174c2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80174c4:	440b      	add	r3, r1
 80174c6:	1ad3      	subs	r3, r2, r3
 80174c8:	3301      	adds	r3, #1
 80174ca:	2b00      	cmp	r3, #0
 80174cc:	f300 841b 	bgt.w	8017d06 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80174d4:	4b7a      	ldr	r3, [pc, #488]	@ (80176c0 <tcp_receive+0x884>)
 80174d6:	681b      	ldr	r3, [r3, #0]
 80174d8:	429a      	cmp	r2, r3
 80174da:	f040 8298 	bne.w	8017a0e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80174de:	4b79      	ldr	r3, [pc, #484]	@ (80176c4 <tcp_receive+0x888>)
 80174e0:	891c      	ldrh	r4, [r3, #8]
 80174e2:	4b78      	ldr	r3, [pc, #480]	@ (80176c4 <tcp_receive+0x888>)
 80174e4:	68db      	ldr	r3, [r3, #12]
 80174e6:	899b      	ldrh	r3, [r3, #12]
 80174e8:	b29b      	uxth	r3, r3
 80174ea:	4618      	mov	r0, r3
 80174ec:	f7f9 fa68 	bl	80109c0 <lwip_htons>
 80174f0:	4603      	mov	r3, r0
 80174f2:	b2db      	uxtb	r3, r3
 80174f4:	f003 0303 	and.w	r3, r3, #3
 80174f8:	2b00      	cmp	r3, #0
 80174fa:	d001      	beq.n	8017500 <tcp_receive+0x6c4>
 80174fc:	2301      	movs	r3, #1
 80174fe:	e000      	b.n	8017502 <tcp_receive+0x6c6>
 8017500:	2300      	movs	r3, #0
 8017502:	4423      	add	r3, r4
 8017504:	b29a      	uxth	r2, r3
 8017506:	4b70      	ldr	r3, [pc, #448]	@ (80176c8 <tcp_receive+0x88c>)
 8017508:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801750e:	4b6e      	ldr	r3, [pc, #440]	@ (80176c8 <tcp_receive+0x88c>)
 8017510:	881b      	ldrh	r3, [r3, #0]
 8017512:	429a      	cmp	r2, r3
 8017514:	d274      	bcs.n	8017600 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017516:	4b6b      	ldr	r3, [pc, #428]	@ (80176c4 <tcp_receive+0x888>)
 8017518:	68db      	ldr	r3, [r3, #12]
 801751a:	899b      	ldrh	r3, [r3, #12]
 801751c:	b29b      	uxth	r3, r3
 801751e:	4618      	mov	r0, r3
 8017520:	f7f9 fa4e 	bl	80109c0 <lwip_htons>
 8017524:	4603      	mov	r3, r0
 8017526:	b2db      	uxtb	r3, r3
 8017528:	f003 0301 	and.w	r3, r3, #1
 801752c:	2b00      	cmp	r3, #0
 801752e:	d01e      	beq.n	801756e <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8017530:	4b64      	ldr	r3, [pc, #400]	@ (80176c4 <tcp_receive+0x888>)
 8017532:	68db      	ldr	r3, [r3, #12]
 8017534:	899b      	ldrh	r3, [r3, #12]
 8017536:	b29b      	uxth	r3, r3
 8017538:	b21b      	sxth	r3, r3
 801753a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801753e:	b21c      	sxth	r4, r3
 8017540:	4b60      	ldr	r3, [pc, #384]	@ (80176c4 <tcp_receive+0x888>)
 8017542:	68db      	ldr	r3, [r3, #12]
 8017544:	899b      	ldrh	r3, [r3, #12]
 8017546:	b29b      	uxth	r3, r3
 8017548:	4618      	mov	r0, r3
 801754a:	f7f9 fa39 	bl	80109c0 <lwip_htons>
 801754e:	4603      	mov	r3, r0
 8017550:	b2db      	uxtb	r3, r3
 8017552:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017556:	b29b      	uxth	r3, r3
 8017558:	4618      	mov	r0, r3
 801755a:	f7f9 fa31 	bl	80109c0 <lwip_htons>
 801755e:	4603      	mov	r3, r0
 8017560:	b21b      	sxth	r3, r3
 8017562:	4323      	orrs	r3, r4
 8017564:	b21a      	sxth	r2, r3
 8017566:	4b57      	ldr	r3, [pc, #348]	@ (80176c4 <tcp_receive+0x888>)
 8017568:	68db      	ldr	r3, [r3, #12]
 801756a:	b292      	uxth	r2, r2
 801756c:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017572:	4b54      	ldr	r3, [pc, #336]	@ (80176c4 <tcp_receive+0x888>)
 8017574:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017576:	4b53      	ldr	r3, [pc, #332]	@ (80176c4 <tcp_receive+0x888>)
 8017578:	68db      	ldr	r3, [r3, #12]
 801757a:	899b      	ldrh	r3, [r3, #12]
 801757c:	b29b      	uxth	r3, r3
 801757e:	4618      	mov	r0, r3
 8017580:	f7f9 fa1e 	bl	80109c0 <lwip_htons>
 8017584:	4603      	mov	r3, r0
 8017586:	b2db      	uxtb	r3, r3
 8017588:	f003 0302 	and.w	r3, r3, #2
 801758c:	2b00      	cmp	r3, #0
 801758e:	d005      	beq.n	801759c <tcp_receive+0x760>
            inseg.len -= 1;
 8017590:	4b4c      	ldr	r3, [pc, #304]	@ (80176c4 <tcp_receive+0x888>)
 8017592:	891b      	ldrh	r3, [r3, #8]
 8017594:	3b01      	subs	r3, #1
 8017596:	b29a      	uxth	r2, r3
 8017598:	4b4a      	ldr	r3, [pc, #296]	@ (80176c4 <tcp_receive+0x888>)
 801759a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801759c:	4b49      	ldr	r3, [pc, #292]	@ (80176c4 <tcp_receive+0x888>)
 801759e:	685b      	ldr	r3, [r3, #4]
 80175a0:	4a48      	ldr	r2, [pc, #288]	@ (80176c4 <tcp_receive+0x888>)
 80175a2:	8912      	ldrh	r2, [r2, #8]
 80175a4:	4611      	mov	r1, r2
 80175a6:	4618      	mov	r0, r3
 80175a8:	f7fb fc5e 	bl	8012e68 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80175ac:	4b45      	ldr	r3, [pc, #276]	@ (80176c4 <tcp_receive+0x888>)
 80175ae:	891c      	ldrh	r4, [r3, #8]
 80175b0:	4b44      	ldr	r3, [pc, #272]	@ (80176c4 <tcp_receive+0x888>)
 80175b2:	68db      	ldr	r3, [r3, #12]
 80175b4:	899b      	ldrh	r3, [r3, #12]
 80175b6:	b29b      	uxth	r3, r3
 80175b8:	4618      	mov	r0, r3
 80175ba:	f7f9 fa01 	bl	80109c0 <lwip_htons>
 80175be:	4603      	mov	r3, r0
 80175c0:	b2db      	uxtb	r3, r3
 80175c2:	f003 0303 	and.w	r3, r3, #3
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d001      	beq.n	80175ce <tcp_receive+0x792>
 80175ca:	2301      	movs	r3, #1
 80175cc:	e000      	b.n	80175d0 <tcp_receive+0x794>
 80175ce:	2300      	movs	r3, #0
 80175d0:	4423      	add	r3, r4
 80175d2:	b29a      	uxth	r2, r3
 80175d4:	4b3c      	ldr	r3, [pc, #240]	@ (80176c8 <tcp_receive+0x88c>)
 80175d6:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80175d8:	4b3b      	ldr	r3, [pc, #236]	@ (80176c8 <tcp_receive+0x88c>)
 80175da:	881b      	ldrh	r3, [r3, #0]
 80175dc:	461a      	mov	r2, r3
 80175de:	4b38      	ldr	r3, [pc, #224]	@ (80176c0 <tcp_receive+0x884>)
 80175e0:	681b      	ldr	r3, [r3, #0]
 80175e2:	441a      	add	r2, r3
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80175e8:	6879      	ldr	r1, [r7, #4]
 80175ea:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80175ec:	440b      	add	r3, r1
 80175ee:	429a      	cmp	r2, r3
 80175f0:	d006      	beq.n	8017600 <tcp_receive+0x7c4>
 80175f2:	4b36      	ldr	r3, [pc, #216]	@ (80176cc <tcp_receive+0x890>)
 80175f4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80175f8:	4935      	ldr	r1, [pc, #212]	@ (80176d0 <tcp_receive+0x894>)
 80175fa:	4836      	ldr	r0, [pc, #216]	@ (80176d4 <tcp_receive+0x898>)
 80175fc:	f007 f95e 	bl	801e8bc <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017604:	2b00      	cmp	r3, #0
 8017606:	f000 80e6 	beq.w	80177d6 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801760a:	4b2e      	ldr	r3, [pc, #184]	@ (80176c4 <tcp_receive+0x888>)
 801760c:	68db      	ldr	r3, [r3, #12]
 801760e:	899b      	ldrh	r3, [r3, #12]
 8017610:	b29b      	uxth	r3, r3
 8017612:	4618      	mov	r0, r3
 8017614:	f7f9 f9d4 	bl	80109c0 <lwip_htons>
 8017618:	4603      	mov	r3, r0
 801761a:	b2db      	uxtb	r3, r3
 801761c:	f003 0301 	and.w	r3, r3, #1
 8017620:	2b00      	cmp	r3, #0
 8017622:	d010      	beq.n	8017646 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017624:	e00a      	b.n	801763c <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017626:	687b      	ldr	r3, [r7, #4]
 8017628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801762a:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017630:	681a      	ldr	r2, [r3, #0]
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8017636:	68f8      	ldr	r0, [r7, #12]
 8017638:	f7fd fcc5 	bl	8014fc6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017640:	2b00      	cmp	r3, #0
 8017642:	d1f0      	bne.n	8017626 <tcp_receive+0x7ea>
 8017644:	e0c7      	b.n	80177d6 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801764a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801764c:	e051      	b.n	80176f2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801764e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017650:	68db      	ldr	r3, [r3, #12]
 8017652:	899b      	ldrh	r3, [r3, #12]
 8017654:	b29b      	uxth	r3, r3
 8017656:	4618      	mov	r0, r3
 8017658:	f7f9 f9b2 	bl	80109c0 <lwip_htons>
 801765c:	4603      	mov	r3, r0
 801765e:	b2db      	uxtb	r3, r3
 8017660:	f003 0301 	and.w	r3, r3, #1
 8017664:	2b00      	cmp	r3, #0
 8017666:	d03c      	beq.n	80176e2 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017668:	4b16      	ldr	r3, [pc, #88]	@ (80176c4 <tcp_receive+0x888>)
 801766a:	68db      	ldr	r3, [r3, #12]
 801766c:	899b      	ldrh	r3, [r3, #12]
 801766e:	b29b      	uxth	r3, r3
 8017670:	4618      	mov	r0, r3
 8017672:	f7f9 f9a5 	bl	80109c0 <lwip_htons>
 8017676:	4603      	mov	r3, r0
 8017678:	b2db      	uxtb	r3, r3
 801767a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801767e:	2b00      	cmp	r3, #0
 8017680:	d12f      	bne.n	80176e2 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017682:	4b10      	ldr	r3, [pc, #64]	@ (80176c4 <tcp_receive+0x888>)
 8017684:	68db      	ldr	r3, [r3, #12]
 8017686:	899b      	ldrh	r3, [r3, #12]
 8017688:	b29c      	uxth	r4, r3
 801768a:	2001      	movs	r0, #1
 801768c:	f7f9 f998 	bl	80109c0 <lwip_htons>
 8017690:	4603      	mov	r3, r0
 8017692:	461a      	mov	r2, r3
 8017694:	4b0b      	ldr	r3, [pc, #44]	@ (80176c4 <tcp_receive+0x888>)
 8017696:	68db      	ldr	r3, [r3, #12]
 8017698:	4322      	orrs	r2, r4
 801769a:	b292      	uxth	r2, r2
 801769c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801769e:	4b09      	ldr	r3, [pc, #36]	@ (80176c4 <tcp_receive+0x888>)
 80176a0:	891c      	ldrh	r4, [r3, #8]
 80176a2:	4b08      	ldr	r3, [pc, #32]	@ (80176c4 <tcp_receive+0x888>)
 80176a4:	68db      	ldr	r3, [r3, #12]
 80176a6:	899b      	ldrh	r3, [r3, #12]
 80176a8:	b29b      	uxth	r3, r3
 80176aa:	4618      	mov	r0, r3
 80176ac:	f7f9 f988 	bl	80109c0 <lwip_htons>
 80176b0:	4603      	mov	r3, r0
 80176b2:	b2db      	uxtb	r3, r3
 80176b4:	f003 0303 	and.w	r3, r3, #3
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d00d      	beq.n	80176d8 <tcp_receive+0x89c>
 80176bc:	2301      	movs	r3, #1
 80176be:	e00c      	b.n	80176da <tcp_receive+0x89e>
 80176c0:	20067db4 	.word	0x20067db4
 80176c4:	20067d94 	.word	0x20067d94
 80176c8:	20067dbe 	.word	0x20067dbe
 80176cc:	08024a94 	.word	0x08024a94
 80176d0:	08024e3c 	.word	0x08024e3c
 80176d4:	08024ae0 	.word	0x08024ae0
 80176d8:	2300      	movs	r3, #0
 80176da:	4423      	add	r3, r4
 80176dc:	b29a      	uxth	r2, r3
 80176de:	4b98      	ldr	r3, [pc, #608]	@ (8017940 <tcp_receive+0xb04>)
 80176e0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80176e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176e4:	613b      	str	r3, [r7, #16]
              next = next->next;
 80176e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80176ec:	6938      	ldr	r0, [r7, #16]
 80176ee:	f7fd fc6a 	bl	8014fc6 <tcp_seg_free>
            while (next &&
 80176f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	d00e      	beq.n	8017716 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80176f8:	4b91      	ldr	r3, [pc, #580]	@ (8017940 <tcp_receive+0xb04>)
 80176fa:	881b      	ldrh	r3, [r3, #0]
 80176fc:	461a      	mov	r2, r3
 80176fe:	4b91      	ldr	r3, [pc, #580]	@ (8017944 <tcp_receive+0xb08>)
 8017700:	681b      	ldr	r3, [r3, #0]
 8017702:	441a      	add	r2, r3
 8017704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017706:	68db      	ldr	r3, [r3, #12]
 8017708:	685b      	ldr	r3, [r3, #4]
 801770a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801770c:	8909      	ldrh	r1, [r1, #8]
 801770e:	440b      	add	r3, r1
 8017710:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017712:	2b00      	cmp	r3, #0
 8017714:	da9b      	bge.n	801764e <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017718:	2b00      	cmp	r3, #0
 801771a:	d059      	beq.n	80177d0 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801771c:	4b88      	ldr	r3, [pc, #544]	@ (8017940 <tcp_receive+0xb04>)
 801771e:	881b      	ldrh	r3, [r3, #0]
 8017720:	461a      	mov	r2, r3
 8017722:	4b88      	ldr	r3, [pc, #544]	@ (8017944 <tcp_receive+0xb08>)
 8017724:	681b      	ldr	r3, [r3, #0]
 8017726:	441a      	add	r2, r3
 8017728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801772a:	68db      	ldr	r3, [r3, #12]
 801772c:	685b      	ldr	r3, [r3, #4]
 801772e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017730:	2b00      	cmp	r3, #0
 8017732:	dd4d      	ble.n	80177d0 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017736:	68db      	ldr	r3, [r3, #12]
 8017738:	685b      	ldr	r3, [r3, #4]
 801773a:	b29a      	uxth	r2, r3
 801773c:	4b81      	ldr	r3, [pc, #516]	@ (8017944 <tcp_receive+0xb08>)
 801773e:	681b      	ldr	r3, [r3, #0]
 8017740:	b29b      	uxth	r3, r3
 8017742:	1ad3      	subs	r3, r2, r3
 8017744:	b29a      	uxth	r2, r3
 8017746:	4b80      	ldr	r3, [pc, #512]	@ (8017948 <tcp_receive+0xb0c>)
 8017748:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801774a:	4b7f      	ldr	r3, [pc, #508]	@ (8017948 <tcp_receive+0xb0c>)
 801774c:	68db      	ldr	r3, [r3, #12]
 801774e:	899b      	ldrh	r3, [r3, #12]
 8017750:	b29b      	uxth	r3, r3
 8017752:	4618      	mov	r0, r3
 8017754:	f7f9 f934 	bl	80109c0 <lwip_htons>
 8017758:	4603      	mov	r3, r0
 801775a:	b2db      	uxtb	r3, r3
 801775c:	f003 0302 	and.w	r3, r3, #2
 8017760:	2b00      	cmp	r3, #0
 8017762:	d005      	beq.n	8017770 <tcp_receive+0x934>
                inseg.len -= 1;
 8017764:	4b78      	ldr	r3, [pc, #480]	@ (8017948 <tcp_receive+0xb0c>)
 8017766:	891b      	ldrh	r3, [r3, #8]
 8017768:	3b01      	subs	r3, #1
 801776a:	b29a      	uxth	r2, r3
 801776c:	4b76      	ldr	r3, [pc, #472]	@ (8017948 <tcp_receive+0xb0c>)
 801776e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017770:	4b75      	ldr	r3, [pc, #468]	@ (8017948 <tcp_receive+0xb0c>)
 8017772:	685b      	ldr	r3, [r3, #4]
 8017774:	4a74      	ldr	r2, [pc, #464]	@ (8017948 <tcp_receive+0xb0c>)
 8017776:	8912      	ldrh	r2, [r2, #8]
 8017778:	4611      	mov	r1, r2
 801777a:	4618      	mov	r0, r3
 801777c:	f7fb fb74 	bl	8012e68 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8017780:	4b71      	ldr	r3, [pc, #452]	@ (8017948 <tcp_receive+0xb0c>)
 8017782:	891c      	ldrh	r4, [r3, #8]
 8017784:	4b70      	ldr	r3, [pc, #448]	@ (8017948 <tcp_receive+0xb0c>)
 8017786:	68db      	ldr	r3, [r3, #12]
 8017788:	899b      	ldrh	r3, [r3, #12]
 801778a:	b29b      	uxth	r3, r3
 801778c:	4618      	mov	r0, r3
 801778e:	f7f9 f917 	bl	80109c0 <lwip_htons>
 8017792:	4603      	mov	r3, r0
 8017794:	b2db      	uxtb	r3, r3
 8017796:	f003 0303 	and.w	r3, r3, #3
 801779a:	2b00      	cmp	r3, #0
 801779c:	d001      	beq.n	80177a2 <tcp_receive+0x966>
 801779e:	2301      	movs	r3, #1
 80177a0:	e000      	b.n	80177a4 <tcp_receive+0x968>
 80177a2:	2300      	movs	r3, #0
 80177a4:	4423      	add	r3, r4
 80177a6:	b29a      	uxth	r2, r3
 80177a8:	4b65      	ldr	r3, [pc, #404]	@ (8017940 <tcp_receive+0xb04>)
 80177aa:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80177ac:	4b64      	ldr	r3, [pc, #400]	@ (8017940 <tcp_receive+0xb04>)
 80177ae:	881b      	ldrh	r3, [r3, #0]
 80177b0:	461a      	mov	r2, r3
 80177b2:	4b64      	ldr	r3, [pc, #400]	@ (8017944 <tcp_receive+0xb08>)
 80177b4:	681b      	ldr	r3, [r3, #0]
 80177b6:	441a      	add	r2, r3
 80177b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80177ba:	68db      	ldr	r3, [r3, #12]
 80177bc:	685b      	ldr	r3, [r3, #4]
 80177be:	429a      	cmp	r2, r3
 80177c0:	d006      	beq.n	80177d0 <tcp_receive+0x994>
 80177c2:	4b62      	ldr	r3, [pc, #392]	@ (801794c <tcp_receive+0xb10>)
 80177c4:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 80177c8:	4961      	ldr	r1, [pc, #388]	@ (8017950 <tcp_receive+0xb14>)
 80177ca:	4862      	ldr	r0, [pc, #392]	@ (8017954 <tcp_receive+0xb18>)
 80177cc:	f007 f876 	bl	801e8bc <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80177d4:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80177d6:	4b5a      	ldr	r3, [pc, #360]	@ (8017940 <tcp_receive+0xb04>)
 80177d8:	881b      	ldrh	r3, [r3, #0]
 80177da:	461a      	mov	r2, r3
 80177dc:	4b59      	ldr	r3, [pc, #356]	@ (8017944 <tcp_receive+0xb08>)
 80177de:	681b      	ldr	r3, [r3, #0]
 80177e0:	441a      	add	r2, r3
 80177e2:	687b      	ldr	r3, [r7, #4]
 80177e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80177ea:	4b55      	ldr	r3, [pc, #340]	@ (8017940 <tcp_receive+0xb04>)
 80177ec:	881b      	ldrh	r3, [r3, #0]
 80177ee:	429a      	cmp	r2, r3
 80177f0:	d206      	bcs.n	8017800 <tcp_receive+0x9c4>
 80177f2:	4b56      	ldr	r3, [pc, #344]	@ (801794c <tcp_receive+0xb10>)
 80177f4:	f240 6207 	movw	r2, #1543	@ 0x607
 80177f8:	4957      	ldr	r1, [pc, #348]	@ (8017958 <tcp_receive+0xb1c>)
 80177fa:	4856      	ldr	r0, [pc, #344]	@ (8017954 <tcp_receive+0xb18>)
 80177fc:	f007 f85e 	bl	801e8bc <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017804:	4b4e      	ldr	r3, [pc, #312]	@ (8017940 <tcp_receive+0xb04>)
 8017806:	881b      	ldrh	r3, [r3, #0]
 8017808:	1ad3      	subs	r3, r2, r3
 801780a:	b29a      	uxth	r2, r3
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017810:	6878      	ldr	r0, [r7, #4]
 8017812:	f7fc fd99 	bl	8014348 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8017816:	4b4c      	ldr	r3, [pc, #304]	@ (8017948 <tcp_receive+0xb0c>)
 8017818:	685b      	ldr	r3, [r3, #4]
 801781a:	891b      	ldrh	r3, [r3, #8]
 801781c:	2b00      	cmp	r3, #0
 801781e:	d006      	beq.n	801782e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017820:	4b49      	ldr	r3, [pc, #292]	@ (8017948 <tcp_receive+0xb0c>)
 8017822:	685b      	ldr	r3, [r3, #4]
 8017824:	4a4d      	ldr	r2, [pc, #308]	@ (801795c <tcp_receive+0xb20>)
 8017826:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017828:	4b47      	ldr	r3, [pc, #284]	@ (8017948 <tcp_receive+0xb0c>)
 801782a:	2200      	movs	r2, #0
 801782c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801782e:	4b46      	ldr	r3, [pc, #280]	@ (8017948 <tcp_receive+0xb0c>)
 8017830:	68db      	ldr	r3, [r3, #12]
 8017832:	899b      	ldrh	r3, [r3, #12]
 8017834:	b29b      	uxth	r3, r3
 8017836:	4618      	mov	r0, r3
 8017838:	f7f9 f8c2 	bl	80109c0 <lwip_htons>
 801783c:	4603      	mov	r3, r0
 801783e:	b2db      	uxtb	r3, r3
 8017840:	f003 0301 	and.w	r3, r3, #1
 8017844:	2b00      	cmp	r3, #0
 8017846:	f000 80b8 	beq.w	80179ba <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801784a:	4b45      	ldr	r3, [pc, #276]	@ (8017960 <tcp_receive+0xb24>)
 801784c:	781b      	ldrb	r3, [r3, #0]
 801784e:	f043 0320 	orr.w	r3, r3, #32
 8017852:	b2da      	uxtb	r2, r3
 8017854:	4b42      	ldr	r3, [pc, #264]	@ (8017960 <tcp_receive+0xb24>)
 8017856:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017858:	e0af      	b.n	80179ba <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801785a:	687b      	ldr	r3, [r7, #4]
 801785c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801785e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017864:	68db      	ldr	r3, [r3, #12]
 8017866:	685b      	ldr	r3, [r3, #4]
 8017868:	4a36      	ldr	r2, [pc, #216]	@ (8017944 <tcp_receive+0xb08>)
 801786a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801786c:	68bb      	ldr	r3, [r7, #8]
 801786e:	891b      	ldrh	r3, [r3, #8]
 8017870:	461c      	mov	r4, r3
 8017872:	68bb      	ldr	r3, [r7, #8]
 8017874:	68db      	ldr	r3, [r3, #12]
 8017876:	899b      	ldrh	r3, [r3, #12]
 8017878:	b29b      	uxth	r3, r3
 801787a:	4618      	mov	r0, r3
 801787c:	f7f9 f8a0 	bl	80109c0 <lwip_htons>
 8017880:	4603      	mov	r3, r0
 8017882:	b2db      	uxtb	r3, r3
 8017884:	f003 0303 	and.w	r3, r3, #3
 8017888:	2b00      	cmp	r3, #0
 801788a:	d001      	beq.n	8017890 <tcp_receive+0xa54>
 801788c:	2301      	movs	r3, #1
 801788e:	e000      	b.n	8017892 <tcp_receive+0xa56>
 8017890:	2300      	movs	r3, #0
 8017892:	191a      	adds	r2, r3, r4
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017898:	441a      	add	r2, r3
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801789e:	687b      	ldr	r3, [r7, #4]
 80178a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80178a2:	461c      	mov	r4, r3
 80178a4:	68bb      	ldr	r3, [r7, #8]
 80178a6:	891b      	ldrh	r3, [r3, #8]
 80178a8:	461d      	mov	r5, r3
 80178aa:	68bb      	ldr	r3, [r7, #8]
 80178ac:	68db      	ldr	r3, [r3, #12]
 80178ae:	899b      	ldrh	r3, [r3, #12]
 80178b0:	b29b      	uxth	r3, r3
 80178b2:	4618      	mov	r0, r3
 80178b4:	f7f9 f884 	bl	80109c0 <lwip_htons>
 80178b8:	4603      	mov	r3, r0
 80178ba:	b2db      	uxtb	r3, r3
 80178bc:	f003 0303 	and.w	r3, r3, #3
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d001      	beq.n	80178c8 <tcp_receive+0xa8c>
 80178c4:	2301      	movs	r3, #1
 80178c6:	e000      	b.n	80178ca <tcp_receive+0xa8e>
 80178c8:	2300      	movs	r3, #0
 80178ca:	442b      	add	r3, r5
 80178cc:	429c      	cmp	r4, r3
 80178ce:	d206      	bcs.n	80178de <tcp_receive+0xaa2>
 80178d0:	4b1e      	ldr	r3, [pc, #120]	@ (801794c <tcp_receive+0xb10>)
 80178d2:	f240 622b 	movw	r2, #1579	@ 0x62b
 80178d6:	4923      	ldr	r1, [pc, #140]	@ (8017964 <tcp_receive+0xb28>)
 80178d8:	481e      	ldr	r0, [pc, #120]	@ (8017954 <tcp_receive+0xb18>)
 80178da:	f006 ffef 	bl	801e8bc <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80178de:	68bb      	ldr	r3, [r7, #8]
 80178e0:	891b      	ldrh	r3, [r3, #8]
 80178e2:	461c      	mov	r4, r3
 80178e4:	68bb      	ldr	r3, [r7, #8]
 80178e6:	68db      	ldr	r3, [r3, #12]
 80178e8:	899b      	ldrh	r3, [r3, #12]
 80178ea:	b29b      	uxth	r3, r3
 80178ec:	4618      	mov	r0, r3
 80178ee:	f7f9 f867 	bl	80109c0 <lwip_htons>
 80178f2:	4603      	mov	r3, r0
 80178f4:	b2db      	uxtb	r3, r3
 80178f6:	f003 0303 	and.w	r3, r3, #3
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d001      	beq.n	8017902 <tcp_receive+0xac6>
 80178fe:	2301      	movs	r3, #1
 8017900:	e000      	b.n	8017904 <tcp_receive+0xac8>
 8017902:	2300      	movs	r3, #0
 8017904:	1919      	adds	r1, r3, r4
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801790a:	b28b      	uxth	r3, r1
 801790c:	1ad3      	subs	r3, r2, r3
 801790e:	b29a      	uxth	r2, r3
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017914:	6878      	ldr	r0, [r7, #4]
 8017916:	f7fc fd17 	bl	8014348 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801791a:	68bb      	ldr	r3, [r7, #8]
 801791c:	685b      	ldr	r3, [r3, #4]
 801791e:	891b      	ldrh	r3, [r3, #8]
 8017920:	2b00      	cmp	r3, #0
 8017922:	d028      	beq.n	8017976 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017924:	4b0d      	ldr	r3, [pc, #52]	@ (801795c <tcp_receive+0xb20>)
 8017926:	681b      	ldr	r3, [r3, #0]
 8017928:	2b00      	cmp	r3, #0
 801792a:	d01d      	beq.n	8017968 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801792c:	4b0b      	ldr	r3, [pc, #44]	@ (801795c <tcp_receive+0xb20>)
 801792e:	681a      	ldr	r2, [r3, #0]
 8017930:	68bb      	ldr	r3, [r7, #8]
 8017932:	685b      	ldr	r3, [r3, #4]
 8017934:	4619      	mov	r1, r3
 8017936:	4610      	mov	r0, r2
 8017938:	f7fb fcea 	bl	8013310 <pbuf_cat>
 801793c:	e018      	b.n	8017970 <tcp_receive+0xb34>
 801793e:	bf00      	nop
 8017940:	20067dbe 	.word	0x20067dbe
 8017944:	20067db4 	.word	0x20067db4
 8017948:	20067d94 	.word	0x20067d94
 801794c:	08024a94 	.word	0x08024a94
 8017950:	08024e74 	.word	0x08024e74
 8017954:	08024ae0 	.word	0x08024ae0
 8017958:	08024eb0 	.word	0x08024eb0
 801795c:	20067dc4 	.word	0x20067dc4
 8017960:	20067dc1 	.word	0x20067dc1
 8017964:	08024ed0 	.word	0x08024ed0
            } else {
              recv_data = cseg->p;
 8017968:	68bb      	ldr	r3, [r7, #8]
 801796a:	685b      	ldr	r3, [r3, #4]
 801796c:	4a70      	ldr	r2, [pc, #448]	@ (8017b30 <tcp_receive+0xcf4>)
 801796e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017970:	68bb      	ldr	r3, [r7, #8]
 8017972:	2200      	movs	r2, #0
 8017974:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017976:	68bb      	ldr	r3, [r7, #8]
 8017978:	68db      	ldr	r3, [r3, #12]
 801797a:	899b      	ldrh	r3, [r3, #12]
 801797c:	b29b      	uxth	r3, r3
 801797e:	4618      	mov	r0, r3
 8017980:	f7f9 f81e 	bl	80109c0 <lwip_htons>
 8017984:	4603      	mov	r3, r0
 8017986:	b2db      	uxtb	r3, r3
 8017988:	f003 0301 	and.w	r3, r3, #1
 801798c:	2b00      	cmp	r3, #0
 801798e:	d00d      	beq.n	80179ac <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8017990:	4b68      	ldr	r3, [pc, #416]	@ (8017b34 <tcp_receive+0xcf8>)
 8017992:	781b      	ldrb	r3, [r3, #0]
 8017994:	f043 0320 	orr.w	r3, r3, #32
 8017998:	b2da      	uxtb	r2, r3
 801799a:	4b66      	ldr	r3, [pc, #408]	@ (8017b34 <tcp_receive+0xcf8>)
 801799c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	7d1b      	ldrb	r3, [r3, #20]
 80179a2:	2b04      	cmp	r3, #4
 80179a4:	d102      	bne.n	80179ac <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	2207      	movs	r2, #7
 80179aa:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80179ac:	68bb      	ldr	r3, [r7, #8]
 80179ae:	681a      	ldr	r2, [r3, #0]
 80179b0:	687b      	ldr	r3, [r7, #4]
 80179b2:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80179b4:	68b8      	ldr	r0, [r7, #8]
 80179b6:	f7fd fb06 	bl	8014fc6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d008      	beq.n	80179d4 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80179c6:	68db      	ldr	r3, [r3, #12]
 80179c8:	685a      	ldr	r2, [r3, #4]
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80179ce:	429a      	cmp	r2, r3
 80179d0:	f43f af43 	beq.w	801785a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80179d4:	687b      	ldr	r3, [r7, #4]
 80179d6:	8b5b      	ldrh	r3, [r3, #26]
 80179d8:	f003 0301 	and.w	r3, r3, #1
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d00e      	beq.n	80179fe <tcp_receive+0xbc2>
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	8b5b      	ldrh	r3, [r3, #26]
 80179e4:	f023 0301 	bic.w	r3, r3, #1
 80179e8:	b29a      	uxth	r2, r3
 80179ea:	687b      	ldr	r3, [r7, #4]
 80179ec:	835a      	strh	r2, [r3, #26]
 80179ee:	687b      	ldr	r3, [r7, #4]
 80179f0:	8b5b      	ldrh	r3, [r3, #26]
 80179f2:	f043 0302 	orr.w	r3, r3, #2
 80179f6:	b29a      	uxth	r2, r3
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80179fc:	e187      	b.n	8017d0e <tcp_receive+0xed2>
        tcp_ack(pcb);
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	8b5b      	ldrh	r3, [r3, #26]
 8017a02:	f043 0301 	orr.w	r3, r3, #1
 8017a06:	b29a      	uxth	r2, r3
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017a0c:	e17f      	b.n	8017d0e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017a0e:	687b      	ldr	r3, [r7, #4]
 8017a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a12:	2b00      	cmp	r3, #0
 8017a14:	d106      	bne.n	8017a24 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8017a16:	4848      	ldr	r0, [pc, #288]	@ (8017b38 <tcp_receive+0xcfc>)
 8017a18:	f7fd faee 	bl	8014ff8 <tcp_seg_copy>
 8017a1c:	4602      	mov	r2, r0
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	675a      	str	r2, [r3, #116]	@ 0x74
 8017a22:	e16c      	b.n	8017cfe <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017a24:	2300      	movs	r3, #0
 8017a26:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017a2e:	e156      	b.n	8017cde <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8017a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a32:	68db      	ldr	r3, [r3, #12]
 8017a34:	685a      	ldr	r2, [r3, #4]
 8017a36:	4b41      	ldr	r3, [pc, #260]	@ (8017b3c <tcp_receive+0xd00>)
 8017a38:	681b      	ldr	r3, [r3, #0]
 8017a3a:	429a      	cmp	r2, r3
 8017a3c:	d11d      	bne.n	8017a7a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8017a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8017b38 <tcp_receive+0xcfc>)
 8017a40:	891a      	ldrh	r2, [r3, #8]
 8017a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a44:	891b      	ldrh	r3, [r3, #8]
 8017a46:	429a      	cmp	r2, r3
 8017a48:	f240 814e 	bls.w	8017ce8 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017a4c:	483a      	ldr	r0, [pc, #232]	@ (8017b38 <tcp_receive+0xcfc>)
 8017a4e:	f7fd fad3 	bl	8014ff8 <tcp_seg_copy>
 8017a52:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017a54:	697b      	ldr	r3, [r7, #20]
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	f000 8148 	beq.w	8017cec <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8017a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a5e:	2b00      	cmp	r3, #0
 8017a60:	d003      	beq.n	8017a6a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8017a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a64:	697a      	ldr	r2, [r7, #20]
 8017a66:	601a      	str	r2, [r3, #0]
 8017a68:	e002      	b.n	8017a70 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	697a      	ldr	r2, [r7, #20]
 8017a6e:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017a70:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017a72:	6978      	ldr	r0, [r7, #20]
 8017a74:	f7ff f8de 	bl	8016c34 <tcp_oos_insert_segment>
                }
                break;
 8017a78:	e138      	b.n	8017cec <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8017a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a7c:	2b00      	cmp	r3, #0
 8017a7e:	d117      	bne.n	8017ab0 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017a80:	4b2e      	ldr	r3, [pc, #184]	@ (8017b3c <tcp_receive+0xd00>)
 8017a82:	681a      	ldr	r2, [r3, #0]
 8017a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a86:	68db      	ldr	r3, [r3, #12]
 8017a88:	685b      	ldr	r3, [r3, #4]
 8017a8a:	1ad3      	subs	r3, r2, r3
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	da57      	bge.n	8017b40 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017a90:	4829      	ldr	r0, [pc, #164]	@ (8017b38 <tcp_receive+0xcfc>)
 8017a92:	f7fd fab1 	bl	8014ff8 <tcp_seg_copy>
 8017a96:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8017a98:	69bb      	ldr	r3, [r7, #24]
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	f000 8128 	beq.w	8017cf0 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	69ba      	ldr	r2, [r7, #24]
 8017aa4:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8017aa6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017aa8:	69b8      	ldr	r0, [r7, #24]
 8017aaa:	f7ff f8c3 	bl	8016c34 <tcp_oos_insert_segment>
                  }
                  break;
 8017aae:	e11f      	b.n	8017cf0 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017ab0:	4b22      	ldr	r3, [pc, #136]	@ (8017b3c <tcp_receive+0xd00>)
 8017ab2:	681a      	ldr	r2, [r3, #0]
 8017ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ab6:	68db      	ldr	r3, [r3, #12]
 8017ab8:	685b      	ldr	r3, [r3, #4]
 8017aba:	1ad3      	subs	r3, r2, r3
 8017abc:	3b01      	subs	r3, #1
 8017abe:	2b00      	cmp	r3, #0
 8017ac0:	db3e      	blt.n	8017b40 <tcp_receive+0xd04>
 8017ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8017b3c <tcp_receive+0xd00>)
 8017ac4:	681a      	ldr	r2, [r3, #0]
 8017ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ac8:	68db      	ldr	r3, [r3, #12]
 8017aca:	685b      	ldr	r3, [r3, #4]
 8017acc:	1ad3      	subs	r3, r2, r3
 8017ace:	3301      	adds	r3, #1
 8017ad0:	2b00      	cmp	r3, #0
 8017ad2:	dc35      	bgt.n	8017b40 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017ad4:	4818      	ldr	r0, [pc, #96]	@ (8017b38 <tcp_receive+0xcfc>)
 8017ad6:	f7fd fa8f 	bl	8014ff8 <tcp_seg_copy>
 8017ada:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017adc:	69fb      	ldr	r3, [r7, #28]
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	f000 8108 	beq.w	8017cf4 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ae6:	68db      	ldr	r3, [r3, #12]
 8017ae8:	685b      	ldr	r3, [r3, #4]
 8017aea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017aec:	8912      	ldrh	r2, [r2, #8]
 8017aee:	441a      	add	r2, r3
 8017af0:	4b12      	ldr	r3, [pc, #72]	@ (8017b3c <tcp_receive+0xd00>)
 8017af2:	681b      	ldr	r3, [r3, #0]
 8017af4:	1ad3      	subs	r3, r2, r3
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	dd12      	ble.n	8017b20 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017afa:	4b10      	ldr	r3, [pc, #64]	@ (8017b3c <tcp_receive+0xd00>)
 8017afc:	681b      	ldr	r3, [r3, #0]
 8017afe:	b29a      	uxth	r2, r3
 8017b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b02:	68db      	ldr	r3, [r3, #12]
 8017b04:	685b      	ldr	r3, [r3, #4]
 8017b06:	b29b      	uxth	r3, r3
 8017b08:	1ad3      	subs	r3, r2, r3
 8017b0a:	b29a      	uxth	r2, r3
 8017b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b0e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b12:	685a      	ldr	r2, [r3, #4]
 8017b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b16:	891b      	ldrh	r3, [r3, #8]
 8017b18:	4619      	mov	r1, r3
 8017b1a:	4610      	mov	r0, r2
 8017b1c:	f7fb f9a4 	bl	8012e68 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b22:	69fa      	ldr	r2, [r7, #28]
 8017b24:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017b26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017b28:	69f8      	ldr	r0, [r7, #28]
 8017b2a:	f7ff f883 	bl	8016c34 <tcp_oos_insert_segment>
                  }
                  break;
 8017b2e:	e0e1      	b.n	8017cf4 <tcp_receive+0xeb8>
 8017b30:	20067dc4 	.word	0x20067dc4
 8017b34:	20067dc1 	.word	0x20067dc1
 8017b38:	20067d94 	.word	0x20067d94
 8017b3c:	20067db4 	.word	0x20067db4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b42:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b46:	681b      	ldr	r3, [r3, #0]
 8017b48:	2b00      	cmp	r3, #0
 8017b4a:	f040 80c5 	bne.w	8017cd8 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8017d4c <tcp_receive+0xf10>)
 8017b50:	681a      	ldr	r2, [r3, #0]
 8017b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b54:	68db      	ldr	r3, [r3, #12]
 8017b56:	685b      	ldr	r3, [r3, #4]
 8017b58:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	f340 80bc 	ble.w	8017cd8 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b62:	68db      	ldr	r3, [r3, #12]
 8017b64:	899b      	ldrh	r3, [r3, #12]
 8017b66:	b29b      	uxth	r3, r3
 8017b68:	4618      	mov	r0, r3
 8017b6a:	f7f8 ff29 	bl	80109c0 <lwip_htons>
 8017b6e:	4603      	mov	r3, r0
 8017b70:	b2db      	uxtb	r3, r3
 8017b72:	f003 0301 	and.w	r3, r3, #1
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	f040 80be 	bne.w	8017cf8 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017b7c:	4874      	ldr	r0, [pc, #464]	@ (8017d50 <tcp_receive+0xf14>)
 8017b7e:	f7fd fa3b 	bl	8014ff8 <tcp_seg_copy>
 8017b82:	4602      	mov	r2, r0
 8017b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b86:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8017b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b8a:	681b      	ldr	r3, [r3, #0]
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	f000 80b5 	beq.w	8017cfc <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8017b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b94:	68db      	ldr	r3, [r3, #12]
 8017b96:	685b      	ldr	r3, [r3, #4]
 8017b98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017b9a:	8912      	ldrh	r2, [r2, #8]
 8017b9c:	441a      	add	r2, r3
 8017b9e:	4b6b      	ldr	r3, [pc, #428]	@ (8017d4c <tcp_receive+0xf10>)
 8017ba0:	681b      	ldr	r3, [r3, #0]
 8017ba2:	1ad3      	subs	r3, r2, r3
 8017ba4:	2b00      	cmp	r3, #0
 8017ba6:	dd12      	ble.n	8017bce <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8017ba8:	4b68      	ldr	r3, [pc, #416]	@ (8017d4c <tcp_receive+0xf10>)
 8017baa:	681b      	ldr	r3, [r3, #0]
 8017bac:	b29a      	uxth	r2, r3
 8017bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bb0:	68db      	ldr	r3, [r3, #12]
 8017bb2:	685b      	ldr	r3, [r3, #4]
 8017bb4:	b29b      	uxth	r3, r3
 8017bb6:	1ad3      	subs	r3, r2, r3
 8017bb8:	b29a      	uxth	r2, r3
 8017bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bbc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8017bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bc0:	685a      	ldr	r2, [r3, #4]
 8017bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bc4:	891b      	ldrh	r3, [r3, #8]
 8017bc6:	4619      	mov	r1, r3
 8017bc8:	4610      	mov	r0, r2
 8017bca:	f7fb f94d 	bl	8012e68 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017bce:	4b61      	ldr	r3, [pc, #388]	@ (8017d54 <tcp_receive+0xf18>)
 8017bd0:	881b      	ldrh	r3, [r3, #0]
 8017bd2:	461a      	mov	r2, r3
 8017bd4:	4b5d      	ldr	r3, [pc, #372]	@ (8017d4c <tcp_receive+0xf10>)
 8017bd6:	681b      	ldr	r3, [r3, #0]
 8017bd8:	441a      	add	r2, r3
 8017bda:	687b      	ldr	r3, [r7, #4]
 8017bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017bde:	6879      	ldr	r1, [r7, #4]
 8017be0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017be2:	440b      	add	r3, r1
 8017be4:	1ad3      	subs	r3, r2, r3
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	f340 8088 	ble.w	8017cfc <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bee:	681b      	ldr	r3, [r3, #0]
 8017bf0:	68db      	ldr	r3, [r3, #12]
 8017bf2:	899b      	ldrh	r3, [r3, #12]
 8017bf4:	b29b      	uxth	r3, r3
 8017bf6:	4618      	mov	r0, r3
 8017bf8:	f7f8 fee2 	bl	80109c0 <lwip_htons>
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	b2db      	uxtb	r3, r3
 8017c00:	f003 0301 	and.w	r3, r3, #1
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	d021      	beq.n	8017c4c <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	68db      	ldr	r3, [r3, #12]
 8017c0e:	899b      	ldrh	r3, [r3, #12]
 8017c10:	b29b      	uxth	r3, r3
 8017c12:	b21b      	sxth	r3, r3
 8017c14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017c18:	b21c      	sxth	r4, r3
 8017c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c1c:	681b      	ldr	r3, [r3, #0]
 8017c1e:	68db      	ldr	r3, [r3, #12]
 8017c20:	899b      	ldrh	r3, [r3, #12]
 8017c22:	b29b      	uxth	r3, r3
 8017c24:	4618      	mov	r0, r3
 8017c26:	f7f8 fecb 	bl	80109c0 <lwip_htons>
 8017c2a:	4603      	mov	r3, r0
 8017c2c:	b2db      	uxtb	r3, r3
 8017c2e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017c32:	b29b      	uxth	r3, r3
 8017c34:	4618      	mov	r0, r3
 8017c36:	f7f8 fec3 	bl	80109c0 <lwip_htons>
 8017c3a:	4603      	mov	r3, r0
 8017c3c:	b21b      	sxth	r3, r3
 8017c3e:	4323      	orrs	r3, r4
 8017c40:	b21a      	sxth	r2, r3
 8017c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c44:	681b      	ldr	r3, [r3, #0]
 8017c46:	68db      	ldr	r3, [r3, #12]
 8017c48:	b292      	uxth	r2, r2
 8017c4a:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017c50:	b29a      	uxth	r2, r3
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017c56:	4413      	add	r3, r2
 8017c58:	b299      	uxth	r1, r3
 8017c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8017d4c <tcp_receive+0xf10>)
 8017c5c:	681b      	ldr	r3, [r3, #0]
 8017c5e:	b29a      	uxth	r2, r3
 8017c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c62:	681b      	ldr	r3, [r3, #0]
 8017c64:	1a8a      	subs	r2, r1, r2
 8017c66:	b292      	uxth	r2, r2
 8017c68:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c6c:	681b      	ldr	r3, [r3, #0]
 8017c6e:	685a      	ldr	r2, [r3, #4]
 8017c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c72:	681b      	ldr	r3, [r3, #0]
 8017c74:	891b      	ldrh	r3, [r3, #8]
 8017c76:	4619      	mov	r1, r3
 8017c78:	4610      	mov	r0, r2
 8017c7a:	f7fb f8f5 	bl	8012e68 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c80:	681b      	ldr	r3, [r3, #0]
 8017c82:	891c      	ldrh	r4, [r3, #8]
 8017c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c86:	681b      	ldr	r3, [r3, #0]
 8017c88:	68db      	ldr	r3, [r3, #12]
 8017c8a:	899b      	ldrh	r3, [r3, #12]
 8017c8c:	b29b      	uxth	r3, r3
 8017c8e:	4618      	mov	r0, r3
 8017c90:	f7f8 fe96 	bl	80109c0 <lwip_htons>
 8017c94:	4603      	mov	r3, r0
 8017c96:	b2db      	uxtb	r3, r3
 8017c98:	f003 0303 	and.w	r3, r3, #3
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d001      	beq.n	8017ca4 <tcp_receive+0xe68>
 8017ca0:	2301      	movs	r3, #1
 8017ca2:	e000      	b.n	8017ca6 <tcp_receive+0xe6a>
 8017ca4:	2300      	movs	r3, #0
 8017ca6:	4423      	add	r3, r4
 8017ca8:	b29a      	uxth	r2, r3
 8017caa:	4b2a      	ldr	r3, [pc, #168]	@ (8017d54 <tcp_receive+0xf18>)
 8017cac:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017cae:	4b29      	ldr	r3, [pc, #164]	@ (8017d54 <tcp_receive+0xf18>)
 8017cb0:	881b      	ldrh	r3, [r3, #0]
 8017cb2:	461a      	mov	r2, r3
 8017cb4:	4b25      	ldr	r3, [pc, #148]	@ (8017d4c <tcp_receive+0xf10>)
 8017cb6:	681b      	ldr	r3, [r3, #0]
 8017cb8:	441a      	add	r2, r3
 8017cba:	687b      	ldr	r3, [r7, #4]
 8017cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017cbe:	6879      	ldr	r1, [r7, #4]
 8017cc0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017cc2:	440b      	add	r3, r1
 8017cc4:	429a      	cmp	r2, r3
 8017cc6:	d019      	beq.n	8017cfc <tcp_receive+0xec0>
 8017cc8:	4b23      	ldr	r3, [pc, #140]	@ (8017d58 <tcp_receive+0xf1c>)
 8017cca:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8017cce:	4923      	ldr	r1, [pc, #140]	@ (8017d5c <tcp_receive+0xf20>)
 8017cd0:	4823      	ldr	r0, [pc, #140]	@ (8017d60 <tcp_receive+0xf24>)
 8017cd2:	f006 fdf3 	bl	801e8bc <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8017cd6:	e011      	b.n	8017cfc <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017cda:	681b      	ldr	r3, [r3, #0]
 8017cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ce0:	2b00      	cmp	r3, #0
 8017ce2:	f47f aea5 	bne.w	8017a30 <tcp_receive+0xbf4>
 8017ce6:	e00a      	b.n	8017cfe <tcp_receive+0xec2>
                break;
 8017ce8:	bf00      	nop
 8017cea:	e008      	b.n	8017cfe <tcp_receive+0xec2>
                break;
 8017cec:	bf00      	nop
 8017cee:	e006      	b.n	8017cfe <tcp_receive+0xec2>
                  break;
 8017cf0:	bf00      	nop
 8017cf2:	e004      	b.n	8017cfe <tcp_receive+0xec2>
                  break;
 8017cf4:	bf00      	nop
 8017cf6:	e002      	b.n	8017cfe <tcp_receive+0xec2>
                  break;
 8017cf8:	bf00      	nop
 8017cfa:	e000      	b.n	8017cfe <tcp_receive+0xec2>
                break;
 8017cfc:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017cfe:	6878      	ldr	r0, [r7, #4]
 8017d00:	f001 fe88 	bl	8019a14 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017d04:	e003      	b.n	8017d0e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017d06:	6878      	ldr	r0, [r7, #4]
 8017d08:	f001 fe84 	bl	8019a14 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017d0c:	e01a      	b.n	8017d44 <tcp_receive+0xf08>
 8017d0e:	e019      	b.n	8017d44 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017d10:	4b0e      	ldr	r3, [pc, #56]	@ (8017d4c <tcp_receive+0xf10>)
 8017d12:	681a      	ldr	r2, [r3, #0]
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d18:	1ad3      	subs	r3, r2, r3
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	db0a      	blt.n	8017d34 <tcp_receive+0xef8>
 8017d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8017d4c <tcp_receive+0xf10>)
 8017d20:	681a      	ldr	r2, [r3, #0]
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d26:	6879      	ldr	r1, [r7, #4]
 8017d28:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017d2a:	440b      	add	r3, r1
 8017d2c:	1ad3      	subs	r3, r2, r3
 8017d2e:	3301      	adds	r3, #1
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	dd07      	ble.n	8017d44 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	8b5b      	ldrh	r3, [r3, #26]
 8017d38:	f043 0302 	orr.w	r3, r3, #2
 8017d3c:	b29a      	uxth	r2, r3
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017d42:	e7ff      	b.n	8017d44 <tcp_receive+0xf08>
 8017d44:	bf00      	nop
 8017d46:	3750      	adds	r7, #80	@ 0x50
 8017d48:	46bd      	mov	sp, r7
 8017d4a:	bdb0      	pop	{r4, r5, r7, pc}
 8017d4c:	20067db4 	.word	0x20067db4
 8017d50:	20067d94 	.word	0x20067d94
 8017d54:	20067dbe 	.word	0x20067dbe
 8017d58:	08024a94 	.word	0x08024a94
 8017d5c:	08024e3c 	.word	0x08024e3c
 8017d60:	08024ae0 	.word	0x08024ae0

08017d64 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017d64:	b480      	push	{r7}
 8017d66:	b083      	sub	sp, #12
 8017d68:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8017d6a:	4b15      	ldr	r3, [pc, #84]	@ (8017dc0 <tcp_get_next_optbyte+0x5c>)
 8017d6c:	881b      	ldrh	r3, [r3, #0]
 8017d6e:	1c5a      	adds	r2, r3, #1
 8017d70:	b291      	uxth	r1, r2
 8017d72:	4a13      	ldr	r2, [pc, #76]	@ (8017dc0 <tcp_get_next_optbyte+0x5c>)
 8017d74:	8011      	strh	r1, [r2, #0]
 8017d76:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017d78:	4b12      	ldr	r3, [pc, #72]	@ (8017dc4 <tcp_get_next_optbyte+0x60>)
 8017d7a:	681b      	ldr	r3, [r3, #0]
 8017d7c:	2b00      	cmp	r3, #0
 8017d7e:	d004      	beq.n	8017d8a <tcp_get_next_optbyte+0x26>
 8017d80:	4b11      	ldr	r3, [pc, #68]	@ (8017dc8 <tcp_get_next_optbyte+0x64>)
 8017d82:	881b      	ldrh	r3, [r3, #0]
 8017d84:	88fa      	ldrh	r2, [r7, #6]
 8017d86:	429a      	cmp	r2, r3
 8017d88:	d208      	bcs.n	8017d9c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8017d8a:	4b10      	ldr	r3, [pc, #64]	@ (8017dcc <tcp_get_next_optbyte+0x68>)
 8017d8c:	681b      	ldr	r3, [r3, #0]
 8017d8e:	3314      	adds	r3, #20
 8017d90:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8017d92:	88fb      	ldrh	r3, [r7, #6]
 8017d94:	683a      	ldr	r2, [r7, #0]
 8017d96:	4413      	add	r3, r2
 8017d98:	781b      	ldrb	r3, [r3, #0]
 8017d9a:	e00b      	b.n	8017db4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017d9c:	88fb      	ldrh	r3, [r7, #6]
 8017d9e:	b2da      	uxtb	r2, r3
 8017da0:	4b09      	ldr	r3, [pc, #36]	@ (8017dc8 <tcp_get_next_optbyte+0x64>)
 8017da2:	881b      	ldrh	r3, [r3, #0]
 8017da4:	b2db      	uxtb	r3, r3
 8017da6:	1ad3      	subs	r3, r2, r3
 8017da8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8017daa:	4b06      	ldr	r3, [pc, #24]	@ (8017dc4 <tcp_get_next_optbyte+0x60>)
 8017dac:	681a      	ldr	r2, [r3, #0]
 8017dae:	797b      	ldrb	r3, [r7, #5]
 8017db0:	4413      	add	r3, r2
 8017db2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017db4:	4618      	mov	r0, r3
 8017db6:	370c      	adds	r7, #12
 8017db8:	46bd      	mov	sp, r7
 8017dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dbe:	4770      	bx	lr
 8017dc0:	20067db0 	.word	0x20067db0
 8017dc4:	20067dac 	.word	0x20067dac
 8017dc8:	20067daa 	.word	0x20067daa
 8017dcc:	20067da4 	.word	0x20067da4

08017dd0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017dd0:	b580      	push	{r7, lr}
 8017dd2:	b084      	sub	sp, #16
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	d106      	bne.n	8017dec <tcp_parseopt+0x1c>
 8017dde:	4b32      	ldr	r3, [pc, #200]	@ (8017ea8 <tcp_parseopt+0xd8>)
 8017de0:	f240 727d 	movw	r2, #1917	@ 0x77d
 8017de4:	4931      	ldr	r1, [pc, #196]	@ (8017eac <tcp_parseopt+0xdc>)
 8017de6:	4832      	ldr	r0, [pc, #200]	@ (8017eb0 <tcp_parseopt+0xe0>)
 8017de8:	f006 fd68 	bl	801e8bc <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017dec:	4b31      	ldr	r3, [pc, #196]	@ (8017eb4 <tcp_parseopt+0xe4>)
 8017dee:	881b      	ldrh	r3, [r3, #0]
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d056      	beq.n	8017ea2 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017df4:	4b30      	ldr	r3, [pc, #192]	@ (8017eb8 <tcp_parseopt+0xe8>)
 8017df6:	2200      	movs	r2, #0
 8017df8:	801a      	strh	r2, [r3, #0]
 8017dfa:	e046      	b.n	8017e8a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8017dfc:	f7ff ffb2 	bl	8017d64 <tcp_get_next_optbyte>
 8017e00:	4603      	mov	r3, r0
 8017e02:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017e04:	7bfb      	ldrb	r3, [r7, #15]
 8017e06:	2b02      	cmp	r3, #2
 8017e08:	d006      	beq.n	8017e18 <tcp_parseopt+0x48>
 8017e0a:	2b02      	cmp	r3, #2
 8017e0c:	dc2a      	bgt.n	8017e64 <tcp_parseopt+0x94>
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d042      	beq.n	8017e98 <tcp_parseopt+0xc8>
 8017e12:	2b01      	cmp	r3, #1
 8017e14:	d038      	beq.n	8017e88 <tcp_parseopt+0xb8>
 8017e16:	e025      	b.n	8017e64 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8017e18:	f7ff ffa4 	bl	8017d64 <tcp_get_next_optbyte>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	2b04      	cmp	r3, #4
 8017e20:	d13c      	bne.n	8017e9c <tcp_parseopt+0xcc>
 8017e22:	4b25      	ldr	r3, [pc, #148]	@ (8017eb8 <tcp_parseopt+0xe8>)
 8017e24:	881b      	ldrh	r3, [r3, #0]
 8017e26:	3301      	adds	r3, #1
 8017e28:	4a22      	ldr	r2, [pc, #136]	@ (8017eb4 <tcp_parseopt+0xe4>)
 8017e2a:	8812      	ldrh	r2, [r2, #0]
 8017e2c:	4293      	cmp	r3, r2
 8017e2e:	da35      	bge.n	8017e9c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017e30:	f7ff ff98 	bl	8017d64 <tcp_get_next_optbyte>
 8017e34:	4603      	mov	r3, r0
 8017e36:	021b      	lsls	r3, r3, #8
 8017e38:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017e3a:	f7ff ff93 	bl	8017d64 <tcp_get_next_optbyte>
 8017e3e:	4603      	mov	r3, r0
 8017e40:	461a      	mov	r2, r3
 8017e42:	89bb      	ldrh	r3, [r7, #12]
 8017e44:	4313      	orrs	r3, r2
 8017e46:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8017e48:	89bb      	ldrh	r3, [r7, #12]
 8017e4a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8017e4e:	d804      	bhi.n	8017e5a <tcp_parseopt+0x8a>
 8017e50:	89bb      	ldrh	r3, [r7, #12]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d001      	beq.n	8017e5a <tcp_parseopt+0x8a>
 8017e56:	89ba      	ldrh	r2, [r7, #12]
 8017e58:	e001      	b.n	8017e5e <tcp_parseopt+0x8e>
 8017e5a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8017e5e:	687b      	ldr	r3, [r7, #4]
 8017e60:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8017e62:	e012      	b.n	8017e8a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8017e64:	f7ff ff7e 	bl	8017d64 <tcp_get_next_optbyte>
 8017e68:	4603      	mov	r3, r0
 8017e6a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8017e6c:	7afb      	ldrb	r3, [r7, #11]
 8017e6e:	2b01      	cmp	r3, #1
 8017e70:	d916      	bls.n	8017ea0 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017e72:	7afb      	ldrb	r3, [r7, #11]
 8017e74:	b29a      	uxth	r2, r3
 8017e76:	4b10      	ldr	r3, [pc, #64]	@ (8017eb8 <tcp_parseopt+0xe8>)
 8017e78:	881b      	ldrh	r3, [r3, #0]
 8017e7a:	4413      	add	r3, r2
 8017e7c:	b29b      	uxth	r3, r3
 8017e7e:	3b02      	subs	r3, #2
 8017e80:	b29a      	uxth	r2, r3
 8017e82:	4b0d      	ldr	r3, [pc, #52]	@ (8017eb8 <tcp_parseopt+0xe8>)
 8017e84:	801a      	strh	r2, [r3, #0]
 8017e86:	e000      	b.n	8017e8a <tcp_parseopt+0xba>
          break;
 8017e88:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8017eb8 <tcp_parseopt+0xe8>)
 8017e8c:	881a      	ldrh	r2, [r3, #0]
 8017e8e:	4b09      	ldr	r3, [pc, #36]	@ (8017eb4 <tcp_parseopt+0xe4>)
 8017e90:	881b      	ldrh	r3, [r3, #0]
 8017e92:	429a      	cmp	r2, r3
 8017e94:	d3b2      	bcc.n	8017dfc <tcp_parseopt+0x2c>
 8017e96:	e004      	b.n	8017ea2 <tcp_parseopt+0xd2>
          return;
 8017e98:	bf00      	nop
 8017e9a:	e002      	b.n	8017ea2 <tcp_parseopt+0xd2>
            return;
 8017e9c:	bf00      	nop
 8017e9e:	e000      	b.n	8017ea2 <tcp_parseopt+0xd2>
            return;
 8017ea0:	bf00      	nop
      }
    }
  }
}
 8017ea2:	3710      	adds	r7, #16
 8017ea4:	46bd      	mov	sp, r7
 8017ea6:	bd80      	pop	{r7, pc}
 8017ea8:	08024a94 	.word	0x08024a94
 8017eac:	08024ef8 	.word	0x08024ef8
 8017eb0:	08024ae0 	.word	0x08024ae0
 8017eb4:	20067da8 	.word	0x20067da8
 8017eb8:	20067db0 	.word	0x20067db0

08017ebc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8017ebc:	b480      	push	{r7}
 8017ebe:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8017ec0:	4b05      	ldr	r3, [pc, #20]	@ (8017ed8 <tcp_trigger_input_pcb_close+0x1c>)
 8017ec2:	781b      	ldrb	r3, [r3, #0]
 8017ec4:	f043 0310 	orr.w	r3, r3, #16
 8017ec8:	b2da      	uxtb	r2, r3
 8017eca:	4b03      	ldr	r3, [pc, #12]	@ (8017ed8 <tcp_trigger_input_pcb_close+0x1c>)
 8017ecc:	701a      	strb	r2, [r3, #0]
}
 8017ece:	bf00      	nop
 8017ed0:	46bd      	mov	sp, r7
 8017ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ed6:	4770      	bx	lr
 8017ed8:	20067dc1 	.word	0x20067dc1

08017edc <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017edc:	b580      	push	{r7, lr}
 8017ede:	b084      	sub	sp, #16
 8017ee0:	af00      	add	r7, sp, #0
 8017ee2:	60f8      	str	r0, [r7, #12]
 8017ee4:	60b9      	str	r1, [r7, #8]
 8017ee6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017ee8:	68fb      	ldr	r3, [r7, #12]
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d00a      	beq.n	8017f04 <tcp_route+0x28>
 8017eee:	68fb      	ldr	r3, [r7, #12]
 8017ef0:	7a1b      	ldrb	r3, [r3, #8]
 8017ef2:	2b00      	cmp	r3, #0
 8017ef4:	d006      	beq.n	8017f04 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017ef6:	68fb      	ldr	r3, [r7, #12]
 8017ef8:	7a1b      	ldrb	r3, [r3, #8]
 8017efa:	4618      	mov	r0, r3
 8017efc:	f7fa fdac 	bl	8012a58 <netif_get_by_index>
 8017f00:	4603      	mov	r3, r0
 8017f02:	e003      	b.n	8017f0c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017f04:	6878      	ldr	r0, [r7, #4]
 8017f06:	f003 fed7 	bl	801bcb8 <ip4_route>
 8017f0a:	4603      	mov	r3, r0
  }
}
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	3710      	adds	r7, #16
 8017f10:	46bd      	mov	sp, r7
 8017f12:	bd80      	pop	{r7, pc}

08017f14 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017f14:	b590      	push	{r4, r7, lr}
 8017f16:	b087      	sub	sp, #28
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	60f8      	str	r0, [r7, #12]
 8017f1c:	60b9      	str	r1, [r7, #8]
 8017f1e:	603b      	str	r3, [r7, #0]
 8017f20:	4613      	mov	r3, r2
 8017f22:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017f24:	68fb      	ldr	r3, [r7, #12]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	d105      	bne.n	8017f36 <tcp_create_segment+0x22>
 8017f2a:	4b43      	ldr	r3, [pc, #268]	@ (8018038 <tcp_create_segment+0x124>)
 8017f2c:	22a3      	movs	r2, #163	@ 0xa3
 8017f2e:	4943      	ldr	r1, [pc, #268]	@ (801803c <tcp_create_segment+0x128>)
 8017f30:	4843      	ldr	r0, [pc, #268]	@ (8018040 <tcp_create_segment+0x12c>)
 8017f32:	f006 fcc3 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017f36:	68bb      	ldr	r3, [r7, #8]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d105      	bne.n	8017f48 <tcp_create_segment+0x34>
 8017f3c:	4b3e      	ldr	r3, [pc, #248]	@ (8018038 <tcp_create_segment+0x124>)
 8017f3e:	22a4      	movs	r2, #164	@ 0xa4
 8017f40:	4940      	ldr	r1, [pc, #256]	@ (8018044 <tcp_create_segment+0x130>)
 8017f42:	483f      	ldr	r0, [pc, #252]	@ (8018040 <tcp_create_segment+0x12c>)
 8017f44:	f006 fcba 	bl	801e8bc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017f48:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017f4c:	009b      	lsls	r3, r3, #2
 8017f4e:	b2db      	uxtb	r3, r3
 8017f50:	f003 0304 	and.w	r3, r3, #4
 8017f54:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017f56:	2003      	movs	r0, #3
 8017f58:	f7fa f9f2 	bl	8012340 <memp_malloc>
 8017f5c:	6138      	str	r0, [r7, #16]
 8017f5e:	693b      	ldr	r3, [r7, #16]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d104      	bne.n	8017f6e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017f64:	68b8      	ldr	r0, [r7, #8]
 8017f66:	f7fb f905 	bl	8013174 <pbuf_free>
    return NULL;
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	e060      	b.n	8018030 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8017f6e:	693b      	ldr	r3, [r7, #16]
 8017f70:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8017f74:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8017f76:	693b      	ldr	r3, [r7, #16]
 8017f78:	2200      	movs	r2, #0
 8017f7a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017f7c:	693b      	ldr	r3, [r7, #16]
 8017f7e:	68ba      	ldr	r2, [r7, #8]
 8017f80:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8017f82:	68bb      	ldr	r3, [r7, #8]
 8017f84:	891a      	ldrh	r2, [r3, #8]
 8017f86:	7dfb      	ldrb	r3, [r7, #23]
 8017f88:	b29b      	uxth	r3, r3
 8017f8a:	429a      	cmp	r2, r3
 8017f8c:	d205      	bcs.n	8017f9a <tcp_create_segment+0x86>
 8017f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8018038 <tcp_create_segment+0x124>)
 8017f90:	22b0      	movs	r2, #176	@ 0xb0
 8017f92:	492d      	ldr	r1, [pc, #180]	@ (8018048 <tcp_create_segment+0x134>)
 8017f94:	482a      	ldr	r0, [pc, #168]	@ (8018040 <tcp_create_segment+0x12c>)
 8017f96:	f006 fc91 	bl	801e8bc <iprintf>
  seg->len = p->tot_len - optlen;
 8017f9a:	68bb      	ldr	r3, [r7, #8]
 8017f9c:	891a      	ldrh	r2, [r3, #8]
 8017f9e:	7dfb      	ldrb	r3, [r7, #23]
 8017fa0:	b29b      	uxth	r3, r3
 8017fa2:	1ad3      	subs	r3, r2, r3
 8017fa4:	b29a      	uxth	r2, r3
 8017fa6:	693b      	ldr	r3, [r7, #16]
 8017fa8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8017faa:	2114      	movs	r1, #20
 8017fac:	68b8      	ldr	r0, [r7, #8]
 8017fae:	f7fb f84b 	bl	8013048 <pbuf_add_header>
 8017fb2:	4603      	mov	r3, r0
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	d004      	beq.n	8017fc2 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8017fb8:	6938      	ldr	r0, [r7, #16]
 8017fba:	f7fd f804 	bl	8014fc6 <tcp_seg_free>
    return NULL;
 8017fbe:	2300      	movs	r3, #0
 8017fc0:	e036      	b.n	8018030 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8017fc2:	693b      	ldr	r3, [r7, #16]
 8017fc4:	685b      	ldr	r3, [r3, #4]
 8017fc6:	685a      	ldr	r2, [r3, #4]
 8017fc8:	693b      	ldr	r3, [r7, #16]
 8017fca:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017fcc:	68fb      	ldr	r3, [r7, #12]
 8017fce:	8ada      	ldrh	r2, [r3, #22]
 8017fd0:	693b      	ldr	r3, [r7, #16]
 8017fd2:	68dc      	ldr	r4, [r3, #12]
 8017fd4:	4610      	mov	r0, r2
 8017fd6:	f7f8 fcf3 	bl	80109c0 <lwip_htons>
 8017fda:	4603      	mov	r3, r0
 8017fdc:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017fde:	68fb      	ldr	r3, [r7, #12]
 8017fe0:	8b1a      	ldrh	r2, [r3, #24]
 8017fe2:	693b      	ldr	r3, [r7, #16]
 8017fe4:	68dc      	ldr	r4, [r3, #12]
 8017fe6:	4610      	mov	r0, r2
 8017fe8:	f7f8 fcea 	bl	80109c0 <lwip_htons>
 8017fec:	4603      	mov	r3, r0
 8017fee:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017ff0:	693b      	ldr	r3, [r7, #16]
 8017ff2:	68dc      	ldr	r4, [r3, #12]
 8017ff4:	6838      	ldr	r0, [r7, #0]
 8017ff6:	f7f8 fcf9 	bl	80109ec <lwip_htonl>
 8017ffa:	4603      	mov	r3, r0
 8017ffc:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017ffe:	7dfb      	ldrb	r3, [r7, #23]
 8018000:	089b      	lsrs	r3, r3, #2
 8018002:	b2db      	uxtb	r3, r3
 8018004:	3305      	adds	r3, #5
 8018006:	b29b      	uxth	r3, r3
 8018008:	031b      	lsls	r3, r3, #12
 801800a:	b29a      	uxth	r2, r3
 801800c:	79fb      	ldrb	r3, [r7, #7]
 801800e:	b29b      	uxth	r3, r3
 8018010:	4313      	orrs	r3, r2
 8018012:	b29a      	uxth	r2, r3
 8018014:	693b      	ldr	r3, [r7, #16]
 8018016:	68dc      	ldr	r4, [r3, #12]
 8018018:	4610      	mov	r0, r2
 801801a:	f7f8 fcd1 	bl	80109c0 <lwip_htons>
 801801e:	4603      	mov	r3, r0
 8018020:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8018022:	693b      	ldr	r3, [r7, #16]
 8018024:	68db      	ldr	r3, [r3, #12]
 8018026:	2200      	movs	r2, #0
 8018028:	749a      	strb	r2, [r3, #18]
 801802a:	2200      	movs	r2, #0
 801802c:	74da      	strb	r2, [r3, #19]
  return seg;
 801802e:	693b      	ldr	r3, [r7, #16]
}
 8018030:	4618      	mov	r0, r3
 8018032:	371c      	adds	r7, #28
 8018034:	46bd      	mov	sp, r7
 8018036:	bd90      	pop	{r4, r7, pc}
 8018038:	08024f14 	.word	0x08024f14
 801803c:	08024f48 	.word	0x08024f48
 8018040:	08024f68 	.word	0x08024f68
 8018044:	08024f90 	.word	0x08024f90
 8018048:	08024fb4 	.word	0x08024fb4

0801804c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801804c:	b580      	push	{r7, lr}
 801804e:	b086      	sub	sp, #24
 8018050:	af00      	add	r7, sp, #0
 8018052:	607b      	str	r3, [r7, #4]
 8018054:	4603      	mov	r3, r0
 8018056:	73fb      	strb	r3, [r7, #15]
 8018058:	460b      	mov	r3, r1
 801805a:	81bb      	strh	r3, [r7, #12]
 801805c:	4613      	mov	r3, r2
 801805e:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8018060:	89bb      	ldrh	r3, [r7, #12]
 8018062:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8018064:	687b      	ldr	r3, [r7, #4]
 8018066:	2b00      	cmp	r3, #0
 8018068:	d105      	bne.n	8018076 <tcp_pbuf_prealloc+0x2a>
 801806a:	4b30      	ldr	r3, [pc, #192]	@ (801812c <tcp_pbuf_prealloc+0xe0>)
 801806c:	22e8      	movs	r2, #232	@ 0xe8
 801806e:	4930      	ldr	r1, [pc, #192]	@ (8018130 <tcp_pbuf_prealloc+0xe4>)
 8018070:	4830      	ldr	r0, [pc, #192]	@ (8018134 <tcp_pbuf_prealloc+0xe8>)
 8018072:	f006 fc23 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8018076:	6a3b      	ldr	r3, [r7, #32]
 8018078:	2b00      	cmp	r3, #0
 801807a:	d105      	bne.n	8018088 <tcp_pbuf_prealloc+0x3c>
 801807c:	4b2b      	ldr	r3, [pc, #172]	@ (801812c <tcp_pbuf_prealloc+0xe0>)
 801807e:	22e9      	movs	r2, #233	@ 0xe9
 8018080:	492d      	ldr	r1, [pc, #180]	@ (8018138 <tcp_pbuf_prealloc+0xec>)
 8018082:	482c      	ldr	r0, [pc, #176]	@ (8018134 <tcp_pbuf_prealloc+0xe8>)
 8018084:	f006 fc1a 	bl	801e8bc <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8018088:	89ba      	ldrh	r2, [r7, #12]
 801808a:	897b      	ldrh	r3, [r7, #10]
 801808c:	429a      	cmp	r2, r3
 801808e:	d221      	bcs.n	80180d4 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018090:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8018094:	f003 0302 	and.w	r3, r3, #2
 8018098:	2b00      	cmp	r3, #0
 801809a:	d111      	bne.n	80180c0 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801809c:	6a3b      	ldr	r3, [r7, #32]
 801809e:	8b5b      	ldrh	r3, [r3, #26]
 80180a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d115      	bne.n	80180d4 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80180a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d007      	beq.n	80180c0 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80180b0:	6a3b      	ldr	r3, [r7, #32]
 80180b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d103      	bne.n	80180c0 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80180b8:	6a3b      	ldr	r3, [r7, #32]
 80180ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d009      	beq.n	80180d4 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80180c0:	89bb      	ldrh	r3, [r7, #12]
 80180c2:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 80180c6:	f023 0203 	bic.w	r2, r3, #3
 80180ca:	897b      	ldrh	r3, [r7, #10]
 80180cc:	4293      	cmp	r3, r2
 80180ce:	bf28      	it	cs
 80180d0:	4613      	movcs	r3, r2
 80180d2:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80180d4:	8af9      	ldrh	r1, [r7, #22]
 80180d6:	7bfb      	ldrb	r3, [r7, #15]
 80180d8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80180dc:	4618      	mov	r0, r3
 80180de:	f7fa fd65 	bl	8012bac <pbuf_alloc>
 80180e2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80180e4:	693b      	ldr	r3, [r7, #16]
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d101      	bne.n	80180ee <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80180ea:	2300      	movs	r3, #0
 80180ec:	e019      	b.n	8018122 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 80180ee:	693b      	ldr	r3, [r7, #16]
 80180f0:	681b      	ldr	r3, [r3, #0]
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	d006      	beq.n	8018104 <tcp_pbuf_prealloc+0xb8>
 80180f6:	4b0d      	ldr	r3, [pc, #52]	@ (801812c <tcp_pbuf_prealloc+0xe0>)
 80180f8:	f240 120b 	movw	r2, #267	@ 0x10b
 80180fc:	490f      	ldr	r1, [pc, #60]	@ (801813c <tcp_pbuf_prealloc+0xf0>)
 80180fe:	480d      	ldr	r0, [pc, #52]	@ (8018134 <tcp_pbuf_prealloc+0xe8>)
 8018100:	f006 fbdc 	bl	801e8bc <iprintf>
  *oversize = p->len - length;
 8018104:	693b      	ldr	r3, [r7, #16]
 8018106:	895a      	ldrh	r2, [r3, #10]
 8018108:	89bb      	ldrh	r3, [r7, #12]
 801810a:	1ad3      	subs	r3, r2, r3
 801810c:	b29a      	uxth	r2, r3
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8018112:	693b      	ldr	r3, [r7, #16]
 8018114:	89ba      	ldrh	r2, [r7, #12]
 8018116:	811a      	strh	r2, [r3, #8]
 8018118:	693b      	ldr	r3, [r7, #16]
 801811a:	891a      	ldrh	r2, [r3, #8]
 801811c:	693b      	ldr	r3, [r7, #16]
 801811e:	815a      	strh	r2, [r3, #10]
  return p;
 8018120:	693b      	ldr	r3, [r7, #16]
}
 8018122:	4618      	mov	r0, r3
 8018124:	3718      	adds	r7, #24
 8018126:	46bd      	mov	sp, r7
 8018128:	bd80      	pop	{r7, pc}
 801812a:	bf00      	nop
 801812c:	08024f14 	.word	0x08024f14
 8018130:	08024fcc 	.word	0x08024fcc
 8018134:	08024f68 	.word	0x08024f68
 8018138:	08024ff0 	.word	0x08024ff0
 801813c:	08025010 	.word	0x08025010

08018140 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8018140:	b580      	push	{r7, lr}
 8018142:	b082      	sub	sp, #8
 8018144:	af00      	add	r7, sp, #0
 8018146:	6078      	str	r0, [r7, #4]
 8018148:	460b      	mov	r3, r1
 801814a:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 801814c:	687b      	ldr	r3, [r7, #4]
 801814e:	2b00      	cmp	r3, #0
 8018150:	d106      	bne.n	8018160 <tcp_write_checks+0x20>
 8018152:	4b33      	ldr	r3, [pc, #204]	@ (8018220 <tcp_write_checks+0xe0>)
 8018154:	f240 1233 	movw	r2, #307	@ 0x133
 8018158:	4932      	ldr	r1, [pc, #200]	@ (8018224 <tcp_write_checks+0xe4>)
 801815a:	4833      	ldr	r0, [pc, #204]	@ (8018228 <tcp_write_checks+0xe8>)
 801815c:	f006 fbae 	bl	801e8bc <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	7d1b      	ldrb	r3, [r3, #20]
 8018164:	2b04      	cmp	r3, #4
 8018166:	d00e      	beq.n	8018186 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 801816c:	2b07      	cmp	r3, #7
 801816e:	d00a      	beq.n	8018186 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8018170:	687b      	ldr	r3, [r7, #4]
 8018172:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8018174:	2b02      	cmp	r3, #2
 8018176:	d006      	beq.n	8018186 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8018178:	687b      	ldr	r3, [r7, #4]
 801817a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 801817c:	2b03      	cmp	r3, #3
 801817e:	d002      	beq.n	8018186 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8018180:	f06f 030a 	mvn.w	r3, #10
 8018184:	e048      	b.n	8018218 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8018186:	887b      	ldrh	r3, [r7, #2]
 8018188:	2b00      	cmp	r3, #0
 801818a:	d101      	bne.n	8018190 <tcp_write_checks+0x50>
    return ERR_OK;
 801818c:	2300      	movs	r3, #0
 801818e:	e043      	b.n	8018218 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8018196:	887a      	ldrh	r2, [r7, #2]
 8018198:	429a      	cmp	r2, r3
 801819a:	d909      	bls.n	80181b0 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	8b5b      	ldrh	r3, [r3, #26]
 80181a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80181a4:	b29a      	uxth	r2, r3
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80181aa:	f04f 33ff 	mov.w	r3, #4294967295
 80181ae:	e033      	b.n	8018218 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80181b6:	2b08      	cmp	r3, #8
 80181b8:	d909      	bls.n	80181ce <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80181ba:	687b      	ldr	r3, [r7, #4]
 80181bc:	8b5b      	ldrh	r3, [r3, #26]
 80181be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80181c2:	b29a      	uxth	r2, r3
 80181c4:	687b      	ldr	r3, [r7, #4]
 80181c6:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80181c8:	f04f 33ff 	mov.w	r3, #4294967295
 80181cc:	e024      	b.n	8018218 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	d00f      	beq.n	80181f8 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80181dc:	2b00      	cmp	r3, #0
 80181de:	d11a      	bne.n	8018216 <tcp_write_checks+0xd6>
 80181e0:	687b      	ldr	r3, [r7, #4]
 80181e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80181e4:	2b00      	cmp	r3, #0
 80181e6:	d116      	bne.n	8018216 <tcp_write_checks+0xd6>
 80181e8:	4b0d      	ldr	r3, [pc, #52]	@ (8018220 <tcp_write_checks+0xe0>)
 80181ea:	f240 1255 	movw	r2, #341	@ 0x155
 80181ee:	490f      	ldr	r1, [pc, #60]	@ (801822c <tcp_write_checks+0xec>)
 80181f0:	480d      	ldr	r0, [pc, #52]	@ (8018228 <tcp_write_checks+0xe8>)
 80181f2:	f006 fb63 	bl	801e8bc <iprintf>
 80181f6:	e00e      	b.n	8018216 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d103      	bne.n	8018208 <tcp_write_checks+0xc8>
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018204:	2b00      	cmp	r3, #0
 8018206:	d006      	beq.n	8018216 <tcp_write_checks+0xd6>
 8018208:	4b05      	ldr	r3, [pc, #20]	@ (8018220 <tcp_write_checks+0xe0>)
 801820a:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 801820e:	4908      	ldr	r1, [pc, #32]	@ (8018230 <tcp_write_checks+0xf0>)
 8018210:	4805      	ldr	r0, [pc, #20]	@ (8018228 <tcp_write_checks+0xe8>)
 8018212:	f006 fb53 	bl	801e8bc <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8018216:	2300      	movs	r3, #0
}
 8018218:	4618      	mov	r0, r3
 801821a:	3708      	adds	r7, #8
 801821c:	46bd      	mov	sp, r7
 801821e:	bd80      	pop	{r7, pc}
 8018220:	08024f14 	.word	0x08024f14
 8018224:	08025024 	.word	0x08025024
 8018228:	08024f68 	.word	0x08024f68
 801822c:	08025044 	.word	0x08025044
 8018230:	08025080 	.word	0x08025080

08018234 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8018234:	b590      	push	{r4, r7, lr}
 8018236:	b09b      	sub	sp, #108	@ 0x6c
 8018238:	af04      	add	r7, sp, #16
 801823a:	60f8      	str	r0, [r7, #12]
 801823c:	60b9      	str	r1, [r7, #8]
 801823e:	4611      	mov	r1, r2
 8018240:	461a      	mov	r2, r3
 8018242:	460b      	mov	r3, r1
 8018244:	80fb      	strh	r3, [r7, #6]
 8018246:	4613      	mov	r3, r2
 8018248:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801824a:	2300      	movs	r3, #0
 801824c:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801824e:	2300      	movs	r3, #0
 8018250:	653b      	str	r3, [r7, #80]	@ 0x50
 8018252:	2300      	movs	r3, #0
 8018254:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018256:	2300      	movs	r3, #0
 8018258:	64bb      	str	r3, [r7, #72]	@ 0x48
 801825a:	2300      	movs	r3, #0
 801825c:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801825e:	2300      	movs	r3, #0
 8018260:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8018264:	2300      	movs	r3, #0
 8018266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801826a:	2300      	movs	r3, #0
 801826c:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801826e:	2300      	movs	r3, #0
 8018270:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8018272:	2300      	movs	r3, #0
 8018274:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8018276:	68fb      	ldr	r3, [r7, #12]
 8018278:	2b00      	cmp	r3, #0
 801827a:	d109      	bne.n	8018290 <tcp_write+0x5c>
 801827c:	4ba4      	ldr	r3, [pc, #656]	@ (8018510 <tcp_write+0x2dc>)
 801827e:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8018282:	49a4      	ldr	r1, [pc, #656]	@ (8018514 <tcp_write+0x2e0>)
 8018284:	48a4      	ldr	r0, [pc, #656]	@ (8018518 <tcp_write+0x2e4>)
 8018286:	f006 fb19 	bl	801e8bc <iprintf>
 801828a:	f06f 030f 	mvn.w	r3, #15
 801828e:	e32a      	b.n	80188e6 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8018290:	68fb      	ldr	r3, [r7, #12]
 8018292:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018296:	085b      	lsrs	r3, r3, #1
 8018298:	b29a      	uxth	r2, r3
 801829a:	68fb      	ldr	r3, [r7, #12]
 801829c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801829e:	4293      	cmp	r3, r2
 80182a0:	bf28      	it	cs
 80182a2:	4613      	movcs	r3, r2
 80182a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80182a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	d102      	bne.n	80182b2 <tcp_write+0x7e>
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80182b0:	e000      	b.n	80182b4 <tcp_write+0x80>
 80182b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80182b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80182b6:	68bb      	ldr	r3, [r7, #8]
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d109      	bne.n	80182d0 <tcp_write+0x9c>
 80182bc:	4b94      	ldr	r3, [pc, #592]	@ (8018510 <tcp_write+0x2dc>)
 80182be:	f240 12ad 	movw	r2, #429	@ 0x1ad
 80182c2:	4996      	ldr	r1, [pc, #600]	@ (801851c <tcp_write+0x2e8>)
 80182c4:	4894      	ldr	r0, [pc, #592]	@ (8018518 <tcp_write+0x2e4>)
 80182c6:	f006 faf9 	bl	801e8bc <iprintf>
 80182ca:	f06f 030f 	mvn.w	r3, #15
 80182ce:	e30a      	b.n	80188e6 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80182d0:	88fb      	ldrh	r3, [r7, #6]
 80182d2:	4619      	mov	r1, r3
 80182d4:	68f8      	ldr	r0, [r7, #12]
 80182d6:	f7ff ff33 	bl	8018140 <tcp_write_checks>
 80182da:	4603      	mov	r3, r0
 80182dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 80182e0:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80182e4:	2b00      	cmp	r3, #0
 80182e6:	d002      	beq.n	80182ee <tcp_write+0xba>
    return err;
 80182e8:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80182ec:	e2fb      	b.n	80188e6 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 80182ee:	68fb      	ldr	r3, [r7, #12]
 80182f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80182f4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80182f8:	2300      	movs	r3, #0
 80182fa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80182fe:	68fb      	ldr	r3, [r7, #12]
 8018300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018302:	2b00      	cmp	r3, #0
 8018304:	f000 80f6 	beq.w	80184f4 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801830c:	653b      	str	r3, [r7, #80]	@ 0x50
 801830e:	e002      	b.n	8018316 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8018310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018318:	681b      	ldr	r3, [r3, #0]
 801831a:	2b00      	cmp	r3, #0
 801831c:	d1f8      	bne.n	8018310 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801831e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018320:	7a9b      	ldrb	r3, [r3, #10]
 8018322:	009b      	lsls	r3, r3, #2
 8018324:	b29b      	uxth	r3, r3
 8018326:	f003 0304 	and.w	r3, r3, #4
 801832a:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801832c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801832e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018330:	891b      	ldrh	r3, [r3, #8]
 8018332:	4619      	mov	r1, r3
 8018334:	8c3b      	ldrh	r3, [r7, #32]
 8018336:	440b      	add	r3, r1
 8018338:	429a      	cmp	r2, r3
 801833a:	da06      	bge.n	801834a <tcp_write+0x116>
 801833c:	4b74      	ldr	r3, [pc, #464]	@ (8018510 <tcp_write+0x2dc>)
 801833e:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8018342:	4977      	ldr	r1, [pc, #476]	@ (8018520 <tcp_write+0x2ec>)
 8018344:	4874      	ldr	r0, [pc, #464]	@ (8018518 <tcp_write+0x2e4>)
 8018346:	f006 fab9 	bl	801e8bc <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801834a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801834c:	891a      	ldrh	r2, [r3, #8]
 801834e:	8c3b      	ldrh	r3, [r7, #32]
 8018350:	4413      	add	r3, r2
 8018352:	b29b      	uxth	r3, r3
 8018354:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018356:	1ad3      	subs	r3, r2, r3
 8018358:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801835a:	68fb      	ldr	r3, [r7, #12]
 801835c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8018360:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8018362:	8a7b      	ldrh	r3, [r7, #18]
 8018364:	2b00      	cmp	r3, #0
 8018366:	d026      	beq.n	80183b6 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8018368:	8a7b      	ldrh	r3, [r7, #18]
 801836a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801836c:	429a      	cmp	r2, r3
 801836e:	d206      	bcs.n	801837e <tcp_write+0x14a>
 8018370:	4b67      	ldr	r3, [pc, #412]	@ (8018510 <tcp_write+0x2dc>)
 8018372:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8018376:	496b      	ldr	r1, [pc, #428]	@ (8018524 <tcp_write+0x2f0>)
 8018378:	4867      	ldr	r0, [pc, #412]	@ (8018518 <tcp_write+0x2e4>)
 801837a:	f006 fa9f 	bl	801e8bc <iprintf>
      seg = last_unsent;
 801837e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018380:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8018382:	8a7b      	ldrh	r3, [r7, #18]
 8018384:	88fa      	ldrh	r2, [r7, #6]
 8018386:	4293      	cmp	r3, r2
 8018388:	bf28      	it	cs
 801838a:	4613      	movcs	r3, r2
 801838c:	b29b      	uxth	r3, r3
 801838e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018390:	4293      	cmp	r3, r2
 8018392:	bf28      	it	cs
 8018394:	4613      	movcs	r3, r2
 8018396:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8018398:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801839c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801839e:	4413      	add	r3, r2
 80183a0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 80183a4:	8a7a      	ldrh	r2, [r7, #18]
 80183a6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80183a8:	1ad3      	subs	r3, r2, r3
 80183aa:	b29b      	uxth	r3, r3
 80183ac:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80183ae:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80183b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80183b2:	1ad3      	subs	r3, r2, r3
 80183b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80183b6:	8a7b      	ldrh	r3, [r7, #18]
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d00b      	beq.n	80183d4 <tcp_write+0x1a0>
 80183bc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80183c0:	88fb      	ldrh	r3, [r7, #6]
 80183c2:	429a      	cmp	r2, r3
 80183c4:	d006      	beq.n	80183d4 <tcp_write+0x1a0>
 80183c6:	4b52      	ldr	r3, [pc, #328]	@ (8018510 <tcp_write+0x2dc>)
 80183c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80183cc:	4956      	ldr	r1, [pc, #344]	@ (8018528 <tcp_write+0x2f4>)
 80183ce:	4852      	ldr	r0, [pc, #328]	@ (8018518 <tcp_write+0x2e4>)
 80183d0:	f006 fa74 	bl	801e8bc <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80183d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80183d8:	88fb      	ldrh	r3, [r7, #6]
 80183da:	429a      	cmp	r2, r3
 80183dc:	f080 8167 	bcs.w	80186ae <tcp_write+0x47a>
 80183e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	f000 8163 	beq.w	80186ae <tcp_write+0x47a>
 80183e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80183ea:	891b      	ldrh	r3, [r3, #8]
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	f000 815e 	beq.w	80186ae <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80183f2:	88fa      	ldrh	r2, [r7, #6]
 80183f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80183f8:	1ad2      	subs	r2, r2, r3
 80183fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80183fc:	4293      	cmp	r3, r2
 80183fe:	bfa8      	it	ge
 8018400:	4613      	movge	r3, r2
 8018402:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8018404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018406:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018408:	797b      	ldrb	r3, [r7, #5]
 801840a:	f003 0301 	and.w	r3, r3, #1
 801840e:	2b00      	cmp	r3, #0
 8018410:	d027      	beq.n	8018462 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8018412:	f107 0012 	add.w	r0, r7, #18
 8018416:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018418:	8bf9      	ldrh	r1, [r7, #30]
 801841a:	2301      	movs	r3, #1
 801841c:	9302      	str	r3, [sp, #8]
 801841e:	797b      	ldrb	r3, [r7, #5]
 8018420:	9301      	str	r3, [sp, #4]
 8018422:	68fb      	ldr	r3, [r7, #12]
 8018424:	9300      	str	r3, [sp, #0]
 8018426:	4603      	mov	r3, r0
 8018428:	2000      	movs	r0, #0
 801842a:	f7ff fe0f 	bl	801804c <tcp_pbuf_prealloc>
 801842e:	6578      	str	r0, [r7, #84]	@ 0x54
 8018430:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018432:	2b00      	cmp	r3, #0
 8018434:	f000 8225 	beq.w	8018882 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8018438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801843a:	6858      	ldr	r0, [r3, #4]
 801843c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018440:	68ba      	ldr	r2, [r7, #8]
 8018442:	4413      	add	r3, r2
 8018444:	8bfa      	ldrh	r2, [r7, #30]
 8018446:	4619      	mov	r1, r3
 8018448:	f006 fe1b 	bl	801f082 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801844c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801844e:	f7fa ff1f 	bl	8013290 <pbuf_clen>
 8018452:	4603      	mov	r3, r0
 8018454:	461a      	mov	r2, r3
 8018456:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801845a:	4413      	add	r3, r2
 801845c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8018460:	e041      	b.n	80184e6 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8018462:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018464:	685b      	ldr	r3, [r3, #4]
 8018466:	637b      	str	r3, [r7, #52]	@ 0x34
 8018468:	e002      	b.n	8018470 <tcp_write+0x23c>
 801846a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801846c:	681b      	ldr	r3, [r3, #0]
 801846e:	637b      	str	r3, [r7, #52]	@ 0x34
 8018470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018472:	681b      	ldr	r3, [r3, #0]
 8018474:	2b00      	cmp	r3, #0
 8018476:	d1f8      	bne.n	801846a <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801847a:	7b1b      	ldrb	r3, [r3, #12]
 801847c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8018480:	2b00      	cmp	r3, #0
 8018482:	d115      	bne.n	80184b0 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8018484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018486:	685b      	ldr	r3, [r3, #4]
 8018488:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801848a:	8952      	ldrh	r2, [r2, #10]
 801848c:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801848e:	68ba      	ldr	r2, [r7, #8]
 8018490:	429a      	cmp	r2, r3
 8018492:	d10d      	bne.n	80184b0 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8018494:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018498:	2b00      	cmp	r3, #0
 801849a:	d006      	beq.n	80184aa <tcp_write+0x276>
 801849c:	4b1c      	ldr	r3, [pc, #112]	@ (8018510 <tcp_write+0x2dc>)
 801849e:	f240 2231 	movw	r2, #561	@ 0x231
 80184a2:	4922      	ldr	r1, [pc, #136]	@ (801852c <tcp_write+0x2f8>)
 80184a4:	481c      	ldr	r0, [pc, #112]	@ (8018518 <tcp_write+0x2e4>)
 80184a6:	f006 fa09 	bl	801e8bc <iprintf>
          extendlen = seglen;
 80184aa:	8bfb      	ldrh	r3, [r7, #30]
 80184ac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80184ae:	e01a      	b.n	80184e6 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80184b0:	8bfb      	ldrh	r3, [r7, #30]
 80184b2:	2201      	movs	r2, #1
 80184b4:	4619      	mov	r1, r3
 80184b6:	2000      	movs	r0, #0
 80184b8:	f7fa fb78 	bl	8012bac <pbuf_alloc>
 80184bc:	6578      	str	r0, [r7, #84]	@ 0x54
 80184be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80184c0:	2b00      	cmp	r3, #0
 80184c2:	f000 81e0 	beq.w	8018886 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80184c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80184ca:	68ba      	ldr	r2, [r7, #8]
 80184cc:	441a      	add	r2, r3
 80184ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80184d0:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80184d2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80184d4:	f7fa fedc 	bl	8013290 <pbuf_clen>
 80184d8:	4603      	mov	r3, r0
 80184da:	461a      	mov	r2, r3
 80184dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80184e0:	4413      	add	r3, r2
 80184e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80184e6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80184ea:	8bfb      	ldrh	r3, [r7, #30]
 80184ec:	4413      	add	r3, r2
 80184ee:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80184f2:	e0dc      	b.n	80186ae <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80184f4:	68fb      	ldr	r3, [r7, #12]
 80184f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80184fa:	2b00      	cmp	r3, #0
 80184fc:	f000 80d7 	beq.w	80186ae <tcp_write+0x47a>
 8018500:	4b03      	ldr	r3, [pc, #12]	@ (8018510 <tcp_write+0x2dc>)
 8018502:	f240 224a 	movw	r2, #586	@ 0x24a
 8018506:	490a      	ldr	r1, [pc, #40]	@ (8018530 <tcp_write+0x2fc>)
 8018508:	4803      	ldr	r0, [pc, #12]	@ (8018518 <tcp_write+0x2e4>)
 801850a:	f006 f9d7 	bl	801e8bc <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801850e:	e0ce      	b.n	80186ae <tcp_write+0x47a>
 8018510:	08024f14 	.word	0x08024f14
 8018514:	080250b4 	.word	0x080250b4
 8018518:	08024f68 	.word	0x08024f68
 801851c:	080250cc 	.word	0x080250cc
 8018520:	08025100 	.word	0x08025100
 8018524:	08025118 	.word	0x08025118
 8018528:	08025138 	.word	0x08025138
 801852c:	08025158 	.word	0x08025158
 8018530:	08025184 	.word	0x08025184
    struct pbuf *p;
    u16_t left = len - pos;
 8018534:	88fa      	ldrh	r2, [r7, #6]
 8018536:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801853a:	1ad3      	subs	r3, r2, r3
 801853c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801853e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018542:	b29b      	uxth	r3, r3
 8018544:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018546:	1ad3      	subs	r3, r2, r3
 8018548:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801854a:	8b7a      	ldrh	r2, [r7, #26]
 801854c:	8bbb      	ldrh	r3, [r7, #28]
 801854e:	4293      	cmp	r3, r2
 8018550:	bf28      	it	cs
 8018552:	4613      	movcs	r3, r2
 8018554:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018556:	797b      	ldrb	r3, [r7, #5]
 8018558:	f003 0301 	and.w	r3, r3, #1
 801855c:	2b00      	cmp	r3, #0
 801855e:	d036      	beq.n	80185ce <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8018560:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018564:	b29a      	uxth	r2, r3
 8018566:	8b3b      	ldrh	r3, [r7, #24]
 8018568:	4413      	add	r3, r2
 801856a:	b299      	uxth	r1, r3
 801856c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801856e:	2b00      	cmp	r3, #0
 8018570:	bf0c      	ite	eq
 8018572:	2301      	moveq	r3, #1
 8018574:	2300      	movne	r3, #0
 8018576:	b2db      	uxtb	r3, r3
 8018578:	f107 0012 	add.w	r0, r7, #18
 801857c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801857e:	9302      	str	r3, [sp, #8]
 8018580:	797b      	ldrb	r3, [r7, #5]
 8018582:	9301      	str	r3, [sp, #4]
 8018584:	68fb      	ldr	r3, [r7, #12]
 8018586:	9300      	str	r3, [sp, #0]
 8018588:	4603      	mov	r3, r0
 801858a:	2036      	movs	r0, #54	@ 0x36
 801858c:	f7ff fd5e 	bl	801804c <tcp_pbuf_prealloc>
 8018590:	6338      	str	r0, [r7, #48]	@ 0x30
 8018592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018594:	2b00      	cmp	r3, #0
 8018596:	f000 8178 	beq.w	801888a <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801859c:	895b      	ldrh	r3, [r3, #10]
 801859e:	8b3a      	ldrh	r2, [r7, #24]
 80185a0:	429a      	cmp	r2, r3
 80185a2:	d906      	bls.n	80185b2 <tcp_write+0x37e>
 80185a4:	4b8c      	ldr	r3, [pc, #560]	@ (80187d8 <tcp_write+0x5a4>)
 80185a6:	f240 2266 	movw	r2, #614	@ 0x266
 80185aa:	498c      	ldr	r1, [pc, #560]	@ (80187dc <tcp_write+0x5a8>)
 80185ac:	488c      	ldr	r0, [pc, #560]	@ (80187e0 <tcp_write+0x5ac>)
 80185ae:	f006 f985 	bl	801e8bc <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80185b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80185b4:	685a      	ldr	r2, [r3, #4]
 80185b6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80185ba:	18d0      	adds	r0, r2, r3
 80185bc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80185c0:	68ba      	ldr	r2, [r7, #8]
 80185c2:	4413      	add	r3, r2
 80185c4:	8b3a      	ldrh	r2, [r7, #24]
 80185c6:	4619      	mov	r1, r3
 80185c8:	f006 fd5b 	bl	801f082 <memcpy>
 80185cc:	e02f      	b.n	801862e <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80185ce:	8a7b      	ldrh	r3, [r7, #18]
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d006      	beq.n	80185e2 <tcp_write+0x3ae>
 80185d4:	4b80      	ldr	r3, [pc, #512]	@ (80187d8 <tcp_write+0x5a4>)
 80185d6:	f240 2271 	movw	r2, #625	@ 0x271
 80185da:	4982      	ldr	r1, [pc, #520]	@ (80187e4 <tcp_write+0x5b0>)
 80185dc:	4880      	ldr	r0, [pc, #512]	@ (80187e0 <tcp_write+0x5ac>)
 80185de:	f006 f96d 	bl	801e8bc <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 80185e2:	8b3b      	ldrh	r3, [r7, #24]
 80185e4:	2201      	movs	r2, #1
 80185e6:	4619      	mov	r1, r3
 80185e8:	2036      	movs	r0, #54	@ 0x36
 80185ea:	f7fa fadf 	bl	8012bac <pbuf_alloc>
 80185ee:	6178      	str	r0, [r7, #20]
 80185f0:	697b      	ldr	r3, [r7, #20]
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	f000 814b 	beq.w	801888e <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 80185f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80185fc:	68ba      	ldr	r2, [r7, #8]
 80185fe:	441a      	add	r2, r3
 8018600:	697b      	ldr	r3, [r7, #20]
 8018602:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018604:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018608:	b29b      	uxth	r3, r3
 801860a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801860e:	4619      	mov	r1, r3
 8018610:	2036      	movs	r0, #54	@ 0x36
 8018612:	f7fa facb 	bl	8012bac <pbuf_alloc>
 8018616:	6338      	str	r0, [r7, #48]	@ 0x30
 8018618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801861a:	2b00      	cmp	r3, #0
 801861c:	d103      	bne.n	8018626 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801861e:	6978      	ldr	r0, [r7, #20]
 8018620:	f7fa fda8 	bl	8013174 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018624:	e136      	b.n	8018894 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8018626:	6979      	ldr	r1, [r7, #20]
 8018628:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801862a:	f7fa fe71 	bl	8013310 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801862e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018630:	f7fa fe2e 	bl	8013290 <pbuf_clen>
 8018634:	4603      	mov	r3, r0
 8018636:	461a      	mov	r2, r3
 8018638:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801863c:	4413      	add	r3, r2
 801863e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8018642:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018646:	2b09      	cmp	r3, #9
 8018648:	d903      	bls.n	8018652 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801864a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801864c:	f7fa fd92 	bl	8013174 <pbuf_free>
      goto memerr;
 8018650:	e120      	b.n	8018894 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018656:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801865a:	441a      	add	r2, r3
 801865c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018660:	9300      	str	r3, [sp, #0]
 8018662:	4613      	mov	r3, r2
 8018664:	2200      	movs	r2, #0
 8018666:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8018668:	68f8      	ldr	r0, [r7, #12]
 801866a:	f7ff fc53 	bl	8017f14 <tcp_create_segment>
 801866e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8018670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018672:	2b00      	cmp	r3, #0
 8018674:	f000 810d 	beq.w	8018892 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8018678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801867a:	2b00      	cmp	r3, #0
 801867c:	d102      	bne.n	8018684 <tcp_write+0x450>
      queue = seg;
 801867e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018680:	647b      	str	r3, [r7, #68]	@ 0x44
 8018682:	e00c      	b.n	801869e <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8018684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018686:	2b00      	cmp	r3, #0
 8018688:	d106      	bne.n	8018698 <tcp_write+0x464>
 801868a:	4b53      	ldr	r3, [pc, #332]	@ (80187d8 <tcp_write+0x5a4>)
 801868c:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8018690:	4955      	ldr	r1, [pc, #340]	@ (80187e8 <tcp_write+0x5b4>)
 8018692:	4853      	ldr	r0, [pc, #332]	@ (80187e0 <tcp_write+0x5ac>)
 8018694:	f006 f912 	bl	801e8bc <iprintf>
      prev_seg->next = seg;
 8018698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801869a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801869c:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801869e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80186a0:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80186a2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80186a6:	8b3b      	ldrh	r3, [r7, #24]
 80186a8:	4413      	add	r3, r2
 80186aa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 80186ae:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80186b2:	88fb      	ldrh	r3, [r7, #6]
 80186b4:	429a      	cmp	r2, r3
 80186b6:	f4ff af3d 	bcc.w	8018534 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80186ba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80186bc:	2b00      	cmp	r3, #0
 80186be:	d02c      	beq.n	801871a <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80186c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80186c2:	685b      	ldr	r3, [r3, #4]
 80186c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80186c6:	e01e      	b.n	8018706 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 80186c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186ca:	891a      	ldrh	r2, [r3, #8]
 80186cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80186ce:	4413      	add	r3, r2
 80186d0:	b29a      	uxth	r2, r3
 80186d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186d4:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80186d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186d8:	681b      	ldr	r3, [r3, #0]
 80186da:	2b00      	cmp	r3, #0
 80186dc:	d110      	bne.n	8018700 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80186de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186e0:	685b      	ldr	r3, [r3, #4]
 80186e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80186e4:	8952      	ldrh	r2, [r2, #10]
 80186e6:	4413      	add	r3, r2
 80186e8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80186ea:	68b9      	ldr	r1, [r7, #8]
 80186ec:	4618      	mov	r0, r3
 80186ee:	f006 fcc8 	bl	801f082 <memcpy>
        p->len += oversize_used;
 80186f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186f4:	895a      	ldrh	r2, [r3, #10]
 80186f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80186f8:	4413      	add	r3, r2
 80186fa:	b29a      	uxth	r2, r3
 80186fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186fe:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018702:	681b      	ldr	r3, [r3, #0]
 8018704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018708:	2b00      	cmp	r3, #0
 801870a:	d1dd      	bne.n	80186c8 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 801870c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801870e:	891a      	ldrh	r2, [r3, #8]
 8018710:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018712:	4413      	add	r3, r2
 8018714:	b29a      	uxth	r2, r3
 8018716:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018718:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801871a:	8a7a      	ldrh	r2, [r7, #18]
 801871c:	68fb      	ldr	r3, [r7, #12]
 801871e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018724:	2b00      	cmp	r3, #0
 8018726:	d018      	beq.n	801875a <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018728:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801872a:	2b00      	cmp	r3, #0
 801872c:	d106      	bne.n	801873c <tcp_write+0x508>
 801872e:	4b2a      	ldr	r3, [pc, #168]	@ (80187d8 <tcp_write+0x5a4>)
 8018730:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8018734:	492d      	ldr	r1, [pc, #180]	@ (80187ec <tcp_write+0x5b8>)
 8018736:	482a      	ldr	r0, [pc, #168]	@ (80187e0 <tcp_write+0x5ac>)
 8018738:	f006 f8c0 	bl	801e8bc <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801873c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801873e:	685b      	ldr	r3, [r3, #4]
 8018740:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018742:	4618      	mov	r0, r3
 8018744:	f7fa fde4 	bl	8013310 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8018748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801874a:	891a      	ldrh	r2, [r3, #8]
 801874c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801874e:	891b      	ldrh	r3, [r3, #8]
 8018750:	4413      	add	r3, r2
 8018752:	b29a      	uxth	r2, r3
 8018754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018756:	811a      	strh	r2, [r3, #8]
 8018758:	e037      	b.n	80187ca <tcp_write+0x596>
  } else if (extendlen > 0) {
 801875a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801875c:	2b00      	cmp	r3, #0
 801875e:	d034      	beq.n	80187ca <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8018760:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018762:	2b00      	cmp	r3, #0
 8018764:	d003      	beq.n	801876e <tcp_write+0x53a>
 8018766:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018768:	685b      	ldr	r3, [r3, #4]
 801876a:	2b00      	cmp	r3, #0
 801876c:	d106      	bne.n	801877c <tcp_write+0x548>
 801876e:	4b1a      	ldr	r3, [pc, #104]	@ (80187d8 <tcp_write+0x5a4>)
 8018770:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8018774:	491e      	ldr	r1, [pc, #120]	@ (80187f0 <tcp_write+0x5bc>)
 8018776:	481a      	ldr	r0, [pc, #104]	@ (80187e0 <tcp_write+0x5ac>)
 8018778:	f006 f8a0 	bl	801e8bc <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801877c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801877e:	685b      	ldr	r3, [r3, #4]
 8018780:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018782:	e009      	b.n	8018798 <tcp_write+0x564>
      p->tot_len += extendlen;
 8018784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018786:	891a      	ldrh	r2, [r3, #8]
 8018788:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801878a:	4413      	add	r3, r2
 801878c:	b29a      	uxth	r2, r3
 801878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018790:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8018792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018794:	681b      	ldr	r3, [r3, #0]
 8018796:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801879a:	681b      	ldr	r3, [r3, #0]
 801879c:	2b00      	cmp	r3, #0
 801879e:	d1f1      	bne.n	8018784 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 80187a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187a2:	891a      	ldrh	r2, [r3, #8]
 80187a4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80187a6:	4413      	add	r3, r2
 80187a8:	b29a      	uxth	r2, r3
 80187aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187ac:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80187ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187b0:	895a      	ldrh	r2, [r3, #10]
 80187b2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80187b4:	4413      	add	r3, r2
 80187b6:	b29a      	uxth	r2, r3
 80187b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187ba:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80187bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187be:	891a      	ldrh	r2, [r3, #8]
 80187c0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80187c2:	4413      	add	r3, r2
 80187c4:	b29a      	uxth	r2, r3
 80187c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187c8:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80187ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	d111      	bne.n	80187f4 <tcp_write+0x5c0>
    pcb->unsent = queue;
 80187d0:	68fb      	ldr	r3, [r7, #12]
 80187d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80187d4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80187d6:	e010      	b.n	80187fa <tcp_write+0x5c6>
 80187d8:	08024f14 	.word	0x08024f14
 80187dc:	080251b4 	.word	0x080251b4
 80187e0:	08024f68 	.word	0x08024f68
 80187e4:	080251f4 	.word	0x080251f4
 80187e8:	08025204 	.word	0x08025204
 80187ec:	08025218 	.word	0x08025218
 80187f0:	08025250 	.word	0x08025250
  } else {
    last_unsent->next = queue;
 80187f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80187f8:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80187fa:	68fb      	ldr	r3, [r7, #12]
 80187fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80187fe:	88fb      	ldrh	r3, [r7, #6]
 8018800:	441a      	add	r2, r3
 8018802:	68fb      	ldr	r3, [r7, #12]
 8018804:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8018806:	68fb      	ldr	r3, [r7, #12]
 8018808:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801880c:	88fb      	ldrh	r3, [r7, #6]
 801880e:	1ad3      	subs	r3, r2, r3
 8018810:	b29a      	uxth	r2, r3
 8018812:	68fb      	ldr	r3, [r7, #12]
 8018814:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8018818:	68fb      	ldr	r3, [r7, #12]
 801881a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801881e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018822:	68fb      	ldr	r3, [r7, #12]
 8018824:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018828:	2b00      	cmp	r3, #0
 801882a:	d00e      	beq.n	801884a <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 801882c:	68fb      	ldr	r3, [r7, #12]
 801882e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018830:	2b00      	cmp	r3, #0
 8018832:	d10a      	bne.n	801884a <tcp_write+0x616>
 8018834:	68fb      	ldr	r3, [r7, #12]
 8018836:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018838:	2b00      	cmp	r3, #0
 801883a:	d106      	bne.n	801884a <tcp_write+0x616>
 801883c:	4b2c      	ldr	r3, [pc, #176]	@ (80188f0 <tcp_write+0x6bc>)
 801883e:	f240 3212 	movw	r2, #786	@ 0x312
 8018842:	492c      	ldr	r1, [pc, #176]	@ (80188f4 <tcp_write+0x6c0>)
 8018844:	482c      	ldr	r0, [pc, #176]	@ (80188f8 <tcp_write+0x6c4>)
 8018846:	f006 f839 	bl	801e8bc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801884a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801884c:	2b00      	cmp	r3, #0
 801884e:	d016      	beq.n	801887e <tcp_write+0x64a>
 8018850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018852:	68db      	ldr	r3, [r3, #12]
 8018854:	2b00      	cmp	r3, #0
 8018856:	d012      	beq.n	801887e <tcp_write+0x64a>
 8018858:	797b      	ldrb	r3, [r7, #5]
 801885a:	f003 0302 	and.w	r3, r3, #2
 801885e:	2b00      	cmp	r3, #0
 8018860:	d10d      	bne.n	801887e <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8018862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018864:	68db      	ldr	r3, [r3, #12]
 8018866:	899b      	ldrh	r3, [r3, #12]
 8018868:	b29c      	uxth	r4, r3
 801886a:	2008      	movs	r0, #8
 801886c:	f7f8 f8a8 	bl	80109c0 <lwip_htons>
 8018870:	4603      	mov	r3, r0
 8018872:	461a      	mov	r2, r3
 8018874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018876:	68db      	ldr	r3, [r3, #12]
 8018878:	4322      	orrs	r2, r4
 801887a:	b292      	uxth	r2, r2
 801887c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801887e:	2300      	movs	r3, #0
 8018880:	e031      	b.n	80188e6 <tcp_write+0x6b2>
          goto memerr;
 8018882:	bf00      	nop
 8018884:	e006      	b.n	8018894 <tcp_write+0x660>
            goto memerr;
 8018886:	bf00      	nop
 8018888:	e004      	b.n	8018894 <tcp_write+0x660>
        goto memerr;
 801888a:	bf00      	nop
 801888c:	e002      	b.n	8018894 <tcp_write+0x660>
        goto memerr;
 801888e:	bf00      	nop
 8018890:	e000      	b.n	8018894 <tcp_write+0x660>
      goto memerr;
 8018892:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	8b5b      	ldrh	r3, [r3, #26]
 8018898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801889c:	b29a      	uxth	r2, r3
 801889e:	68fb      	ldr	r3, [r7, #12]
 80188a0:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80188a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80188a4:	2b00      	cmp	r3, #0
 80188a6:	d002      	beq.n	80188ae <tcp_write+0x67a>
    pbuf_free(concat_p);
 80188a8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80188aa:	f7fa fc63 	bl	8013174 <pbuf_free>
  }
  if (queue != NULL) {
 80188ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80188b0:	2b00      	cmp	r3, #0
 80188b2:	d002      	beq.n	80188ba <tcp_write+0x686>
    tcp_segs_free(queue);
 80188b4:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80188b6:	f7fc fb71 	bl	8014f9c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80188ba:	68fb      	ldr	r3, [r7, #12]
 80188bc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	d00e      	beq.n	80188e2 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80188c4:	68fb      	ldr	r3, [r7, #12]
 80188c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80188c8:	2b00      	cmp	r3, #0
 80188ca:	d10a      	bne.n	80188e2 <tcp_write+0x6ae>
 80188cc:	68fb      	ldr	r3, [r7, #12]
 80188ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188d0:	2b00      	cmp	r3, #0
 80188d2:	d106      	bne.n	80188e2 <tcp_write+0x6ae>
 80188d4:	4b06      	ldr	r3, [pc, #24]	@ (80188f0 <tcp_write+0x6bc>)
 80188d6:	f240 3227 	movw	r2, #807	@ 0x327
 80188da:	4906      	ldr	r1, [pc, #24]	@ (80188f4 <tcp_write+0x6c0>)
 80188dc:	4806      	ldr	r0, [pc, #24]	@ (80188f8 <tcp_write+0x6c4>)
 80188de:	f005 ffed 	bl	801e8bc <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80188e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80188e6:	4618      	mov	r0, r3
 80188e8:	375c      	adds	r7, #92	@ 0x5c
 80188ea:	46bd      	mov	sp, r7
 80188ec:	bd90      	pop	{r4, r7, pc}
 80188ee:	bf00      	nop
 80188f0:	08024f14 	.word	0x08024f14
 80188f4:	08025288 	.word	0x08025288
 80188f8:	08024f68 	.word	0x08024f68

080188fc <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80188fc:	b590      	push	{r4, r7, lr}
 80188fe:	b08b      	sub	sp, #44	@ 0x2c
 8018900:	af02      	add	r7, sp, #8
 8018902:	6078      	str	r0, [r7, #4]
 8018904:	460b      	mov	r3, r1
 8018906:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018908:	2300      	movs	r3, #0
 801890a:	61fb      	str	r3, [r7, #28]
 801890c:	2300      	movs	r3, #0
 801890e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018910:	2300      	movs	r3, #0
 8018912:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	2b00      	cmp	r3, #0
 8018918:	d106      	bne.n	8018928 <tcp_split_unsent_seg+0x2c>
 801891a:	4b95      	ldr	r3, [pc, #596]	@ (8018b70 <tcp_split_unsent_seg+0x274>)
 801891c:	f240 324b 	movw	r2, #843	@ 0x34b
 8018920:	4994      	ldr	r1, [pc, #592]	@ (8018b74 <tcp_split_unsent_seg+0x278>)
 8018922:	4895      	ldr	r0, [pc, #596]	@ (8018b78 <tcp_split_unsent_seg+0x27c>)
 8018924:	f005 ffca 	bl	801e8bc <iprintf>

  useg = pcb->unsent;
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801892c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801892e:	697b      	ldr	r3, [r7, #20]
 8018930:	2b00      	cmp	r3, #0
 8018932:	d102      	bne.n	801893a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018934:	f04f 33ff 	mov.w	r3, #4294967295
 8018938:	e116      	b.n	8018b68 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801893a:	887b      	ldrh	r3, [r7, #2]
 801893c:	2b00      	cmp	r3, #0
 801893e:	d109      	bne.n	8018954 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018940:	4b8b      	ldr	r3, [pc, #556]	@ (8018b70 <tcp_split_unsent_seg+0x274>)
 8018942:	f240 3253 	movw	r2, #851	@ 0x353
 8018946:	498d      	ldr	r1, [pc, #564]	@ (8018b7c <tcp_split_unsent_seg+0x280>)
 8018948:	488b      	ldr	r0, [pc, #556]	@ (8018b78 <tcp_split_unsent_seg+0x27c>)
 801894a:	f005 ffb7 	bl	801e8bc <iprintf>
    return ERR_VAL;
 801894e:	f06f 0305 	mvn.w	r3, #5
 8018952:	e109      	b.n	8018b68 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018954:	697b      	ldr	r3, [r7, #20]
 8018956:	891b      	ldrh	r3, [r3, #8]
 8018958:	887a      	ldrh	r2, [r7, #2]
 801895a:	429a      	cmp	r2, r3
 801895c:	d301      	bcc.n	8018962 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801895e:	2300      	movs	r3, #0
 8018960:	e102      	b.n	8018b68 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018962:	687b      	ldr	r3, [r7, #4]
 8018964:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018966:	887a      	ldrh	r2, [r7, #2]
 8018968:	429a      	cmp	r2, r3
 801896a:	d906      	bls.n	801897a <tcp_split_unsent_seg+0x7e>
 801896c:	4b80      	ldr	r3, [pc, #512]	@ (8018b70 <tcp_split_unsent_seg+0x274>)
 801896e:	f240 325b 	movw	r2, #859	@ 0x35b
 8018972:	4983      	ldr	r1, [pc, #524]	@ (8018b80 <tcp_split_unsent_seg+0x284>)
 8018974:	4880      	ldr	r0, [pc, #512]	@ (8018b78 <tcp_split_unsent_seg+0x27c>)
 8018976:	f005 ffa1 	bl	801e8bc <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801897a:	697b      	ldr	r3, [r7, #20]
 801897c:	891b      	ldrh	r3, [r3, #8]
 801897e:	2b00      	cmp	r3, #0
 8018980:	d106      	bne.n	8018990 <tcp_split_unsent_seg+0x94>
 8018982:	4b7b      	ldr	r3, [pc, #492]	@ (8018b70 <tcp_split_unsent_seg+0x274>)
 8018984:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8018988:	497e      	ldr	r1, [pc, #504]	@ (8018b84 <tcp_split_unsent_seg+0x288>)
 801898a:	487b      	ldr	r0, [pc, #492]	@ (8018b78 <tcp_split_unsent_seg+0x27c>)
 801898c:	f005 ff96 	bl	801e8bc <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018990:	697b      	ldr	r3, [r7, #20]
 8018992:	7a9b      	ldrb	r3, [r3, #10]
 8018994:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018996:	7bfb      	ldrb	r3, [r7, #15]
 8018998:	009b      	lsls	r3, r3, #2
 801899a:	b2db      	uxtb	r3, r3
 801899c:	f003 0304 	and.w	r3, r3, #4
 80189a0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80189a2:	697b      	ldr	r3, [r7, #20]
 80189a4:	891a      	ldrh	r2, [r3, #8]
 80189a6:	887b      	ldrh	r3, [r7, #2]
 80189a8:	1ad3      	subs	r3, r2, r3
 80189aa:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80189ac:	7bbb      	ldrb	r3, [r7, #14]
 80189ae:	b29a      	uxth	r2, r3
 80189b0:	89bb      	ldrh	r3, [r7, #12]
 80189b2:	4413      	add	r3, r2
 80189b4:	b29b      	uxth	r3, r3
 80189b6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80189ba:	4619      	mov	r1, r3
 80189bc:	2036      	movs	r0, #54	@ 0x36
 80189be:	f7fa f8f5 	bl	8012bac <pbuf_alloc>
 80189c2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80189c4:	693b      	ldr	r3, [r7, #16]
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	f000 80b7 	beq.w	8018b3a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80189cc:	697b      	ldr	r3, [r7, #20]
 80189ce:	685b      	ldr	r3, [r3, #4]
 80189d0:	891a      	ldrh	r2, [r3, #8]
 80189d2:	697b      	ldr	r3, [r7, #20]
 80189d4:	891b      	ldrh	r3, [r3, #8]
 80189d6:	1ad3      	subs	r3, r2, r3
 80189d8:	b29a      	uxth	r2, r3
 80189da:	887b      	ldrh	r3, [r7, #2]
 80189dc:	4413      	add	r3, r2
 80189de:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80189e0:	697b      	ldr	r3, [r7, #20]
 80189e2:	6858      	ldr	r0, [r3, #4]
 80189e4:	693b      	ldr	r3, [r7, #16]
 80189e6:	685a      	ldr	r2, [r3, #4]
 80189e8:	7bbb      	ldrb	r3, [r7, #14]
 80189ea:	18d1      	adds	r1, r2, r3
 80189ec:	897b      	ldrh	r3, [r7, #10]
 80189ee:	89ba      	ldrh	r2, [r7, #12]
 80189f0:	f7fa fdc6 	bl	8013580 <pbuf_copy_partial>
 80189f4:	4603      	mov	r3, r0
 80189f6:	461a      	mov	r2, r3
 80189f8:	89bb      	ldrh	r3, [r7, #12]
 80189fa:	4293      	cmp	r3, r2
 80189fc:	f040 809f 	bne.w	8018b3e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018a00:	697b      	ldr	r3, [r7, #20]
 8018a02:	68db      	ldr	r3, [r3, #12]
 8018a04:	899b      	ldrh	r3, [r3, #12]
 8018a06:	b29b      	uxth	r3, r3
 8018a08:	4618      	mov	r0, r3
 8018a0a:	f7f7 ffd9 	bl	80109c0 <lwip_htons>
 8018a0e:	4603      	mov	r3, r0
 8018a10:	b2db      	uxtb	r3, r3
 8018a12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018a16:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018a18:	2300      	movs	r3, #0
 8018a1a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018a1c:	7efb      	ldrb	r3, [r7, #27]
 8018a1e:	f003 0308 	and.w	r3, r3, #8
 8018a22:	2b00      	cmp	r3, #0
 8018a24:	d007      	beq.n	8018a36 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018a26:	7efb      	ldrb	r3, [r7, #27]
 8018a28:	f023 0308 	bic.w	r3, r3, #8
 8018a2c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018a2e:	7ebb      	ldrb	r3, [r7, #26]
 8018a30:	f043 0308 	orr.w	r3, r3, #8
 8018a34:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018a36:	7efb      	ldrb	r3, [r7, #27]
 8018a38:	f003 0301 	and.w	r3, r3, #1
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	d007      	beq.n	8018a50 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018a40:	7efb      	ldrb	r3, [r7, #27]
 8018a42:	f023 0301 	bic.w	r3, r3, #1
 8018a46:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018a48:	7ebb      	ldrb	r3, [r7, #26]
 8018a4a:	f043 0301 	orr.w	r3, r3, #1
 8018a4e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018a50:	697b      	ldr	r3, [r7, #20]
 8018a52:	68db      	ldr	r3, [r3, #12]
 8018a54:	685b      	ldr	r3, [r3, #4]
 8018a56:	4618      	mov	r0, r3
 8018a58:	f7f7 ffc8 	bl	80109ec <lwip_htonl>
 8018a5c:	4602      	mov	r2, r0
 8018a5e:	887b      	ldrh	r3, [r7, #2]
 8018a60:	18d1      	adds	r1, r2, r3
 8018a62:	7eba      	ldrb	r2, [r7, #26]
 8018a64:	7bfb      	ldrb	r3, [r7, #15]
 8018a66:	9300      	str	r3, [sp, #0]
 8018a68:	460b      	mov	r3, r1
 8018a6a:	6939      	ldr	r1, [r7, #16]
 8018a6c:	6878      	ldr	r0, [r7, #4]
 8018a6e:	f7ff fa51 	bl	8017f14 <tcp_create_segment>
 8018a72:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018a74:	69fb      	ldr	r3, [r7, #28]
 8018a76:	2b00      	cmp	r3, #0
 8018a78:	d063      	beq.n	8018b42 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018a7a:	697b      	ldr	r3, [r7, #20]
 8018a7c:	685b      	ldr	r3, [r3, #4]
 8018a7e:	4618      	mov	r0, r3
 8018a80:	f7fa fc06 	bl	8013290 <pbuf_clen>
 8018a84:	4603      	mov	r3, r0
 8018a86:	461a      	mov	r2, r3
 8018a88:	687b      	ldr	r3, [r7, #4]
 8018a8a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a8e:	1a9b      	subs	r3, r3, r2
 8018a90:	b29a      	uxth	r2, r3
 8018a92:	687b      	ldr	r3, [r7, #4]
 8018a94:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018a98:	697b      	ldr	r3, [r7, #20]
 8018a9a:	6858      	ldr	r0, [r3, #4]
 8018a9c:	697b      	ldr	r3, [r7, #20]
 8018a9e:	685b      	ldr	r3, [r3, #4]
 8018aa0:	891a      	ldrh	r2, [r3, #8]
 8018aa2:	89bb      	ldrh	r3, [r7, #12]
 8018aa4:	1ad3      	subs	r3, r2, r3
 8018aa6:	b29b      	uxth	r3, r3
 8018aa8:	4619      	mov	r1, r3
 8018aaa:	f7fa f9dd 	bl	8012e68 <pbuf_realloc>
  useg->len -= remainder;
 8018aae:	697b      	ldr	r3, [r7, #20]
 8018ab0:	891a      	ldrh	r2, [r3, #8]
 8018ab2:	89bb      	ldrh	r3, [r7, #12]
 8018ab4:	1ad3      	subs	r3, r2, r3
 8018ab6:	b29a      	uxth	r2, r3
 8018ab8:	697b      	ldr	r3, [r7, #20]
 8018aba:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018abc:	697b      	ldr	r3, [r7, #20]
 8018abe:	68db      	ldr	r3, [r3, #12]
 8018ac0:	899b      	ldrh	r3, [r3, #12]
 8018ac2:	b29c      	uxth	r4, r3
 8018ac4:	7efb      	ldrb	r3, [r7, #27]
 8018ac6:	b29b      	uxth	r3, r3
 8018ac8:	4618      	mov	r0, r3
 8018aca:	f7f7 ff79 	bl	80109c0 <lwip_htons>
 8018ace:	4603      	mov	r3, r0
 8018ad0:	461a      	mov	r2, r3
 8018ad2:	697b      	ldr	r3, [r7, #20]
 8018ad4:	68db      	ldr	r3, [r3, #12]
 8018ad6:	4322      	orrs	r2, r4
 8018ad8:	b292      	uxth	r2, r2
 8018ada:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018adc:	697b      	ldr	r3, [r7, #20]
 8018ade:	685b      	ldr	r3, [r3, #4]
 8018ae0:	4618      	mov	r0, r3
 8018ae2:	f7fa fbd5 	bl	8013290 <pbuf_clen>
 8018ae6:	4603      	mov	r3, r0
 8018ae8:	461a      	mov	r2, r3
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018af0:	4413      	add	r3, r2
 8018af2:	b29a      	uxth	r2, r3
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018afa:	69fb      	ldr	r3, [r7, #28]
 8018afc:	685b      	ldr	r3, [r3, #4]
 8018afe:	4618      	mov	r0, r3
 8018b00:	f7fa fbc6 	bl	8013290 <pbuf_clen>
 8018b04:	4603      	mov	r3, r0
 8018b06:	461a      	mov	r2, r3
 8018b08:	687b      	ldr	r3, [r7, #4]
 8018b0a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018b0e:	4413      	add	r3, r2
 8018b10:	b29a      	uxth	r2, r3
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018b18:	697b      	ldr	r3, [r7, #20]
 8018b1a:	681a      	ldr	r2, [r3, #0]
 8018b1c:	69fb      	ldr	r3, [r7, #28]
 8018b1e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018b20:	697b      	ldr	r3, [r7, #20]
 8018b22:	69fa      	ldr	r2, [r7, #28]
 8018b24:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018b26:	69fb      	ldr	r3, [r7, #28]
 8018b28:	681b      	ldr	r3, [r3, #0]
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d103      	bne.n	8018b36 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	2200      	movs	r2, #0
 8018b32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018b36:	2300      	movs	r3, #0
 8018b38:	e016      	b.n	8018b68 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018b3a:	bf00      	nop
 8018b3c:	e002      	b.n	8018b44 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018b3e:	bf00      	nop
 8018b40:	e000      	b.n	8018b44 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018b42:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018b44:	69fb      	ldr	r3, [r7, #28]
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	d006      	beq.n	8018b58 <tcp_split_unsent_seg+0x25c>
 8018b4a:	4b09      	ldr	r3, [pc, #36]	@ (8018b70 <tcp_split_unsent_seg+0x274>)
 8018b4c:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8018b50:	490d      	ldr	r1, [pc, #52]	@ (8018b88 <tcp_split_unsent_seg+0x28c>)
 8018b52:	4809      	ldr	r0, [pc, #36]	@ (8018b78 <tcp_split_unsent_seg+0x27c>)
 8018b54:	f005 feb2 	bl	801e8bc <iprintf>
  if (p != NULL) {
 8018b58:	693b      	ldr	r3, [r7, #16]
 8018b5a:	2b00      	cmp	r3, #0
 8018b5c:	d002      	beq.n	8018b64 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018b5e:	6938      	ldr	r0, [r7, #16]
 8018b60:	f7fa fb08 	bl	8013174 <pbuf_free>
  }

  return ERR_MEM;
 8018b64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018b68:	4618      	mov	r0, r3
 8018b6a:	3724      	adds	r7, #36	@ 0x24
 8018b6c:	46bd      	mov	sp, r7
 8018b6e:	bd90      	pop	{r4, r7, pc}
 8018b70:	08024f14 	.word	0x08024f14
 8018b74:	080252a8 	.word	0x080252a8
 8018b78:	08024f68 	.word	0x08024f68
 8018b7c:	080252cc 	.word	0x080252cc
 8018b80:	080252f0 	.word	0x080252f0
 8018b84:	08025300 	.word	0x08025300
 8018b88:	08025310 	.word	0x08025310

08018b8c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018b8c:	b590      	push	{r4, r7, lr}
 8018b8e:	b085      	sub	sp, #20
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018b94:	687b      	ldr	r3, [r7, #4]
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d106      	bne.n	8018ba8 <tcp_send_fin+0x1c>
 8018b9a:	4b21      	ldr	r3, [pc, #132]	@ (8018c20 <tcp_send_fin+0x94>)
 8018b9c:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8018ba0:	4920      	ldr	r1, [pc, #128]	@ (8018c24 <tcp_send_fin+0x98>)
 8018ba2:	4821      	ldr	r0, [pc, #132]	@ (8018c28 <tcp_send_fin+0x9c>)
 8018ba4:	f005 fe8a 	bl	801e8bc <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018ba8:	687b      	ldr	r3, [r7, #4]
 8018baa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	d02e      	beq.n	8018c0e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bb4:	60fb      	str	r3, [r7, #12]
 8018bb6:	e002      	b.n	8018bbe <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018bb8:	68fb      	ldr	r3, [r7, #12]
 8018bba:	681b      	ldr	r3, [r3, #0]
 8018bbc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018bbe:	68fb      	ldr	r3, [r7, #12]
 8018bc0:	681b      	ldr	r3, [r3, #0]
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	d1f8      	bne.n	8018bb8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018bc6:	68fb      	ldr	r3, [r7, #12]
 8018bc8:	68db      	ldr	r3, [r3, #12]
 8018bca:	899b      	ldrh	r3, [r3, #12]
 8018bcc:	b29b      	uxth	r3, r3
 8018bce:	4618      	mov	r0, r3
 8018bd0:	f7f7 fef6 	bl	80109c0 <lwip_htons>
 8018bd4:	4603      	mov	r3, r0
 8018bd6:	b2db      	uxtb	r3, r3
 8018bd8:	f003 0307 	and.w	r3, r3, #7
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d116      	bne.n	8018c0e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	68db      	ldr	r3, [r3, #12]
 8018be4:	899b      	ldrh	r3, [r3, #12]
 8018be6:	b29c      	uxth	r4, r3
 8018be8:	2001      	movs	r0, #1
 8018bea:	f7f7 fee9 	bl	80109c0 <lwip_htons>
 8018bee:	4603      	mov	r3, r0
 8018bf0:	461a      	mov	r2, r3
 8018bf2:	68fb      	ldr	r3, [r7, #12]
 8018bf4:	68db      	ldr	r3, [r3, #12]
 8018bf6:	4322      	orrs	r2, r4
 8018bf8:	b292      	uxth	r2, r2
 8018bfa:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018bfc:	687b      	ldr	r3, [r7, #4]
 8018bfe:	8b5b      	ldrh	r3, [r3, #26]
 8018c00:	f043 0320 	orr.w	r3, r3, #32
 8018c04:	b29a      	uxth	r2, r3
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018c0a:	2300      	movs	r3, #0
 8018c0c:	e004      	b.n	8018c18 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018c0e:	2101      	movs	r1, #1
 8018c10:	6878      	ldr	r0, [r7, #4]
 8018c12:	f000 f80b 	bl	8018c2c <tcp_enqueue_flags>
 8018c16:	4603      	mov	r3, r0
}
 8018c18:	4618      	mov	r0, r3
 8018c1a:	3714      	adds	r7, #20
 8018c1c:	46bd      	mov	sp, r7
 8018c1e:	bd90      	pop	{r4, r7, pc}
 8018c20:	08024f14 	.word	0x08024f14
 8018c24:	0802531c 	.word	0x0802531c
 8018c28:	08024f68 	.word	0x08024f68

08018c2c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018c2c:	b580      	push	{r7, lr}
 8018c2e:	b08a      	sub	sp, #40	@ 0x28
 8018c30:	af02      	add	r7, sp, #8
 8018c32:	6078      	str	r0, [r7, #4]
 8018c34:	460b      	mov	r3, r1
 8018c36:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018c38:	2300      	movs	r3, #0
 8018c3a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018c3c:	2300      	movs	r3, #0
 8018c3e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018c40:	78fb      	ldrb	r3, [r7, #3]
 8018c42:	f003 0303 	and.w	r3, r3, #3
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	d106      	bne.n	8018c58 <tcp_enqueue_flags+0x2c>
 8018c4a:	4b67      	ldr	r3, [pc, #412]	@ (8018de8 <tcp_enqueue_flags+0x1bc>)
 8018c4c:	f240 4211 	movw	r2, #1041	@ 0x411
 8018c50:	4966      	ldr	r1, [pc, #408]	@ (8018dec <tcp_enqueue_flags+0x1c0>)
 8018c52:	4867      	ldr	r0, [pc, #412]	@ (8018df0 <tcp_enqueue_flags+0x1c4>)
 8018c54:	f005 fe32 	bl	801e8bc <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	2b00      	cmp	r3, #0
 8018c5c:	d106      	bne.n	8018c6c <tcp_enqueue_flags+0x40>
 8018c5e:	4b62      	ldr	r3, [pc, #392]	@ (8018de8 <tcp_enqueue_flags+0x1bc>)
 8018c60:	f240 4213 	movw	r2, #1043	@ 0x413
 8018c64:	4963      	ldr	r1, [pc, #396]	@ (8018df4 <tcp_enqueue_flags+0x1c8>)
 8018c66:	4862      	ldr	r0, [pc, #392]	@ (8018df0 <tcp_enqueue_flags+0x1c4>)
 8018c68:	f005 fe28 	bl	801e8bc <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018c6c:	78fb      	ldrb	r3, [r7, #3]
 8018c6e:	f003 0302 	and.w	r3, r3, #2
 8018c72:	2b00      	cmp	r3, #0
 8018c74:	d001      	beq.n	8018c7a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8018c76:	2301      	movs	r3, #1
 8018c78:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018c7a:	7ffb      	ldrb	r3, [r7, #31]
 8018c7c:	009b      	lsls	r3, r3, #2
 8018c7e:	b2db      	uxtb	r3, r3
 8018c80:	f003 0304 	and.w	r3, r3, #4
 8018c84:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018c86:	7dfb      	ldrb	r3, [r7, #23]
 8018c88:	b29b      	uxth	r3, r3
 8018c8a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018c8e:	4619      	mov	r1, r3
 8018c90:	2036      	movs	r0, #54	@ 0x36
 8018c92:	f7f9 ff8b 	bl	8012bac <pbuf_alloc>
 8018c96:	6138      	str	r0, [r7, #16]
 8018c98:	693b      	ldr	r3, [r7, #16]
 8018c9a:	2b00      	cmp	r3, #0
 8018c9c:	d109      	bne.n	8018cb2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018c9e:	687b      	ldr	r3, [r7, #4]
 8018ca0:	8b5b      	ldrh	r3, [r3, #26]
 8018ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018ca6:	b29a      	uxth	r2, r3
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018cac:	f04f 33ff 	mov.w	r3, #4294967295
 8018cb0:	e095      	b.n	8018dde <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018cb2:	693b      	ldr	r3, [r7, #16]
 8018cb4:	895a      	ldrh	r2, [r3, #10]
 8018cb6:	7dfb      	ldrb	r3, [r7, #23]
 8018cb8:	b29b      	uxth	r3, r3
 8018cba:	429a      	cmp	r2, r3
 8018cbc:	d206      	bcs.n	8018ccc <tcp_enqueue_flags+0xa0>
 8018cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8018de8 <tcp_enqueue_flags+0x1bc>)
 8018cc0:	f240 4239 	movw	r2, #1081	@ 0x439
 8018cc4:	494c      	ldr	r1, [pc, #304]	@ (8018df8 <tcp_enqueue_flags+0x1cc>)
 8018cc6:	484a      	ldr	r0, [pc, #296]	@ (8018df0 <tcp_enqueue_flags+0x1c4>)
 8018cc8:	f005 fdf8 	bl	801e8bc <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8018cd0:	78fa      	ldrb	r2, [r7, #3]
 8018cd2:	7ffb      	ldrb	r3, [r7, #31]
 8018cd4:	9300      	str	r3, [sp, #0]
 8018cd6:	460b      	mov	r3, r1
 8018cd8:	6939      	ldr	r1, [r7, #16]
 8018cda:	6878      	ldr	r0, [r7, #4]
 8018cdc:	f7ff f91a 	bl	8017f14 <tcp_create_segment>
 8018ce0:	60f8      	str	r0, [r7, #12]
 8018ce2:	68fb      	ldr	r3, [r7, #12]
 8018ce4:	2b00      	cmp	r3, #0
 8018ce6:	d109      	bne.n	8018cfc <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018ce8:	687b      	ldr	r3, [r7, #4]
 8018cea:	8b5b      	ldrh	r3, [r3, #26]
 8018cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018cf0:	b29a      	uxth	r2, r3
 8018cf2:	687b      	ldr	r3, [r7, #4]
 8018cf4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8018cfa:	e070      	b.n	8018dde <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018cfc:	68fb      	ldr	r3, [r7, #12]
 8018cfe:	68db      	ldr	r3, [r3, #12]
 8018d00:	f003 0303 	and.w	r3, r3, #3
 8018d04:	2b00      	cmp	r3, #0
 8018d06:	d006      	beq.n	8018d16 <tcp_enqueue_flags+0xea>
 8018d08:	4b37      	ldr	r3, [pc, #220]	@ (8018de8 <tcp_enqueue_flags+0x1bc>)
 8018d0a:	f240 4242 	movw	r2, #1090	@ 0x442
 8018d0e:	493b      	ldr	r1, [pc, #236]	@ (8018dfc <tcp_enqueue_flags+0x1d0>)
 8018d10:	4837      	ldr	r0, [pc, #220]	@ (8018df0 <tcp_enqueue_flags+0x1c4>)
 8018d12:	f005 fdd3 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8018d16:	68fb      	ldr	r3, [r7, #12]
 8018d18:	891b      	ldrh	r3, [r3, #8]
 8018d1a:	2b00      	cmp	r3, #0
 8018d1c:	d006      	beq.n	8018d2c <tcp_enqueue_flags+0x100>
 8018d1e:	4b32      	ldr	r3, [pc, #200]	@ (8018de8 <tcp_enqueue_flags+0x1bc>)
 8018d20:	f240 4243 	movw	r2, #1091	@ 0x443
 8018d24:	4936      	ldr	r1, [pc, #216]	@ (8018e00 <tcp_enqueue_flags+0x1d4>)
 8018d26:	4832      	ldr	r0, [pc, #200]	@ (8018df0 <tcp_enqueue_flags+0x1c4>)
 8018d28:	f005 fdc8 	bl	801e8bc <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018d2c:	687b      	ldr	r3, [r7, #4]
 8018d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018d30:	2b00      	cmp	r3, #0
 8018d32:	d103      	bne.n	8018d3c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	68fa      	ldr	r2, [r7, #12]
 8018d38:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018d3a:	e00d      	b.n	8018d58 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018d3c:	687b      	ldr	r3, [r7, #4]
 8018d3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018d40:	61bb      	str	r3, [r7, #24]
 8018d42:	e002      	b.n	8018d4a <tcp_enqueue_flags+0x11e>
 8018d44:	69bb      	ldr	r3, [r7, #24]
 8018d46:	681b      	ldr	r3, [r3, #0]
 8018d48:	61bb      	str	r3, [r7, #24]
 8018d4a:	69bb      	ldr	r3, [r7, #24]
 8018d4c:	681b      	ldr	r3, [r3, #0]
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d1f8      	bne.n	8018d44 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8018d52:	69bb      	ldr	r3, [r7, #24]
 8018d54:	68fa      	ldr	r2, [r7, #12]
 8018d56:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018d58:	687b      	ldr	r3, [r7, #4]
 8018d5a:	2200      	movs	r2, #0
 8018d5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018d60:	78fb      	ldrb	r3, [r7, #3]
 8018d62:	f003 0302 	and.w	r3, r3, #2
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d104      	bne.n	8018d74 <tcp_enqueue_flags+0x148>
 8018d6a:	78fb      	ldrb	r3, [r7, #3]
 8018d6c:	f003 0301 	and.w	r3, r3, #1
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	d004      	beq.n	8018d7e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018d78:	1c5a      	adds	r2, r3, #1
 8018d7a:	687b      	ldr	r3, [r7, #4]
 8018d7c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8018d7e:	78fb      	ldrb	r3, [r7, #3]
 8018d80:	f003 0301 	and.w	r3, r3, #1
 8018d84:	2b00      	cmp	r3, #0
 8018d86:	d006      	beq.n	8018d96 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8018d88:	687b      	ldr	r3, [r7, #4]
 8018d8a:	8b5b      	ldrh	r3, [r3, #26]
 8018d8c:	f043 0320 	orr.w	r3, r3, #32
 8018d90:	b29a      	uxth	r2, r3
 8018d92:	687b      	ldr	r3, [r7, #4]
 8018d94:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018d96:	68fb      	ldr	r3, [r7, #12]
 8018d98:	685b      	ldr	r3, [r3, #4]
 8018d9a:	4618      	mov	r0, r3
 8018d9c:	f7fa fa78 	bl	8013290 <pbuf_clen>
 8018da0:	4603      	mov	r3, r0
 8018da2:	461a      	mov	r2, r3
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018daa:	4413      	add	r3, r2
 8018dac:	b29a      	uxth	r2, r3
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018dba:	2b00      	cmp	r3, #0
 8018dbc:	d00e      	beq.n	8018ddc <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8018dbe:	687b      	ldr	r3, [r7, #4]
 8018dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018dc2:	2b00      	cmp	r3, #0
 8018dc4:	d10a      	bne.n	8018ddc <tcp_enqueue_flags+0x1b0>
 8018dc6:	687b      	ldr	r3, [r7, #4]
 8018dc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018dca:	2b00      	cmp	r3, #0
 8018dcc:	d106      	bne.n	8018ddc <tcp_enqueue_flags+0x1b0>
 8018dce:	4b06      	ldr	r3, [pc, #24]	@ (8018de8 <tcp_enqueue_flags+0x1bc>)
 8018dd0:	f240 4265 	movw	r2, #1125	@ 0x465
 8018dd4:	490b      	ldr	r1, [pc, #44]	@ (8018e04 <tcp_enqueue_flags+0x1d8>)
 8018dd6:	4806      	ldr	r0, [pc, #24]	@ (8018df0 <tcp_enqueue_flags+0x1c4>)
 8018dd8:	f005 fd70 	bl	801e8bc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018ddc:	2300      	movs	r3, #0
}
 8018dde:	4618      	mov	r0, r3
 8018de0:	3720      	adds	r7, #32
 8018de2:	46bd      	mov	sp, r7
 8018de4:	bd80      	pop	{r7, pc}
 8018de6:	bf00      	nop
 8018de8:	08024f14 	.word	0x08024f14
 8018dec:	08025338 	.word	0x08025338
 8018df0:	08024f68 	.word	0x08024f68
 8018df4:	08025390 	.word	0x08025390
 8018df8:	080253b0 	.word	0x080253b0
 8018dfc:	080253ec 	.word	0x080253ec
 8018e00:	08025404 	.word	0x08025404
 8018e04:	08025430 	.word	0x08025430

08018e08 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018e08:	b5b0      	push	{r4, r5, r7, lr}
 8018e0a:	b08a      	sub	sp, #40	@ 0x28
 8018e0c:	af00      	add	r7, sp, #0
 8018e0e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	2b00      	cmp	r3, #0
 8018e14:	d106      	bne.n	8018e24 <tcp_output+0x1c>
 8018e16:	4b8a      	ldr	r3, [pc, #552]	@ (8019040 <tcp_output+0x238>)
 8018e18:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8018e1c:	4989      	ldr	r1, [pc, #548]	@ (8019044 <tcp_output+0x23c>)
 8018e1e:	488a      	ldr	r0, [pc, #552]	@ (8019048 <tcp_output+0x240>)
 8018e20:	f005 fd4c 	bl	801e8bc <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	7d1b      	ldrb	r3, [r3, #20]
 8018e28:	2b01      	cmp	r3, #1
 8018e2a:	d106      	bne.n	8018e3a <tcp_output+0x32>
 8018e2c:	4b84      	ldr	r3, [pc, #528]	@ (8019040 <tcp_output+0x238>)
 8018e2e:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8018e32:	4986      	ldr	r1, [pc, #536]	@ (801904c <tcp_output+0x244>)
 8018e34:	4884      	ldr	r0, [pc, #528]	@ (8019048 <tcp_output+0x240>)
 8018e36:	f005 fd41 	bl	801e8bc <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018e3a:	4b85      	ldr	r3, [pc, #532]	@ (8019050 <tcp_output+0x248>)
 8018e3c:	681b      	ldr	r3, [r3, #0]
 8018e3e:	687a      	ldr	r2, [r7, #4]
 8018e40:	429a      	cmp	r2, r3
 8018e42:	d101      	bne.n	8018e48 <tcp_output+0x40>
    return ERR_OK;
 8018e44:	2300      	movs	r3, #0
 8018e46:	e1ce      	b.n	80191e6 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018e4e:	687b      	ldr	r3, [r7, #4]
 8018e50:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018e54:	4293      	cmp	r3, r2
 8018e56:	bf28      	it	cs
 8018e58:	4613      	movcs	r3, r2
 8018e5a:	b29b      	uxth	r3, r3
 8018e5c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018e62:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8018e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e66:	2b00      	cmp	r3, #0
 8018e68:	d10b      	bne.n	8018e82 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8018e6a:	687b      	ldr	r3, [r7, #4]
 8018e6c:	8b5b      	ldrh	r3, [r3, #26]
 8018e6e:	f003 0302 	and.w	r3, r3, #2
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	f000 81aa 	beq.w	80191cc <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8018e78:	6878      	ldr	r0, [r7, #4]
 8018e7a:	f000 fdcb 	bl	8019a14 <tcp_send_empty_ack>
 8018e7e:	4603      	mov	r3, r0
 8018e80:	e1b1      	b.n	80191e6 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8018e82:	6879      	ldr	r1, [r7, #4]
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	3304      	adds	r3, #4
 8018e88:	461a      	mov	r2, r3
 8018e8a:	6878      	ldr	r0, [r7, #4]
 8018e8c:	f7ff f826 	bl	8017edc <tcp_route>
 8018e90:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8018e92:	697b      	ldr	r3, [r7, #20]
 8018e94:	2b00      	cmp	r3, #0
 8018e96:	d102      	bne.n	8018e9e <tcp_output+0x96>
    return ERR_RTE;
 8018e98:	f06f 0303 	mvn.w	r3, #3
 8018e9c:	e1a3      	b.n	80191e6 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8018e9e:	687b      	ldr	r3, [r7, #4]
 8018ea0:	2b00      	cmp	r3, #0
 8018ea2:	d003      	beq.n	8018eac <tcp_output+0xa4>
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	681b      	ldr	r3, [r3, #0]
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d111      	bne.n	8018ed0 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8018eac:	697b      	ldr	r3, [r7, #20]
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d002      	beq.n	8018eb8 <tcp_output+0xb0>
 8018eb2:	697b      	ldr	r3, [r7, #20]
 8018eb4:	3304      	adds	r3, #4
 8018eb6:	e000      	b.n	8018eba <tcp_output+0xb2>
 8018eb8:	2300      	movs	r3, #0
 8018eba:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8018ebc:	693b      	ldr	r3, [r7, #16]
 8018ebe:	2b00      	cmp	r3, #0
 8018ec0:	d102      	bne.n	8018ec8 <tcp_output+0xc0>
      return ERR_RTE;
 8018ec2:	f06f 0303 	mvn.w	r3, #3
 8018ec6:	e18e      	b.n	80191e6 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018ec8:	693b      	ldr	r3, [r7, #16]
 8018eca:	681a      	ldr	r2, [r3, #0]
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ed2:	68db      	ldr	r3, [r3, #12]
 8018ed4:	685b      	ldr	r3, [r3, #4]
 8018ed6:	4618      	mov	r0, r3
 8018ed8:	f7f7 fd88 	bl	80109ec <lwip_htonl>
 8018edc:	4602      	mov	r2, r0
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018ee2:	1ad3      	subs	r3, r2, r3
 8018ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018ee6:	8912      	ldrh	r2, [r2, #8]
 8018ee8:	4413      	add	r3, r2
 8018eea:	69ba      	ldr	r2, [r7, #24]
 8018eec:	429a      	cmp	r2, r3
 8018eee:	d227      	bcs.n	8018f40 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018ef0:	687b      	ldr	r3, [r7, #4]
 8018ef2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018ef6:	461a      	mov	r2, r3
 8018ef8:	69bb      	ldr	r3, [r7, #24]
 8018efa:	4293      	cmp	r3, r2
 8018efc:	d114      	bne.n	8018f28 <tcp_output+0x120>
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018f02:	2b00      	cmp	r3, #0
 8018f04:	d110      	bne.n	8018f28 <tcp_output+0x120>
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d10b      	bne.n	8018f28 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	2200      	movs	r2, #0
 8018f14:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	2201      	movs	r2, #1
 8018f1c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	2200      	movs	r2, #0
 8018f24:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	8b5b      	ldrh	r3, [r3, #26]
 8018f2c:	f003 0302 	and.w	r3, r3, #2
 8018f30:	2b00      	cmp	r3, #0
 8018f32:	f000 814d 	beq.w	80191d0 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8018f36:	6878      	ldr	r0, [r7, #4]
 8018f38:	f000 fd6c 	bl	8019a14 <tcp_send_empty_ack>
 8018f3c:	4603      	mov	r3, r0
 8018f3e:	e152      	b.n	80191e6 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	2200      	movs	r2, #0
 8018f44:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018f4c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8018f4e:	6a3b      	ldr	r3, [r7, #32]
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	f000 811c 	beq.w	801918e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8018f56:	e002      	b.n	8018f5e <tcp_output+0x156>
 8018f58:	6a3b      	ldr	r3, [r7, #32]
 8018f5a:	681b      	ldr	r3, [r3, #0]
 8018f5c:	623b      	str	r3, [r7, #32]
 8018f5e:	6a3b      	ldr	r3, [r7, #32]
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d1f8      	bne.n	8018f58 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8018f66:	e112      	b.n	801918e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8018f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f6a:	68db      	ldr	r3, [r3, #12]
 8018f6c:	899b      	ldrh	r3, [r3, #12]
 8018f6e:	b29b      	uxth	r3, r3
 8018f70:	4618      	mov	r0, r3
 8018f72:	f7f7 fd25 	bl	80109c0 <lwip_htons>
 8018f76:	4603      	mov	r3, r0
 8018f78:	b2db      	uxtb	r3, r3
 8018f7a:	f003 0304 	and.w	r3, r3, #4
 8018f7e:	2b00      	cmp	r3, #0
 8018f80:	d006      	beq.n	8018f90 <tcp_output+0x188>
 8018f82:	4b2f      	ldr	r3, [pc, #188]	@ (8019040 <tcp_output+0x238>)
 8018f84:	f240 5236 	movw	r2, #1334	@ 0x536
 8018f88:	4932      	ldr	r1, [pc, #200]	@ (8019054 <tcp_output+0x24c>)
 8018f8a:	482f      	ldr	r0, [pc, #188]	@ (8019048 <tcp_output+0x240>)
 8018f8c:	f005 fc96 	bl	801e8bc <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	d01f      	beq.n	8018fd8 <tcp_output+0x1d0>
 8018f98:	687b      	ldr	r3, [r7, #4]
 8018f9a:	8b5b      	ldrh	r3, [r3, #26]
 8018f9c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	d119      	bne.n	8018fd8 <tcp_output+0x1d0>
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d00b      	beq.n	8018fc4 <tcp_output+0x1bc>
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fb0:	681b      	ldr	r3, [r3, #0]
 8018fb2:	2b00      	cmp	r3, #0
 8018fb4:	d110      	bne.n	8018fd8 <tcp_output+0x1d0>
 8018fb6:	687b      	ldr	r3, [r7, #4]
 8018fb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fba:	891a      	ldrh	r2, [r3, #8]
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018fc0:	429a      	cmp	r2, r3
 8018fc2:	d209      	bcs.n	8018fd8 <tcp_output+0x1d0>
 8018fc4:	687b      	ldr	r3, [r7, #4]
 8018fc6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	d004      	beq.n	8018fd8 <tcp_output+0x1d0>
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018fd4:	2b08      	cmp	r3, #8
 8018fd6:	d901      	bls.n	8018fdc <tcp_output+0x1d4>
 8018fd8:	2301      	movs	r3, #1
 8018fda:	e000      	b.n	8018fde <tcp_output+0x1d6>
 8018fdc:	2300      	movs	r3, #0
 8018fde:	2b00      	cmp	r3, #0
 8018fe0:	d106      	bne.n	8018ff0 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	8b5b      	ldrh	r3, [r3, #26]
 8018fe6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018fea:	2b00      	cmp	r3, #0
 8018fec:	f000 80e4 	beq.w	80191b8 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	7d1b      	ldrb	r3, [r3, #20]
 8018ff4:	2b02      	cmp	r3, #2
 8018ff6:	d00d      	beq.n	8019014 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8018ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ffa:	68db      	ldr	r3, [r3, #12]
 8018ffc:	899b      	ldrh	r3, [r3, #12]
 8018ffe:	b29c      	uxth	r4, r3
 8019000:	2010      	movs	r0, #16
 8019002:	f7f7 fcdd 	bl	80109c0 <lwip_htons>
 8019006:	4603      	mov	r3, r0
 8019008:	461a      	mov	r2, r3
 801900a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801900c:	68db      	ldr	r3, [r3, #12]
 801900e:	4322      	orrs	r2, r4
 8019010:	b292      	uxth	r2, r2
 8019012:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019014:	697a      	ldr	r2, [r7, #20]
 8019016:	6879      	ldr	r1, [r7, #4]
 8019018:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801901a:	f000 f909 	bl	8019230 <tcp_output_segment>
 801901e:	4603      	mov	r3, r0
 8019020:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8019022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019026:	2b00      	cmp	r3, #0
 8019028:	d016      	beq.n	8019058 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801902a:	687b      	ldr	r3, [r7, #4]
 801902c:	8b5b      	ldrh	r3, [r3, #26]
 801902e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019032:	b29a      	uxth	r2, r3
 8019034:	687b      	ldr	r3, [r7, #4]
 8019036:	835a      	strh	r2, [r3, #26]
      return err;
 8019038:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801903c:	e0d3      	b.n	80191e6 <tcp_output+0x3de>
 801903e:	bf00      	nop
 8019040:	08024f14 	.word	0x08024f14
 8019044:	08025458 	.word	0x08025458
 8019048:	08024f68 	.word	0x08024f68
 801904c:	08025470 	.word	0x08025470
 8019050:	20067dc8 	.word	0x20067dc8
 8019054:	08025498 	.word	0x08025498
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801905a:	681a      	ldr	r2, [r3, #0]
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8019060:	687b      	ldr	r3, [r7, #4]
 8019062:	7d1b      	ldrb	r3, [r3, #20]
 8019064:	2b02      	cmp	r3, #2
 8019066:	d006      	beq.n	8019076 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	8b5b      	ldrh	r3, [r3, #26]
 801906c:	f023 0303 	bic.w	r3, r3, #3
 8019070:	b29a      	uxth	r2, r3
 8019072:	687b      	ldr	r3, [r7, #4]
 8019074:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019078:	68db      	ldr	r3, [r3, #12]
 801907a:	685b      	ldr	r3, [r3, #4]
 801907c:	4618      	mov	r0, r3
 801907e:	f7f7 fcb5 	bl	80109ec <lwip_htonl>
 8019082:	4604      	mov	r4, r0
 8019084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019086:	891b      	ldrh	r3, [r3, #8]
 8019088:	461d      	mov	r5, r3
 801908a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801908c:	68db      	ldr	r3, [r3, #12]
 801908e:	899b      	ldrh	r3, [r3, #12]
 8019090:	b29b      	uxth	r3, r3
 8019092:	4618      	mov	r0, r3
 8019094:	f7f7 fc94 	bl	80109c0 <lwip_htons>
 8019098:	4603      	mov	r3, r0
 801909a:	b2db      	uxtb	r3, r3
 801909c:	f003 0303 	and.w	r3, r3, #3
 80190a0:	2b00      	cmp	r3, #0
 80190a2:	d001      	beq.n	80190a8 <tcp_output+0x2a0>
 80190a4:	2301      	movs	r3, #1
 80190a6:	e000      	b.n	80190aa <tcp_output+0x2a2>
 80190a8:	2300      	movs	r3, #0
 80190aa:	442b      	add	r3, r5
 80190ac:	4423      	add	r3, r4
 80190ae:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80190b4:	68bb      	ldr	r3, [r7, #8]
 80190b6:	1ad3      	subs	r3, r2, r3
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	da02      	bge.n	80190c2 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	68ba      	ldr	r2, [r7, #8]
 80190c0:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80190c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190c4:	891b      	ldrh	r3, [r3, #8]
 80190c6:	461c      	mov	r4, r3
 80190c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190ca:	68db      	ldr	r3, [r3, #12]
 80190cc:	899b      	ldrh	r3, [r3, #12]
 80190ce:	b29b      	uxth	r3, r3
 80190d0:	4618      	mov	r0, r3
 80190d2:	f7f7 fc75 	bl	80109c0 <lwip_htons>
 80190d6:	4603      	mov	r3, r0
 80190d8:	b2db      	uxtb	r3, r3
 80190da:	f003 0303 	and.w	r3, r3, #3
 80190de:	2b00      	cmp	r3, #0
 80190e0:	d001      	beq.n	80190e6 <tcp_output+0x2de>
 80190e2:	2301      	movs	r3, #1
 80190e4:	e000      	b.n	80190e8 <tcp_output+0x2e0>
 80190e6:	2300      	movs	r3, #0
 80190e8:	4423      	add	r3, r4
 80190ea:	2b00      	cmp	r3, #0
 80190ec:	d049      	beq.n	8019182 <tcp_output+0x37a>
      seg->next = NULL;
 80190ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190f0:	2200      	movs	r2, #0
 80190f2:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d105      	bne.n	8019108 <tcp_output+0x300>
        pcb->unacked = seg;
 80190fc:	687b      	ldr	r3, [r7, #4]
 80190fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019100:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8019102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019104:	623b      	str	r3, [r7, #32]
 8019106:	e03f      	b.n	8019188 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801910a:	68db      	ldr	r3, [r3, #12]
 801910c:	685b      	ldr	r3, [r3, #4]
 801910e:	4618      	mov	r0, r3
 8019110:	f7f7 fc6c 	bl	80109ec <lwip_htonl>
 8019114:	4604      	mov	r4, r0
 8019116:	6a3b      	ldr	r3, [r7, #32]
 8019118:	68db      	ldr	r3, [r3, #12]
 801911a:	685b      	ldr	r3, [r3, #4]
 801911c:	4618      	mov	r0, r3
 801911e:	f7f7 fc65 	bl	80109ec <lwip_htonl>
 8019122:	4603      	mov	r3, r0
 8019124:	1ae3      	subs	r3, r4, r3
 8019126:	2b00      	cmp	r3, #0
 8019128:	da24      	bge.n	8019174 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	3370      	adds	r3, #112	@ 0x70
 801912e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019130:	e002      	b.n	8019138 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8019132:	69fb      	ldr	r3, [r7, #28]
 8019134:	681b      	ldr	r3, [r3, #0]
 8019136:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019138:	69fb      	ldr	r3, [r7, #28]
 801913a:	681b      	ldr	r3, [r3, #0]
 801913c:	2b00      	cmp	r3, #0
 801913e:	d011      	beq.n	8019164 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019140:	69fb      	ldr	r3, [r7, #28]
 8019142:	681b      	ldr	r3, [r3, #0]
 8019144:	68db      	ldr	r3, [r3, #12]
 8019146:	685b      	ldr	r3, [r3, #4]
 8019148:	4618      	mov	r0, r3
 801914a:	f7f7 fc4f 	bl	80109ec <lwip_htonl>
 801914e:	4604      	mov	r4, r0
 8019150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019152:	68db      	ldr	r3, [r3, #12]
 8019154:	685b      	ldr	r3, [r3, #4]
 8019156:	4618      	mov	r0, r3
 8019158:	f7f7 fc48 	bl	80109ec <lwip_htonl>
 801915c:	4603      	mov	r3, r0
 801915e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019160:	2b00      	cmp	r3, #0
 8019162:	dbe6      	blt.n	8019132 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019164:	69fb      	ldr	r3, [r7, #28]
 8019166:	681a      	ldr	r2, [r3, #0]
 8019168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801916a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801916c:	69fb      	ldr	r3, [r7, #28]
 801916e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019170:	601a      	str	r2, [r3, #0]
 8019172:	e009      	b.n	8019188 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019174:	6a3b      	ldr	r3, [r7, #32]
 8019176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019178:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801917a:	6a3b      	ldr	r3, [r7, #32]
 801917c:	681b      	ldr	r3, [r3, #0]
 801917e:	623b      	str	r3, [r7, #32]
 8019180:	e002      	b.n	8019188 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8019182:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019184:	f7fb ff1f 	bl	8014fc6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801918c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801918e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019190:	2b00      	cmp	r3, #0
 8019192:	d012      	beq.n	80191ba <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019196:	68db      	ldr	r3, [r3, #12]
 8019198:	685b      	ldr	r3, [r3, #4]
 801919a:	4618      	mov	r0, r3
 801919c:	f7f7 fc26 	bl	80109ec <lwip_htonl>
 80191a0:	4602      	mov	r2, r0
 80191a2:	687b      	ldr	r3, [r7, #4]
 80191a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80191a6:	1ad3      	subs	r3, r2, r3
 80191a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80191aa:	8912      	ldrh	r2, [r2, #8]
 80191ac:	4413      	add	r3, r2
  while (seg != NULL &&
 80191ae:	69ba      	ldr	r2, [r7, #24]
 80191b0:	429a      	cmp	r2, r3
 80191b2:	f4bf aed9 	bcs.w	8018f68 <tcp_output+0x160>
 80191b6:	e000      	b.n	80191ba <tcp_output+0x3b2>
      break;
 80191b8:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80191be:	2b00      	cmp	r3, #0
 80191c0:	d108      	bne.n	80191d4 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80191c2:	687b      	ldr	r3, [r7, #4]
 80191c4:	2200      	movs	r2, #0
 80191c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80191ca:	e004      	b.n	80191d6 <tcp_output+0x3ce>
    goto output_done;
 80191cc:	bf00      	nop
 80191ce:	e002      	b.n	80191d6 <tcp_output+0x3ce>
    goto output_done;
 80191d0:	bf00      	nop
 80191d2:	e000      	b.n	80191d6 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80191d4:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80191d6:	687b      	ldr	r3, [r7, #4]
 80191d8:	8b5b      	ldrh	r3, [r3, #26]
 80191da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80191de:	b29a      	uxth	r2, r3
 80191e0:	687b      	ldr	r3, [r7, #4]
 80191e2:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80191e4:	2300      	movs	r3, #0
}
 80191e6:	4618      	mov	r0, r3
 80191e8:	3728      	adds	r7, #40	@ 0x28
 80191ea:	46bd      	mov	sp, r7
 80191ec:	bdb0      	pop	{r4, r5, r7, pc}
 80191ee:	bf00      	nop

080191f0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80191f0:	b580      	push	{r7, lr}
 80191f2:	b082      	sub	sp, #8
 80191f4:	af00      	add	r7, sp, #0
 80191f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	2b00      	cmp	r3, #0
 80191fc:	d106      	bne.n	801920c <tcp_output_segment_busy+0x1c>
 80191fe:	4b09      	ldr	r3, [pc, #36]	@ (8019224 <tcp_output_segment_busy+0x34>)
 8019200:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019204:	4908      	ldr	r1, [pc, #32]	@ (8019228 <tcp_output_segment_busy+0x38>)
 8019206:	4809      	ldr	r0, [pc, #36]	@ (801922c <tcp_output_segment_busy+0x3c>)
 8019208:	f005 fb58 	bl	801e8bc <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	685b      	ldr	r3, [r3, #4]
 8019210:	7b9b      	ldrb	r3, [r3, #14]
 8019212:	2b01      	cmp	r3, #1
 8019214:	d001      	beq.n	801921a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019216:	2301      	movs	r3, #1
 8019218:	e000      	b.n	801921c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801921a:	2300      	movs	r3, #0
}
 801921c:	4618      	mov	r0, r3
 801921e:	3708      	adds	r7, #8
 8019220:	46bd      	mov	sp, r7
 8019222:	bd80      	pop	{r7, pc}
 8019224:	08024f14 	.word	0x08024f14
 8019228:	080254b0 	.word	0x080254b0
 801922c:	08024f68 	.word	0x08024f68

08019230 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8019230:	b5b0      	push	{r4, r5, r7, lr}
 8019232:	b08c      	sub	sp, #48	@ 0x30
 8019234:	af04      	add	r7, sp, #16
 8019236:	60f8      	str	r0, [r7, #12]
 8019238:	60b9      	str	r1, [r7, #8]
 801923a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801923c:	68fb      	ldr	r3, [r7, #12]
 801923e:	2b00      	cmp	r3, #0
 8019240:	d106      	bne.n	8019250 <tcp_output_segment+0x20>
 8019242:	4b64      	ldr	r3, [pc, #400]	@ (80193d4 <tcp_output_segment+0x1a4>)
 8019244:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8019248:	4963      	ldr	r1, [pc, #396]	@ (80193d8 <tcp_output_segment+0x1a8>)
 801924a:	4864      	ldr	r0, [pc, #400]	@ (80193dc <tcp_output_segment+0x1ac>)
 801924c:	f005 fb36 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8019250:	68bb      	ldr	r3, [r7, #8]
 8019252:	2b00      	cmp	r3, #0
 8019254:	d106      	bne.n	8019264 <tcp_output_segment+0x34>
 8019256:	4b5f      	ldr	r3, [pc, #380]	@ (80193d4 <tcp_output_segment+0x1a4>)
 8019258:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801925c:	4960      	ldr	r1, [pc, #384]	@ (80193e0 <tcp_output_segment+0x1b0>)
 801925e:	485f      	ldr	r0, [pc, #380]	@ (80193dc <tcp_output_segment+0x1ac>)
 8019260:	f005 fb2c 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	2b00      	cmp	r3, #0
 8019268:	d106      	bne.n	8019278 <tcp_output_segment+0x48>
 801926a:	4b5a      	ldr	r3, [pc, #360]	@ (80193d4 <tcp_output_segment+0x1a4>)
 801926c:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8019270:	495c      	ldr	r1, [pc, #368]	@ (80193e4 <tcp_output_segment+0x1b4>)
 8019272:	485a      	ldr	r0, [pc, #360]	@ (80193dc <tcp_output_segment+0x1ac>)
 8019274:	f005 fb22 	bl	801e8bc <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8019278:	68f8      	ldr	r0, [r7, #12]
 801927a:	f7ff ffb9 	bl	80191f0 <tcp_output_segment_busy>
 801927e:	4603      	mov	r3, r0
 8019280:	2b00      	cmp	r3, #0
 8019282:	d001      	beq.n	8019288 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8019284:	2300      	movs	r3, #0
 8019286:	e0a1      	b.n	80193cc <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8019288:	68bb      	ldr	r3, [r7, #8]
 801928a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801928c:	68fb      	ldr	r3, [r7, #12]
 801928e:	68dc      	ldr	r4, [r3, #12]
 8019290:	4610      	mov	r0, r2
 8019292:	f7f7 fbab 	bl	80109ec <lwip_htonl>
 8019296:	4603      	mov	r3, r0
 8019298:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801929a:	68bb      	ldr	r3, [r7, #8]
 801929c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801929e:	68fb      	ldr	r3, [r7, #12]
 80192a0:	68dc      	ldr	r4, [r3, #12]
 80192a2:	4610      	mov	r0, r2
 80192a4:	f7f7 fb8c 	bl	80109c0 <lwip_htons>
 80192a8:	4603      	mov	r3, r0
 80192aa:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80192ac:	68bb      	ldr	r3, [r7, #8]
 80192ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192b0:	68ba      	ldr	r2, [r7, #8]
 80192b2:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80192b4:	441a      	add	r2, r3
 80192b6:	68bb      	ldr	r3, [r7, #8]
 80192b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80192ba:	68fb      	ldr	r3, [r7, #12]
 80192bc:	68db      	ldr	r3, [r3, #12]
 80192be:	3314      	adds	r3, #20
 80192c0:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80192c2:	68fb      	ldr	r3, [r7, #12]
 80192c4:	7a9b      	ldrb	r3, [r3, #10]
 80192c6:	f003 0301 	and.w	r3, r3, #1
 80192ca:	2b00      	cmp	r3, #0
 80192cc:	d015      	beq.n	80192fa <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80192ce:	68bb      	ldr	r3, [r7, #8]
 80192d0:	3304      	adds	r3, #4
 80192d2:	461a      	mov	r2, r3
 80192d4:	6879      	ldr	r1, [r7, #4]
 80192d6:	f44f 7006 	mov.w	r0, #536	@ 0x218
 80192da:	f7fc fa39 	bl	8015750 <tcp_eff_send_mss_netif>
 80192de:	4603      	mov	r3, r0
 80192e0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80192e2:	8b7b      	ldrh	r3, [r7, #26]
 80192e4:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80192e8:	4618      	mov	r0, r3
 80192ea:	f7f7 fb7f 	bl	80109ec <lwip_htonl>
 80192ee:	4602      	mov	r2, r0
 80192f0:	69fb      	ldr	r3, [r7, #28]
 80192f2:	601a      	str	r2, [r3, #0]
    opts += 1;
 80192f4:	69fb      	ldr	r3, [r7, #28]
 80192f6:	3304      	adds	r3, #4
 80192f8:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80192fa:	68bb      	ldr	r3, [r7, #8]
 80192fc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8019300:	2b00      	cmp	r3, #0
 8019302:	da02      	bge.n	801930a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019304:	68bb      	ldr	r3, [r7, #8]
 8019306:	2200      	movs	r2, #0
 8019308:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801930a:	68bb      	ldr	r3, [r7, #8]
 801930c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801930e:	2b00      	cmp	r3, #0
 8019310:	d10c      	bne.n	801932c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8019312:	4b35      	ldr	r3, [pc, #212]	@ (80193e8 <tcp_output_segment+0x1b8>)
 8019314:	681a      	ldr	r2, [r3, #0]
 8019316:	68bb      	ldr	r3, [r7, #8]
 8019318:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801931a:	68fb      	ldr	r3, [r7, #12]
 801931c:	68db      	ldr	r3, [r3, #12]
 801931e:	685b      	ldr	r3, [r3, #4]
 8019320:	4618      	mov	r0, r3
 8019322:	f7f7 fb63 	bl	80109ec <lwip_htonl>
 8019326:	4602      	mov	r2, r0
 8019328:	68bb      	ldr	r3, [r7, #8]
 801932a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801932c:	68fb      	ldr	r3, [r7, #12]
 801932e:	68da      	ldr	r2, [r3, #12]
 8019330:	68fb      	ldr	r3, [r7, #12]
 8019332:	685b      	ldr	r3, [r3, #4]
 8019334:	685b      	ldr	r3, [r3, #4]
 8019336:	1ad3      	subs	r3, r2, r3
 8019338:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801933a:	68fb      	ldr	r3, [r7, #12]
 801933c:	685b      	ldr	r3, [r3, #4]
 801933e:	8959      	ldrh	r1, [r3, #10]
 8019340:	68fb      	ldr	r3, [r7, #12]
 8019342:	685b      	ldr	r3, [r3, #4]
 8019344:	8b3a      	ldrh	r2, [r7, #24]
 8019346:	1a8a      	subs	r2, r1, r2
 8019348:	b292      	uxth	r2, r2
 801934a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801934c:	68fb      	ldr	r3, [r7, #12]
 801934e:	685b      	ldr	r3, [r3, #4]
 8019350:	8919      	ldrh	r1, [r3, #8]
 8019352:	68fb      	ldr	r3, [r7, #12]
 8019354:	685b      	ldr	r3, [r3, #4]
 8019356:	8b3a      	ldrh	r2, [r7, #24]
 8019358:	1a8a      	subs	r2, r1, r2
 801935a:	b292      	uxth	r2, r2
 801935c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801935e:	68fb      	ldr	r3, [r7, #12]
 8019360:	685b      	ldr	r3, [r3, #4]
 8019362:	68fa      	ldr	r2, [r7, #12]
 8019364:	68d2      	ldr	r2, [r2, #12]
 8019366:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019368:	68fb      	ldr	r3, [r7, #12]
 801936a:	68db      	ldr	r3, [r3, #12]
 801936c:	2200      	movs	r2, #0
 801936e:	741a      	strb	r2, [r3, #16]
 8019370:	2200      	movs	r2, #0
 8019372:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8019374:	68fb      	ldr	r3, [r7, #12]
 8019376:	68da      	ldr	r2, [r3, #12]
 8019378:	68fb      	ldr	r3, [r7, #12]
 801937a:	7a9b      	ldrb	r3, [r3, #10]
 801937c:	f003 0301 	and.w	r3, r3, #1
 8019380:	2b00      	cmp	r3, #0
 8019382:	d001      	beq.n	8019388 <tcp_output_segment+0x158>
 8019384:	2318      	movs	r3, #24
 8019386:	e000      	b.n	801938a <tcp_output_segment+0x15a>
 8019388:	2314      	movs	r3, #20
 801938a:	4413      	add	r3, r2
 801938c:	69fa      	ldr	r2, [r7, #28]
 801938e:	429a      	cmp	r2, r3
 8019390:	d006      	beq.n	80193a0 <tcp_output_segment+0x170>
 8019392:	4b10      	ldr	r3, [pc, #64]	@ (80193d4 <tcp_output_segment+0x1a4>)
 8019394:	f240 621c 	movw	r2, #1564	@ 0x61c
 8019398:	4914      	ldr	r1, [pc, #80]	@ (80193ec <tcp_output_segment+0x1bc>)
 801939a:	4810      	ldr	r0, [pc, #64]	@ (80193dc <tcp_output_segment+0x1ac>)
 801939c:	f005 fa8e 	bl	801e8bc <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80193a0:	68fb      	ldr	r3, [r7, #12]
 80193a2:	6858      	ldr	r0, [r3, #4]
 80193a4:	68b9      	ldr	r1, [r7, #8]
 80193a6:	68bb      	ldr	r3, [r7, #8]
 80193a8:	1d1c      	adds	r4, r3, #4
 80193aa:	68bb      	ldr	r3, [r7, #8]
 80193ac:	7add      	ldrb	r5, [r3, #11]
 80193ae:	68bb      	ldr	r3, [r7, #8]
 80193b0:	7a9b      	ldrb	r3, [r3, #10]
 80193b2:	687a      	ldr	r2, [r7, #4]
 80193b4:	9202      	str	r2, [sp, #8]
 80193b6:	2206      	movs	r2, #6
 80193b8:	9201      	str	r2, [sp, #4]
 80193ba:	9300      	str	r3, [sp, #0]
 80193bc:	462b      	mov	r3, r5
 80193be:	4622      	mov	r2, r4
 80193c0:	f002 fefc 	bl	801c1bc <ip4_output_if>
 80193c4:	4603      	mov	r3, r0
 80193c6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80193c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80193cc:	4618      	mov	r0, r3
 80193ce:	3720      	adds	r7, #32
 80193d0:	46bd      	mov	sp, r7
 80193d2:	bdb0      	pop	{r4, r5, r7, pc}
 80193d4:	08024f14 	.word	0x08024f14
 80193d8:	080254d8 	.word	0x080254d8
 80193dc:	08024f68 	.word	0x08024f68
 80193e0:	080254f8 	.word	0x080254f8
 80193e4:	08025518 	.word	0x08025518
 80193e8:	20067d7c 	.word	0x20067d7c
 80193ec:	0802553c 	.word	0x0802553c

080193f0 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80193f0:	b5b0      	push	{r4, r5, r7, lr}
 80193f2:	b084      	sub	sp, #16
 80193f4:	af00      	add	r7, sp, #0
 80193f6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80193f8:	687b      	ldr	r3, [r7, #4]
 80193fa:	2b00      	cmp	r3, #0
 80193fc:	d106      	bne.n	801940c <tcp_rexmit_rto_prepare+0x1c>
 80193fe:	4b31      	ldr	r3, [pc, #196]	@ (80194c4 <tcp_rexmit_rto_prepare+0xd4>)
 8019400:	f240 6263 	movw	r2, #1635	@ 0x663
 8019404:	4930      	ldr	r1, [pc, #192]	@ (80194c8 <tcp_rexmit_rto_prepare+0xd8>)
 8019406:	4831      	ldr	r0, [pc, #196]	@ (80194cc <tcp_rexmit_rto_prepare+0xdc>)
 8019408:	f005 fa58 	bl	801e8bc <iprintf>

  if (pcb->unacked == NULL) {
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019410:	2b00      	cmp	r3, #0
 8019412:	d102      	bne.n	801941a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019414:	f06f 0305 	mvn.w	r3, #5
 8019418:	e050      	b.n	80194bc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801941a:	687b      	ldr	r3, [r7, #4]
 801941c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801941e:	60fb      	str	r3, [r7, #12]
 8019420:	e00b      	b.n	801943a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8019422:	68f8      	ldr	r0, [r7, #12]
 8019424:	f7ff fee4 	bl	80191f0 <tcp_output_segment_busy>
 8019428:	4603      	mov	r3, r0
 801942a:	2b00      	cmp	r3, #0
 801942c:	d002      	beq.n	8019434 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801942e:	f06f 0305 	mvn.w	r3, #5
 8019432:	e043      	b.n	80194bc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019434:	68fb      	ldr	r3, [r7, #12]
 8019436:	681b      	ldr	r3, [r3, #0]
 8019438:	60fb      	str	r3, [r7, #12]
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	681b      	ldr	r3, [r3, #0]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d1ef      	bne.n	8019422 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8019442:	68f8      	ldr	r0, [r7, #12]
 8019444:	f7ff fed4 	bl	80191f0 <tcp_output_segment_busy>
 8019448:	4603      	mov	r3, r0
 801944a:	2b00      	cmp	r3, #0
 801944c:	d002      	beq.n	8019454 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801944e:	f06f 0305 	mvn.w	r3, #5
 8019452:	e033      	b.n	80194bc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019454:	687b      	ldr	r3, [r7, #4]
 8019456:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8019458:	68fb      	ldr	r3, [r7, #12]
 801945a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8019460:	687b      	ldr	r3, [r7, #4]
 8019462:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	2200      	movs	r2, #0
 8019468:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	8b5b      	ldrh	r3, [r3, #26]
 801946e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8019472:	b29a      	uxth	r2, r3
 8019474:	687b      	ldr	r3, [r7, #4]
 8019476:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019478:	68fb      	ldr	r3, [r7, #12]
 801947a:	68db      	ldr	r3, [r3, #12]
 801947c:	685b      	ldr	r3, [r3, #4]
 801947e:	4618      	mov	r0, r3
 8019480:	f7f7 fab4 	bl	80109ec <lwip_htonl>
 8019484:	4604      	mov	r4, r0
 8019486:	68fb      	ldr	r3, [r7, #12]
 8019488:	891b      	ldrh	r3, [r3, #8]
 801948a:	461d      	mov	r5, r3
 801948c:	68fb      	ldr	r3, [r7, #12]
 801948e:	68db      	ldr	r3, [r3, #12]
 8019490:	899b      	ldrh	r3, [r3, #12]
 8019492:	b29b      	uxth	r3, r3
 8019494:	4618      	mov	r0, r3
 8019496:	f7f7 fa93 	bl	80109c0 <lwip_htons>
 801949a:	4603      	mov	r3, r0
 801949c:	b2db      	uxtb	r3, r3
 801949e:	f003 0303 	and.w	r3, r3, #3
 80194a2:	2b00      	cmp	r3, #0
 80194a4:	d001      	beq.n	80194aa <tcp_rexmit_rto_prepare+0xba>
 80194a6:	2301      	movs	r3, #1
 80194a8:	e000      	b.n	80194ac <tcp_rexmit_rto_prepare+0xbc>
 80194aa:	2300      	movs	r3, #0
 80194ac:	442b      	add	r3, r5
 80194ae:	18e2      	adds	r2, r4, r3
 80194b0:	687b      	ldr	r3, [r7, #4]
 80194b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	2200      	movs	r2, #0
 80194b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80194ba:	2300      	movs	r3, #0
}
 80194bc:	4618      	mov	r0, r3
 80194be:	3710      	adds	r7, #16
 80194c0:	46bd      	mov	sp, r7
 80194c2:	bdb0      	pop	{r4, r5, r7, pc}
 80194c4:	08024f14 	.word	0x08024f14
 80194c8:	08025550 	.word	0x08025550
 80194cc:	08024f68 	.word	0x08024f68

080194d0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80194d0:	b580      	push	{r7, lr}
 80194d2:	b082      	sub	sp, #8
 80194d4:	af00      	add	r7, sp, #0
 80194d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d106      	bne.n	80194ec <tcp_rexmit_rto_commit+0x1c>
 80194de:	4b0d      	ldr	r3, [pc, #52]	@ (8019514 <tcp_rexmit_rto_commit+0x44>)
 80194e0:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80194e4:	490c      	ldr	r1, [pc, #48]	@ (8019518 <tcp_rexmit_rto_commit+0x48>)
 80194e6:	480d      	ldr	r0, [pc, #52]	@ (801951c <tcp_rexmit_rto_commit+0x4c>)
 80194e8:	f005 f9e8 	bl	801e8bc <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80194f2:	2bff      	cmp	r3, #255	@ 0xff
 80194f4:	d007      	beq.n	8019506 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80194f6:	687b      	ldr	r3, [r7, #4]
 80194f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80194fc:	3301      	adds	r3, #1
 80194fe:	b2da      	uxtb	r2, r3
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019506:	6878      	ldr	r0, [r7, #4]
 8019508:	f7ff fc7e 	bl	8018e08 <tcp_output>
}
 801950c:	bf00      	nop
 801950e:	3708      	adds	r7, #8
 8019510:	46bd      	mov	sp, r7
 8019512:	bd80      	pop	{r7, pc}
 8019514:	08024f14 	.word	0x08024f14
 8019518:	08025574 	.word	0x08025574
 801951c:	08024f68 	.word	0x08024f68

08019520 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019520:	b580      	push	{r7, lr}
 8019522:	b082      	sub	sp, #8
 8019524:	af00      	add	r7, sp, #0
 8019526:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	2b00      	cmp	r3, #0
 801952c:	d106      	bne.n	801953c <tcp_rexmit_rto+0x1c>
 801952e:	4b0a      	ldr	r3, [pc, #40]	@ (8019558 <tcp_rexmit_rto+0x38>)
 8019530:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019534:	4909      	ldr	r1, [pc, #36]	@ (801955c <tcp_rexmit_rto+0x3c>)
 8019536:	480a      	ldr	r0, [pc, #40]	@ (8019560 <tcp_rexmit_rto+0x40>)
 8019538:	f005 f9c0 	bl	801e8bc <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801953c:	6878      	ldr	r0, [r7, #4]
 801953e:	f7ff ff57 	bl	80193f0 <tcp_rexmit_rto_prepare>
 8019542:	4603      	mov	r3, r0
 8019544:	2b00      	cmp	r3, #0
 8019546:	d102      	bne.n	801954e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8019548:	6878      	ldr	r0, [r7, #4]
 801954a:	f7ff ffc1 	bl	80194d0 <tcp_rexmit_rto_commit>
  }
}
 801954e:	bf00      	nop
 8019550:	3708      	adds	r7, #8
 8019552:	46bd      	mov	sp, r7
 8019554:	bd80      	pop	{r7, pc}
 8019556:	bf00      	nop
 8019558:	08024f14 	.word	0x08024f14
 801955c:	08025598 	.word	0x08025598
 8019560:	08024f68 	.word	0x08024f68

08019564 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019564:	b590      	push	{r4, r7, lr}
 8019566:	b085      	sub	sp, #20
 8019568:	af00      	add	r7, sp, #0
 801956a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	2b00      	cmp	r3, #0
 8019570:	d106      	bne.n	8019580 <tcp_rexmit+0x1c>
 8019572:	4b2f      	ldr	r3, [pc, #188]	@ (8019630 <tcp_rexmit+0xcc>)
 8019574:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8019578:	492e      	ldr	r1, [pc, #184]	@ (8019634 <tcp_rexmit+0xd0>)
 801957a:	482f      	ldr	r0, [pc, #188]	@ (8019638 <tcp_rexmit+0xd4>)
 801957c:	f005 f99e 	bl	801e8bc <iprintf>

  if (pcb->unacked == NULL) {
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019584:	2b00      	cmp	r3, #0
 8019586:	d102      	bne.n	801958e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8019588:	f06f 0305 	mvn.w	r3, #5
 801958c:	e04c      	b.n	8019628 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801958e:	687b      	ldr	r3, [r7, #4]
 8019590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019592:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8019594:	68b8      	ldr	r0, [r7, #8]
 8019596:	f7ff fe2b 	bl	80191f0 <tcp_output_segment_busy>
 801959a:	4603      	mov	r3, r0
 801959c:	2b00      	cmp	r3, #0
 801959e:	d002      	beq.n	80195a6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80195a0:	f06f 0305 	mvn.w	r3, #5
 80195a4:	e040      	b.n	8019628 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80195a6:	68bb      	ldr	r3, [r7, #8]
 80195a8:	681a      	ldr	r2, [r3, #0]
 80195aa:	687b      	ldr	r3, [r7, #4]
 80195ac:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	336c      	adds	r3, #108	@ 0x6c
 80195b2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80195b4:	e002      	b.n	80195bc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80195b6:	68fb      	ldr	r3, [r7, #12]
 80195b8:	681b      	ldr	r3, [r3, #0]
 80195ba:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80195bc:	68fb      	ldr	r3, [r7, #12]
 80195be:	681b      	ldr	r3, [r3, #0]
 80195c0:	2b00      	cmp	r3, #0
 80195c2:	d011      	beq.n	80195e8 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80195c4:	68fb      	ldr	r3, [r7, #12]
 80195c6:	681b      	ldr	r3, [r3, #0]
 80195c8:	68db      	ldr	r3, [r3, #12]
 80195ca:	685b      	ldr	r3, [r3, #4]
 80195cc:	4618      	mov	r0, r3
 80195ce:	f7f7 fa0d 	bl	80109ec <lwip_htonl>
 80195d2:	4604      	mov	r4, r0
 80195d4:	68bb      	ldr	r3, [r7, #8]
 80195d6:	68db      	ldr	r3, [r3, #12]
 80195d8:	685b      	ldr	r3, [r3, #4]
 80195da:	4618      	mov	r0, r3
 80195dc:	f7f7 fa06 	bl	80109ec <lwip_htonl>
 80195e0:	4603      	mov	r3, r0
 80195e2:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	dbe6      	blt.n	80195b6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80195e8:	68fb      	ldr	r3, [r7, #12]
 80195ea:	681a      	ldr	r2, [r3, #0]
 80195ec:	68bb      	ldr	r3, [r7, #8]
 80195ee:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80195f0:	68fb      	ldr	r3, [r7, #12]
 80195f2:	68ba      	ldr	r2, [r7, #8]
 80195f4:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80195f6:	68bb      	ldr	r3, [r7, #8]
 80195f8:	681b      	ldr	r3, [r3, #0]
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d103      	bne.n	8019606 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80195fe:	687b      	ldr	r3, [r7, #4]
 8019600:	2200      	movs	r2, #0
 8019602:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019606:	687b      	ldr	r3, [r7, #4]
 8019608:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801960c:	2bff      	cmp	r3, #255	@ 0xff
 801960e:	d007      	beq.n	8019620 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019616:	3301      	adds	r3, #1
 8019618:	b2da      	uxtb	r2, r3
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019620:	687b      	ldr	r3, [r7, #4]
 8019622:	2200      	movs	r2, #0
 8019624:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019626:	2300      	movs	r3, #0
}
 8019628:	4618      	mov	r0, r3
 801962a:	3714      	adds	r7, #20
 801962c:	46bd      	mov	sp, r7
 801962e:	bd90      	pop	{r4, r7, pc}
 8019630:	08024f14 	.word	0x08024f14
 8019634:	080255b4 	.word	0x080255b4
 8019638:	08024f68 	.word	0x08024f68

0801963c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801963c:	b580      	push	{r7, lr}
 801963e:	b082      	sub	sp, #8
 8019640:	af00      	add	r7, sp, #0
 8019642:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	2b00      	cmp	r3, #0
 8019648:	d106      	bne.n	8019658 <tcp_rexmit_fast+0x1c>
 801964a:	4b2a      	ldr	r3, [pc, #168]	@ (80196f4 <tcp_rexmit_fast+0xb8>)
 801964c:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8019650:	4929      	ldr	r1, [pc, #164]	@ (80196f8 <tcp_rexmit_fast+0xbc>)
 8019652:	482a      	ldr	r0, [pc, #168]	@ (80196fc <tcp_rexmit_fast+0xc0>)
 8019654:	f005 f932 	bl	801e8bc <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801965c:	2b00      	cmp	r3, #0
 801965e:	d045      	beq.n	80196ec <tcp_rexmit_fast+0xb0>
 8019660:	687b      	ldr	r3, [r7, #4]
 8019662:	8b5b      	ldrh	r3, [r3, #26]
 8019664:	f003 0304 	and.w	r3, r3, #4
 8019668:	2b00      	cmp	r3, #0
 801966a:	d13f      	bne.n	80196ec <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801966c:	6878      	ldr	r0, [r7, #4]
 801966e:	f7ff ff79 	bl	8019564 <tcp_rexmit>
 8019672:	4603      	mov	r3, r0
 8019674:	2b00      	cmp	r3, #0
 8019676:	d139      	bne.n	80196ec <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019678:	687b      	ldr	r3, [r7, #4]
 801967a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019684:	4293      	cmp	r3, r2
 8019686:	bf28      	it	cs
 8019688:	4613      	movcs	r3, r2
 801968a:	b29b      	uxth	r3, r3
 801968c:	2b00      	cmp	r3, #0
 801968e:	da00      	bge.n	8019692 <tcp_rexmit_fast+0x56>
 8019690:	3301      	adds	r3, #1
 8019692:	105b      	asrs	r3, r3, #1
 8019694:	b29a      	uxth	r2, r3
 8019696:	687b      	ldr	r3, [r7, #4]
 8019698:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80196a2:	461a      	mov	r2, r3
 80196a4:	687b      	ldr	r3, [r7, #4]
 80196a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80196a8:	005b      	lsls	r3, r3, #1
 80196aa:	429a      	cmp	r2, r3
 80196ac:	d206      	bcs.n	80196bc <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80196ae:	687b      	ldr	r3, [r7, #4]
 80196b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80196b2:	005b      	lsls	r3, r3, #1
 80196b4:	b29a      	uxth	r2, r3
 80196b6:	687b      	ldr	r3, [r7, #4]
 80196b8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80196c2:	687b      	ldr	r3, [r7, #4]
 80196c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80196c6:	4619      	mov	r1, r3
 80196c8:	0049      	lsls	r1, r1, #1
 80196ca:	440b      	add	r3, r1
 80196cc:	b29b      	uxth	r3, r3
 80196ce:	4413      	add	r3, r2
 80196d0:	b29a      	uxth	r2, r3
 80196d2:	687b      	ldr	r3, [r7, #4]
 80196d4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 80196d8:	687b      	ldr	r3, [r7, #4]
 80196da:	8b5b      	ldrh	r3, [r3, #26]
 80196dc:	f043 0304 	orr.w	r3, r3, #4
 80196e0:	b29a      	uxth	r2, r3
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80196e6:	687b      	ldr	r3, [r7, #4]
 80196e8:	2200      	movs	r2, #0
 80196ea:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 80196ec:	bf00      	nop
 80196ee:	3708      	adds	r7, #8
 80196f0:	46bd      	mov	sp, r7
 80196f2:	bd80      	pop	{r7, pc}
 80196f4:	08024f14 	.word	0x08024f14
 80196f8:	080255cc 	.word	0x080255cc
 80196fc:	08024f68 	.word	0x08024f68

08019700 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019700:	b580      	push	{r7, lr}
 8019702:	b086      	sub	sp, #24
 8019704:	af00      	add	r7, sp, #0
 8019706:	60f8      	str	r0, [r7, #12]
 8019708:	607b      	str	r3, [r7, #4]
 801970a:	460b      	mov	r3, r1
 801970c:	817b      	strh	r3, [r7, #10]
 801970e:	4613      	mov	r3, r2
 8019710:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019712:	897a      	ldrh	r2, [r7, #10]
 8019714:	893b      	ldrh	r3, [r7, #8]
 8019716:	4413      	add	r3, r2
 8019718:	b29b      	uxth	r3, r3
 801971a:	3314      	adds	r3, #20
 801971c:	b29b      	uxth	r3, r3
 801971e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019722:	4619      	mov	r1, r3
 8019724:	2022      	movs	r0, #34	@ 0x22
 8019726:	f7f9 fa41 	bl	8012bac <pbuf_alloc>
 801972a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801972c:	697b      	ldr	r3, [r7, #20]
 801972e:	2b00      	cmp	r3, #0
 8019730:	d04d      	beq.n	80197ce <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019732:	897b      	ldrh	r3, [r7, #10]
 8019734:	3313      	adds	r3, #19
 8019736:	697a      	ldr	r2, [r7, #20]
 8019738:	8952      	ldrh	r2, [r2, #10]
 801973a:	4293      	cmp	r3, r2
 801973c:	db06      	blt.n	801974c <tcp_output_alloc_header_common+0x4c>
 801973e:	4b26      	ldr	r3, [pc, #152]	@ (80197d8 <tcp_output_alloc_header_common+0xd8>)
 8019740:	f240 7223 	movw	r2, #1827	@ 0x723
 8019744:	4925      	ldr	r1, [pc, #148]	@ (80197dc <tcp_output_alloc_header_common+0xdc>)
 8019746:	4826      	ldr	r0, [pc, #152]	@ (80197e0 <tcp_output_alloc_header_common+0xe0>)
 8019748:	f005 f8b8 	bl	801e8bc <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801974c:	697b      	ldr	r3, [r7, #20]
 801974e:	685b      	ldr	r3, [r3, #4]
 8019750:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019752:	8c3b      	ldrh	r3, [r7, #32]
 8019754:	4618      	mov	r0, r3
 8019756:	f7f7 f933 	bl	80109c0 <lwip_htons>
 801975a:	4603      	mov	r3, r0
 801975c:	461a      	mov	r2, r3
 801975e:	693b      	ldr	r3, [r7, #16]
 8019760:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019762:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019764:	4618      	mov	r0, r3
 8019766:	f7f7 f92b 	bl	80109c0 <lwip_htons>
 801976a:	4603      	mov	r3, r0
 801976c:	461a      	mov	r2, r3
 801976e:	693b      	ldr	r3, [r7, #16]
 8019770:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019772:	693b      	ldr	r3, [r7, #16]
 8019774:	687a      	ldr	r2, [r7, #4]
 8019776:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019778:	68f8      	ldr	r0, [r7, #12]
 801977a:	f7f7 f937 	bl	80109ec <lwip_htonl>
 801977e:	4602      	mov	r2, r0
 8019780:	693b      	ldr	r3, [r7, #16]
 8019782:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019784:	897b      	ldrh	r3, [r7, #10]
 8019786:	089b      	lsrs	r3, r3, #2
 8019788:	b29b      	uxth	r3, r3
 801978a:	3305      	adds	r3, #5
 801978c:	b29b      	uxth	r3, r3
 801978e:	031b      	lsls	r3, r3, #12
 8019790:	b29a      	uxth	r2, r3
 8019792:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019796:	b29b      	uxth	r3, r3
 8019798:	4313      	orrs	r3, r2
 801979a:	b29b      	uxth	r3, r3
 801979c:	4618      	mov	r0, r3
 801979e:	f7f7 f90f 	bl	80109c0 <lwip_htons>
 80197a2:	4603      	mov	r3, r0
 80197a4:	461a      	mov	r2, r3
 80197a6:	693b      	ldr	r3, [r7, #16]
 80197a8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80197aa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80197ac:	4618      	mov	r0, r3
 80197ae:	f7f7 f907 	bl	80109c0 <lwip_htons>
 80197b2:	4603      	mov	r3, r0
 80197b4:	461a      	mov	r2, r3
 80197b6:	693b      	ldr	r3, [r7, #16]
 80197b8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80197ba:	693b      	ldr	r3, [r7, #16]
 80197bc:	2200      	movs	r2, #0
 80197be:	741a      	strb	r2, [r3, #16]
 80197c0:	2200      	movs	r2, #0
 80197c2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80197c4:	693b      	ldr	r3, [r7, #16]
 80197c6:	2200      	movs	r2, #0
 80197c8:	749a      	strb	r2, [r3, #18]
 80197ca:	2200      	movs	r2, #0
 80197cc:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80197ce:	697b      	ldr	r3, [r7, #20]
}
 80197d0:	4618      	mov	r0, r3
 80197d2:	3718      	adds	r7, #24
 80197d4:	46bd      	mov	sp, r7
 80197d6:	bd80      	pop	{r7, pc}
 80197d8:	08024f14 	.word	0x08024f14
 80197dc:	080255ec 	.word	0x080255ec
 80197e0:	08024f68 	.word	0x08024f68

080197e4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80197e4:	b5b0      	push	{r4, r5, r7, lr}
 80197e6:	b08a      	sub	sp, #40	@ 0x28
 80197e8:	af04      	add	r7, sp, #16
 80197ea:	60f8      	str	r0, [r7, #12]
 80197ec:	607b      	str	r3, [r7, #4]
 80197ee:	460b      	mov	r3, r1
 80197f0:	817b      	strh	r3, [r7, #10]
 80197f2:	4613      	mov	r3, r2
 80197f4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80197f6:	68fb      	ldr	r3, [r7, #12]
 80197f8:	2b00      	cmp	r3, #0
 80197fa:	d106      	bne.n	801980a <tcp_output_alloc_header+0x26>
 80197fc:	4b15      	ldr	r3, [pc, #84]	@ (8019854 <tcp_output_alloc_header+0x70>)
 80197fe:	f240 7242 	movw	r2, #1858	@ 0x742
 8019802:	4915      	ldr	r1, [pc, #84]	@ (8019858 <tcp_output_alloc_header+0x74>)
 8019804:	4815      	ldr	r0, [pc, #84]	@ (801985c <tcp_output_alloc_header+0x78>)
 8019806:	f005 f859 	bl	801e8bc <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801980a:	68fb      	ldr	r3, [r7, #12]
 801980c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801980e:	68fb      	ldr	r3, [r7, #12]
 8019810:	8adb      	ldrh	r3, [r3, #22]
 8019812:	68fa      	ldr	r2, [r7, #12]
 8019814:	8b12      	ldrh	r2, [r2, #24]
 8019816:	68f9      	ldr	r1, [r7, #12]
 8019818:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801981a:	893d      	ldrh	r5, [r7, #8]
 801981c:	897c      	ldrh	r4, [r7, #10]
 801981e:	9103      	str	r1, [sp, #12]
 8019820:	2110      	movs	r1, #16
 8019822:	9102      	str	r1, [sp, #8]
 8019824:	9201      	str	r2, [sp, #4]
 8019826:	9300      	str	r3, [sp, #0]
 8019828:	687b      	ldr	r3, [r7, #4]
 801982a:	462a      	mov	r2, r5
 801982c:	4621      	mov	r1, r4
 801982e:	f7ff ff67 	bl	8019700 <tcp_output_alloc_header_common>
 8019832:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019834:	697b      	ldr	r3, [r7, #20]
 8019836:	2b00      	cmp	r3, #0
 8019838:	d006      	beq.n	8019848 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801983a:	68fb      	ldr	r3, [r7, #12]
 801983c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801983e:	68fa      	ldr	r2, [r7, #12]
 8019840:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019842:	441a      	add	r2, r3
 8019844:	68fb      	ldr	r3, [r7, #12]
 8019846:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8019848:	697b      	ldr	r3, [r7, #20]
}
 801984a:	4618      	mov	r0, r3
 801984c:	3718      	adds	r7, #24
 801984e:	46bd      	mov	sp, r7
 8019850:	bdb0      	pop	{r4, r5, r7, pc}
 8019852:	bf00      	nop
 8019854:	08024f14 	.word	0x08024f14
 8019858:	0802561c 	.word	0x0802561c
 801985c:	08024f68 	.word	0x08024f68

08019860 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019860:	b580      	push	{r7, lr}
 8019862:	b088      	sub	sp, #32
 8019864:	af00      	add	r7, sp, #0
 8019866:	60f8      	str	r0, [r7, #12]
 8019868:	60b9      	str	r1, [r7, #8]
 801986a:	4611      	mov	r1, r2
 801986c:	461a      	mov	r2, r3
 801986e:	460b      	mov	r3, r1
 8019870:	71fb      	strb	r3, [r7, #7]
 8019872:	4613      	mov	r3, r2
 8019874:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019876:	2300      	movs	r3, #0
 8019878:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801987a:	68bb      	ldr	r3, [r7, #8]
 801987c:	2b00      	cmp	r3, #0
 801987e:	d106      	bne.n	801988e <tcp_output_fill_options+0x2e>
 8019880:	4b12      	ldr	r3, [pc, #72]	@ (80198cc <tcp_output_fill_options+0x6c>)
 8019882:	f240 7256 	movw	r2, #1878	@ 0x756
 8019886:	4912      	ldr	r1, [pc, #72]	@ (80198d0 <tcp_output_fill_options+0x70>)
 8019888:	4812      	ldr	r0, [pc, #72]	@ (80198d4 <tcp_output_fill_options+0x74>)
 801988a:	f005 f817 	bl	801e8bc <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801988e:	68bb      	ldr	r3, [r7, #8]
 8019890:	685b      	ldr	r3, [r3, #4]
 8019892:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8019894:	69bb      	ldr	r3, [r7, #24]
 8019896:	3314      	adds	r3, #20
 8019898:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801989a:	8bfb      	ldrh	r3, [r7, #30]
 801989c:	009b      	lsls	r3, r3, #2
 801989e:	461a      	mov	r2, r3
 80198a0:	79fb      	ldrb	r3, [r7, #7]
 80198a2:	009b      	lsls	r3, r3, #2
 80198a4:	f003 0304 	and.w	r3, r3, #4
 80198a8:	4413      	add	r3, r2
 80198aa:	3314      	adds	r3, #20
 80198ac:	69ba      	ldr	r2, [r7, #24]
 80198ae:	4413      	add	r3, r2
 80198b0:	697a      	ldr	r2, [r7, #20]
 80198b2:	429a      	cmp	r2, r3
 80198b4:	d006      	beq.n	80198c4 <tcp_output_fill_options+0x64>
 80198b6:	4b05      	ldr	r3, [pc, #20]	@ (80198cc <tcp_output_fill_options+0x6c>)
 80198b8:	f240 7275 	movw	r2, #1909	@ 0x775
 80198bc:	4906      	ldr	r1, [pc, #24]	@ (80198d8 <tcp_output_fill_options+0x78>)
 80198be:	4805      	ldr	r0, [pc, #20]	@ (80198d4 <tcp_output_fill_options+0x74>)
 80198c0:	f004 fffc 	bl	801e8bc <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80198c4:	bf00      	nop
 80198c6:	3720      	adds	r7, #32
 80198c8:	46bd      	mov	sp, r7
 80198ca:	bd80      	pop	{r7, pc}
 80198cc:	08024f14 	.word	0x08024f14
 80198d0:	08025644 	.word	0x08025644
 80198d4:	08024f68 	.word	0x08024f68
 80198d8:	0802553c 	.word	0x0802553c

080198dc <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80198dc:	b580      	push	{r7, lr}
 80198de:	b08a      	sub	sp, #40	@ 0x28
 80198e0:	af04      	add	r7, sp, #16
 80198e2:	60f8      	str	r0, [r7, #12]
 80198e4:	60b9      	str	r1, [r7, #8]
 80198e6:	607a      	str	r2, [r7, #4]
 80198e8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80198ea:	68bb      	ldr	r3, [r7, #8]
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d106      	bne.n	80198fe <tcp_output_control_segment+0x22>
 80198f0:	4b1c      	ldr	r3, [pc, #112]	@ (8019964 <tcp_output_control_segment+0x88>)
 80198f2:	f240 7287 	movw	r2, #1927	@ 0x787
 80198f6:	491c      	ldr	r1, [pc, #112]	@ (8019968 <tcp_output_control_segment+0x8c>)
 80198f8:	481c      	ldr	r0, [pc, #112]	@ (801996c <tcp_output_control_segment+0x90>)
 80198fa:	f004 ffdf 	bl	801e8bc <iprintf>

  netif = tcp_route(pcb, src, dst);
 80198fe:	683a      	ldr	r2, [r7, #0]
 8019900:	6879      	ldr	r1, [r7, #4]
 8019902:	68f8      	ldr	r0, [r7, #12]
 8019904:	f7fe faea 	bl	8017edc <tcp_route>
 8019908:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801990a:	693b      	ldr	r3, [r7, #16]
 801990c:	2b00      	cmp	r3, #0
 801990e:	d102      	bne.n	8019916 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019910:	23fc      	movs	r3, #252	@ 0xfc
 8019912:	75fb      	strb	r3, [r7, #23]
 8019914:	e01c      	b.n	8019950 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	2b00      	cmp	r3, #0
 801991a:	d006      	beq.n	801992a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801991c:	68fb      	ldr	r3, [r7, #12]
 801991e:	7adb      	ldrb	r3, [r3, #11]
 8019920:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019922:	68fb      	ldr	r3, [r7, #12]
 8019924:	7a9b      	ldrb	r3, [r3, #10]
 8019926:	757b      	strb	r3, [r7, #21]
 8019928:	e003      	b.n	8019932 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801992a:	23ff      	movs	r3, #255	@ 0xff
 801992c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801992e:	2300      	movs	r3, #0
 8019930:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019932:	7dba      	ldrb	r2, [r7, #22]
 8019934:	693b      	ldr	r3, [r7, #16]
 8019936:	9302      	str	r3, [sp, #8]
 8019938:	2306      	movs	r3, #6
 801993a:	9301      	str	r3, [sp, #4]
 801993c:	7d7b      	ldrb	r3, [r7, #21]
 801993e:	9300      	str	r3, [sp, #0]
 8019940:	4613      	mov	r3, r2
 8019942:	683a      	ldr	r2, [r7, #0]
 8019944:	6879      	ldr	r1, [r7, #4]
 8019946:	68b8      	ldr	r0, [r7, #8]
 8019948:	f002 fc38 	bl	801c1bc <ip4_output_if>
 801994c:	4603      	mov	r3, r0
 801994e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019950:	68b8      	ldr	r0, [r7, #8]
 8019952:	f7f9 fc0f 	bl	8013174 <pbuf_free>
  return err;
 8019956:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801995a:	4618      	mov	r0, r3
 801995c:	3718      	adds	r7, #24
 801995e:	46bd      	mov	sp, r7
 8019960:	bd80      	pop	{r7, pc}
 8019962:	bf00      	nop
 8019964:	08024f14 	.word	0x08024f14
 8019968:	0802566c 	.word	0x0802566c
 801996c:	08024f68 	.word	0x08024f68

08019970 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019970:	b590      	push	{r4, r7, lr}
 8019972:	b08b      	sub	sp, #44	@ 0x2c
 8019974:	af04      	add	r7, sp, #16
 8019976:	60f8      	str	r0, [r7, #12]
 8019978:	60b9      	str	r1, [r7, #8]
 801997a:	607a      	str	r2, [r7, #4]
 801997c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801997e:	683b      	ldr	r3, [r7, #0]
 8019980:	2b00      	cmp	r3, #0
 8019982:	d106      	bne.n	8019992 <tcp_rst+0x22>
 8019984:	4b1f      	ldr	r3, [pc, #124]	@ (8019a04 <tcp_rst+0x94>)
 8019986:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801998a:	491f      	ldr	r1, [pc, #124]	@ (8019a08 <tcp_rst+0x98>)
 801998c:	481f      	ldr	r0, [pc, #124]	@ (8019a0c <tcp_rst+0x9c>)
 801998e:	f004 ff95 	bl	801e8bc <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019994:	2b00      	cmp	r3, #0
 8019996:	d106      	bne.n	80199a6 <tcp_rst+0x36>
 8019998:	4b1a      	ldr	r3, [pc, #104]	@ (8019a04 <tcp_rst+0x94>)
 801999a:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801999e:	491c      	ldr	r1, [pc, #112]	@ (8019a10 <tcp_rst+0xa0>)
 80199a0:	481a      	ldr	r0, [pc, #104]	@ (8019a0c <tcp_rst+0x9c>)
 80199a2:	f004 ff8b 	bl	801e8bc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80199a6:	2300      	movs	r3, #0
 80199a8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80199aa:	f246 0308 	movw	r3, #24584	@ 0x6008
 80199ae:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80199b0:	7dfb      	ldrb	r3, [r7, #23]
 80199b2:	b29c      	uxth	r4, r3
 80199b4:	68b8      	ldr	r0, [r7, #8]
 80199b6:	f7f7 f819 	bl	80109ec <lwip_htonl>
 80199ba:	4602      	mov	r2, r0
 80199bc:	8abb      	ldrh	r3, [r7, #20]
 80199be:	9303      	str	r3, [sp, #12]
 80199c0:	2314      	movs	r3, #20
 80199c2:	9302      	str	r3, [sp, #8]
 80199c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80199c6:	9301      	str	r3, [sp, #4]
 80199c8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80199ca:	9300      	str	r3, [sp, #0]
 80199cc:	4613      	mov	r3, r2
 80199ce:	2200      	movs	r2, #0
 80199d0:	4621      	mov	r1, r4
 80199d2:	6878      	ldr	r0, [r7, #4]
 80199d4:	f7ff fe94 	bl	8019700 <tcp_output_alloc_header_common>
 80199d8:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80199da:	693b      	ldr	r3, [r7, #16]
 80199dc:	2b00      	cmp	r3, #0
 80199de:	d00c      	beq.n	80199fa <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80199e0:	7dfb      	ldrb	r3, [r7, #23]
 80199e2:	2200      	movs	r2, #0
 80199e4:	6939      	ldr	r1, [r7, #16]
 80199e6:	68f8      	ldr	r0, [r7, #12]
 80199e8:	f7ff ff3a 	bl	8019860 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80199ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199ee:	683a      	ldr	r2, [r7, #0]
 80199f0:	6939      	ldr	r1, [r7, #16]
 80199f2:	68f8      	ldr	r0, [r7, #12]
 80199f4:	f7ff ff72 	bl	80198dc <tcp_output_control_segment>
 80199f8:	e000      	b.n	80199fc <tcp_rst+0x8c>
    return;
 80199fa:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80199fc:	371c      	adds	r7, #28
 80199fe:	46bd      	mov	sp, r7
 8019a00:	bd90      	pop	{r4, r7, pc}
 8019a02:	bf00      	nop
 8019a04:	08024f14 	.word	0x08024f14
 8019a08:	08025698 	.word	0x08025698
 8019a0c:	08024f68 	.word	0x08024f68
 8019a10:	080256b4 	.word	0x080256b4

08019a14 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019a14:	b590      	push	{r4, r7, lr}
 8019a16:	b087      	sub	sp, #28
 8019a18:	af00      	add	r7, sp, #0
 8019a1a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019a1c:	2300      	movs	r3, #0
 8019a1e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019a20:	2300      	movs	r3, #0
 8019a22:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	d106      	bne.n	8019a38 <tcp_send_empty_ack+0x24>
 8019a2a:	4b28      	ldr	r3, [pc, #160]	@ (8019acc <tcp_send_empty_ack+0xb8>)
 8019a2c:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8019a30:	4927      	ldr	r1, [pc, #156]	@ (8019ad0 <tcp_send_empty_ack+0xbc>)
 8019a32:	4828      	ldr	r0, [pc, #160]	@ (8019ad4 <tcp_send_empty_ack+0xc0>)
 8019a34:	f004 ff42 	bl	801e8bc <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019a38:	7dfb      	ldrb	r3, [r7, #23]
 8019a3a:	009b      	lsls	r3, r3, #2
 8019a3c:	b2db      	uxtb	r3, r3
 8019a3e:	f003 0304 	and.w	r3, r3, #4
 8019a42:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019a44:	7d7b      	ldrb	r3, [r7, #21]
 8019a46:	b29c      	uxth	r4, r3
 8019a48:	687b      	ldr	r3, [r7, #4]
 8019a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019a4c:	4618      	mov	r0, r3
 8019a4e:	f7f6 ffcd 	bl	80109ec <lwip_htonl>
 8019a52:	4603      	mov	r3, r0
 8019a54:	2200      	movs	r2, #0
 8019a56:	4621      	mov	r1, r4
 8019a58:	6878      	ldr	r0, [r7, #4]
 8019a5a:	f7ff fec3 	bl	80197e4 <tcp_output_alloc_header>
 8019a5e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019a60:	693b      	ldr	r3, [r7, #16]
 8019a62:	2b00      	cmp	r3, #0
 8019a64:	d109      	bne.n	8019a7a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019a66:	687b      	ldr	r3, [r7, #4]
 8019a68:	8b5b      	ldrh	r3, [r3, #26]
 8019a6a:	f043 0303 	orr.w	r3, r3, #3
 8019a6e:	b29a      	uxth	r2, r3
 8019a70:	687b      	ldr	r3, [r7, #4]
 8019a72:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019a74:	f06f 0301 	mvn.w	r3, #1
 8019a78:	e023      	b.n	8019ac2 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019a7a:	7dbb      	ldrb	r3, [r7, #22]
 8019a7c:	7dfa      	ldrb	r2, [r7, #23]
 8019a7e:	6939      	ldr	r1, [r7, #16]
 8019a80:	6878      	ldr	r0, [r7, #4]
 8019a82:	f7ff feed 	bl	8019860 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019a86:	687a      	ldr	r2, [r7, #4]
 8019a88:	687b      	ldr	r3, [r7, #4]
 8019a8a:	3304      	adds	r3, #4
 8019a8c:	6939      	ldr	r1, [r7, #16]
 8019a8e:	6878      	ldr	r0, [r7, #4]
 8019a90:	f7ff ff24 	bl	80198dc <tcp_output_control_segment>
 8019a94:	4603      	mov	r3, r0
 8019a96:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d007      	beq.n	8019ab0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	8b5b      	ldrh	r3, [r3, #26]
 8019aa4:	f043 0303 	orr.w	r3, r3, #3
 8019aa8:	b29a      	uxth	r2, r3
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	835a      	strh	r2, [r3, #26]
 8019aae:	e006      	b.n	8019abe <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	8b5b      	ldrh	r3, [r3, #26]
 8019ab4:	f023 0303 	bic.w	r3, r3, #3
 8019ab8:	b29a      	uxth	r2, r3
 8019aba:	687b      	ldr	r3, [r7, #4]
 8019abc:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019ac2:	4618      	mov	r0, r3
 8019ac4:	371c      	adds	r7, #28
 8019ac6:	46bd      	mov	sp, r7
 8019ac8:	bd90      	pop	{r4, r7, pc}
 8019aca:	bf00      	nop
 8019acc:	08024f14 	.word	0x08024f14
 8019ad0:	080256d0 	.word	0x080256d0
 8019ad4:	08024f68 	.word	0x08024f68

08019ad8 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019ad8:	b590      	push	{r4, r7, lr}
 8019ada:	b087      	sub	sp, #28
 8019adc:	af00      	add	r7, sp, #0
 8019ade:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019ae0:	2300      	movs	r3, #0
 8019ae2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	2b00      	cmp	r3, #0
 8019ae8:	d106      	bne.n	8019af8 <tcp_keepalive+0x20>
 8019aea:	4b18      	ldr	r3, [pc, #96]	@ (8019b4c <tcp_keepalive+0x74>)
 8019aec:	f640 0224 	movw	r2, #2084	@ 0x824
 8019af0:	4917      	ldr	r1, [pc, #92]	@ (8019b50 <tcp_keepalive+0x78>)
 8019af2:	4818      	ldr	r0, [pc, #96]	@ (8019b54 <tcp_keepalive+0x7c>)
 8019af4:	f004 fee2 	bl	801e8bc <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019af8:	7dfb      	ldrb	r3, [r7, #23]
 8019afa:	b29c      	uxth	r4, r3
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019b00:	3b01      	subs	r3, #1
 8019b02:	4618      	mov	r0, r3
 8019b04:	f7f6 ff72 	bl	80109ec <lwip_htonl>
 8019b08:	4603      	mov	r3, r0
 8019b0a:	2200      	movs	r2, #0
 8019b0c:	4621      	mov	r1, r4
 8019b0e:	6878      	ldr	r0, [r7, #4]
 8019b10:	f7ff fe68 	bl	80197e4 <tcp_output_alloc_header>
 8019b14:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019b16:	693b      	ldr	r3, [r7, #16]
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	d102      	bne.n	8019b22 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8019b20:	e010      	b.n	8019b44 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019b22:	7dfb      	ldrb	r3, [r7, #23]
 8019b24:	2200      	movs	r2, #0
 8019b26:	6939      	ldr	r1, [r7, #16]
 8019b28:	6878      	ldr	r0, [r7, #4]
 8019b2a:	f7ff fe99 	bl	8019860 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019b2e:	687a      	ldr	r2, [r7, #4]
 8019b30:	687b      	ldr	r3, [r7, #4]
 8019b32:	3304      	adds	r3, #4
 8019b34:	6939      	ldr	r1, [r7, #16]
 8019b36:	6878      	ldr	r0, [r7, #4]
 8019b38:	f7ff fed0 	bl	80198dc <tcp_output_control_segment>
 8019b3c:	4603      	mov	r3, r0
 8019b3e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019b40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019b44:	4618      	mov	r0, r3
 8019b46:	371c      	adds	r7, #28
 8019b48:	46bd      	mov	sp, r7
 8019b4a:	bd90      	pop	{r4, r7, pc}
 8019b4c:	08024f14 	.word	0x08024f14
 8019b50:	080256f0 	.word	0x080256f0
 8019b54:	08024f68 	.word	0x08024f68

08019b58 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019b58:	b590      	push	{r4, r7, lr}
 8019b5a:	b08b      	sub	sp, #44	@ 0x2c
 8019b5c:	af00      	add	r7, sp, #0
 8019b5e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019b60:	2300      	movs	r3, #0
 8019b62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	2b00      	cmp	r3, #0
 8019b6a:	d106      	bne.n	8019b7a <tcp_zero_window_probe+0x22>
 8019b6c:	4b4c      	ldr	r3, [pc, #304]	@ (8019ca0 <tcp_zero_window_probe+0x148>)
 8019b6e:	f640 024f 	movw	r2, #2127	@ 0x84f
 8019b72:	494c      	ldr	r1, [pc, #304]	@ (8019ca4 <tcp_zero_window_probe+0x14c>)
 8019b74:	484c      	ldr	r0, [pc, #304]	@ (8019ca8 <tcp_zero_window_probe+0x150>)
 8019b76:	f004 fea1 	bl	801e8bc <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019b7e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019b80:	6a3b      	ldr	r3, [r7, #32]
 8019b82:	2b00      	cmp	r3, #0
 8019b84:	d101      	bne.n	8019b8a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019b86:	2300      	movs	r3, #0
 8019b88:	e086      	b.n	8019c98 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019b8a:	687b      	ldr	r3, [r7, #4]
 8019b8c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019b90:	2bff      	cmp	r3, #255	@ 0xff
 8019b92:	d007      	beq.n	8019ba4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019b9a:	3301      	adds	r3, #1
 8019b9c:	b2da      	uxtb	r2, r3
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019ba4:	6a3b      	ldr	r3, [r7, #32]
 8019ba6:	68db      	ldr	r3, [r3, #12]
 8019ba8:	899b      	ldrh	r3, [r3, #12]
 8019baa:	b29b      	uxth	r3, r3
 8019bac:	4618      	mov	r0, r3
 8019bae:	f7f6 ff07 	bl	80109c0 <lwip_htons>
 8019bb2:	4603      	mov	r3, r0
 8019bb4:	b2db      	uxtb	r3, r3
 8019bb6:	f003 0301 	and.w	r3, r3, #1
 8019bba:	2b00      	cmp	r3, #0
 8019bbc:	d005      	beq.n	8019bca <tcp_zero_window_probe+0x72>
 8019bbe:	6a3b      	ldr	r3, [r7, #32]
 8019bc0:	891b      	ldrh	r3, [r3, #8]
 8019bc2:	2b00      	cmp	r3, #0
 8019bc4:	d101      	bne.n	8019bca <tcp_zero_window_probe+0x72>
 8019bc6:	2301      	movs	r3, #1
 8019bc8:	e000      	b.n	8019bcc <tcp_zero_window_probe+0x74>
 8019bca:	2300      	movs	r3, #0
 8019bcc:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019bce:	7ffb      	ldrb	r3, [r7, #31]
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	bf0c      	ite	eq
 8019bd4:	2301      	moveq	r3, #1
 8019bd6:	2300      	movne	r3, #0
 8019bd8:	b2db      	uxtb	r3, r3
 8019bda:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019be0:	b299      	uxth	r1, r3
 8019be2:	6a3b      	ldr	r3, [r7, #32]
 8019be4:	68db      	ldr	r3, [r3, #12]
 8019be6:	685b      	ldr	r3, [r3, #4]
 8019be8:	8bba      	ldrh	r2, [r7, #28]
 8019bea:	6878      	ldr	r0, [r7, #4]
 8019bec:	f7ff fdfa 	bl	80197e4 <tcp_output_alloc_header>
 8019bf0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019bf2:	69bb      	ldr	r3, [r7, #24]
 8019bf4:	2b00      	cmp	r3, #0
 8019bf6:	d102      	bne.n	8019bfe <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8019bfc:	e04c      	b.n	8019c98 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019bfe:	69bb      	ldr	r3, [r7, #24]
 8019c00:	685b      	ldr	r3, [r3, #4]
 8019c02:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019c04:	7ffb      	ldrb	r3, [r7, #31]
 8019c06:	2b00      	cmp	r3, #0
 8019c08:	d011      	beq.n	8019c2e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019c0a:	697b      	ldr	r3, [r7, #20]
 8019c0c:	899b      	ldrh	r3, [r3, #12]
 8019c0e:	b29b      	uxth	r3, r3
 8019c10:	b21b      	sxth	r3, r3
 8019c12:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019c16:	b21c      	sxth	r4, r3
 8019c18:	2011      	movs	r0, #17
 8019c1a:	f7f6 fed1 	bl	80109c0 <lwip_htons>
 8019c1e:	4603      	mov	r3, r0
 8019c20:	b21b      	sxth	r3, r3
 8019c22:	4323      	orrs	r3, r4
 8019c24:	b21b      	sxth	r3, r3
 8019c26:	b29a      	uxth	r2, r3
 8019c28:	697b      	ldr	r3, [r7, #20]
 8019c2a:	819a      	strh	r2, [r3, #12]
 8019c2c:	e010      	b.n	8019c50 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019c2e:	69bb      	ldr	r3, [r7, #24]
 8019c30:	685b      	ldr	r3, [r3, #4]
 8019c32:	3314      	adds	r3, #20
 8019c34:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019c36:	6a3b      	ldr	r3, [r7, #32]
 8019c38:	6858      	ldr	r0, [r3, #4]
 8019c3a:	6a3b      	ldr	r3, [r7, #32]
 8019c3c:	685b      	ldr	r3, [r3, #4]
 8019c3e:	891a      	ldrh	r2, [r3, #8]
 8019c40:	6a3b      	ldr	r3, [r7, #32]
 8019c42:	891b      	ldrh	r3, [r3, #8]
 8019c44:	1ad3      	subs	r3, r2, r3
 8019c46:	b29b      	uxth	r3, r3
 8019c48:	2201      	movs	r2, #1
 8019c4a:	6939      	ldr	r1, [r7, #16]
 8019c4c:	f7f9 fc98 	bl	8013580 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019c50:	6a3b      	ldr	r3, [r7, #32]
 8019c52:	68db      	ldr	r3, [r3, #12]
 8019c54:	685b      	ldr	r3, [r3, #4]
 8019c56:	4618      	mov	r0, r3
 8019c58:	f7f6 fec8 	bl	80109ec <lwip_htonl>
 8019c5c:	4603      	mov	r3, r0
 8019c5e:	3301      	adds	r3, #1
 8019c60:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019c62:	687b      	ldr	r3, [r7, #4]
 8019c64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019c66:	68fb      	ldr	r3, [r7, #12]
 8019c68:	1ad3      	subs	r3, r2, r3
 8019c6a:	2b00      	cmp	r3, #0
 8019c6c:	da02      	bge.n	8019c74 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	68fa      	ldr	r2, [r7, #12]
 8019c72:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019c74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019c78:	2200      	movs	r2, #0
 8019c7a:	69b9      	ldr	r1, [r7, #24]
 8019c7c:	6878      	ldr	r0, [r7, #4]
 8019c7e:	f7ff fdef 	bl	8019860 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019c82:	687a      	ldr	r2, [r7, #4]
 8019c84:	687b      	ldr	r3, [r7, #4]
 8019c86:	3304      	adds	r3, #4
 8019c88:	69b9      	ldr	r1, [r7, #24]
 8019c8a:	6878      	ldr	r0, [r7, #4]
 8019c8c:	f7ff fe26 	bl	80198dc <tcp_output_control_segment>
 8019c90:	4603      	mov	r3, r0
 8019c92:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019c94:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019c98:	4618      	mov	r0, r3
 8019c9a:	372c      	adds	r7, #44	@ 0x2c
 8019c9c:	46bd      	mov	sp, r7
 8019c9e:	bd90      	pop	{r4, r7, pc}
 8019ca0:	08024f14 	.word	0x08024f14
 8019ca4:	0802570c 	.word	0x0802570c
 8019ca8:	08024f68 	.word	0x08024f68

08019cac <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019cac:	b580      	push	{r7, lr}
 8019cae:	b082      	sub	sp, #8
 8019cb0:	af00      	add	r7, sp, #0
 8019cb2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019cb4:	f7f9 fece 	bl	8013a54 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8019ce4 <tcpip_tcp_timer+0x38>)
 8019cba:	681b      	ldr	r3, [r3, #0]
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d103      	bne.n	8019cc8 <tcpip_tcp_timer+0x1c>
 8019cc0:	4b09      	ldr	r3, [pc, #36]	@ (8019ce8 <tcpip_tcp_timer+0x3c>)
 8019cc2:	681b      	ldr	r3, [r3, #0]
 8019cc4:	2b00      	cmp	r3, #0
 8019cc6:	d005      	beq.n	8019cd4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019cc8:	2200      	movs	r2, #0
 8019cca:	4908      	ldr	r1, [pc, #32]	@ (8019cec <tcpip_tcp_timer+0x40>)
 8019ccc:	20fa      	movs	r0, #250	@ 0xfa
 8019cce:	f000 f8f3 	bl	8019eb8 <sys_timeout>
 8019cd2:	e003      	b.n	8019cdc <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019cd4:	4b06      	ldr	r3, [pc, #24]	@ (8019cf0 <tcpip_tcp_timer+0x44>)
 8019cd6:	2200      	movs	r2, #0
 8019cd8:	601a      	str	r2, [r3, #0]
  }
}
 8019cda:	bf00      	nop
 8019cdc:	bf00      	nop
 8019cde:	3708      	adds	r7, #8
 8019ce0:	46bd      	mov	sp, r7
 8019ce2:	bd80      	pop	{r7, pc}
 8019ce4:	20067d88 	.word	0x20067d88
 8019ce8:	20067d8c 	.word	0x20067d8c
 8019cec:	08019cad 	.word	0x08019cad
 8019cf0:	20067dd4 	.word	0x20067dd4

08019cf4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019cf4:	b580      	push	{r7, lr}
 8019cf6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8019d24 <tcp_timer_needed+0x30>)
 8019cfa:	681b      	ldr	r3, [r3, #0]
 8019cfc:	2b00      	cmp	r3, #0
 8019cfe:	d10f      	bne.n	8019d20 <tcp_timer_needed+0x2c>
 8019d00:	4b09      	ldr	r3, [pc, #36]	@ (8019d28 <tcp_timer_needed+0x34>)
 8019d02:	681b      	ldr	r3, [r3, #0]
 8019d04:	2b00      	cmp	r3, #0
 8019d06:	d103      	bne.n	8019d10 <tcp_timer_needed+0x1c>
 8019d08:	4b08      	ldr	r3, [pc, #32]	@ (8019d2c <tcp_timer_needed+0x38>)
 8019d0a:	681b      	ldr	r3, [r3, #0]
 8019d0c:	2b00      	cmp	r3, #0
 8019d0e:	d007      	beq.n	8019d20 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019d10:	4b04      	ldr	r3, [pc, #16]	@ (8019d24 <tcp_timer_needed+0x30>)
 8019d12:	2201      	movs	r2, #1
 8019d14:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019d16:	2200      	movs	r2, #0
 8019d18:	4905      	ldr	r1, [pc, #20]	@ (8019d30 <tcp_timer_needed+0x3c>)
 8019d1a:	20fa      	movs	r0, #250	@ 0xfa
 8019d1c:	f000 f8cc 	bl	8019eb8 <sys_timeout>
  }
}
 8019d20:	bf00      	nop
 8019d22:	bd80      	pop	{r7, pc}
 8019d24:	20067dd4 	.word	0x20067dd4
 8019d28:	20067d88 	.word	0x20067d88
 8019d2c:	20067d8c 	.word	0x20067d8c
 8019d30:	08019cad 	.word	0x08019cad

08019d34 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019d34:	b580      	push	{r7, lr}
 8019d36:	b086      	sub	sp, #24
 8019d38:	af00      	add	r7, sp, #0
 8019d3a:	60f8      	str	r0, [r7, #12]
 8019d3c:	60b9      	str	r1, [r7, #8]
 8019d3e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019d40:	200a      	movs	r0, #10
 8019d42:	f7f8 fafd 	bl	8012340 <memp_malloc>
 8019d46:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019d48:	693b      	ldr	r3, [r7, #16]
 8019d4a:	2b00      	cmp	r3, #0
 8019d4c:	d109      	bne.n	8019d62 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019d4e:	693b      	ldr	r3, [r7, #16]
 8019d50:	2b00      	cmp	r3, #0
 8019d52:	d151      	bne.n	8019df8 <sys_timeout_abs+0xc4>
 8019d54:	4b2a      	ldr	r3, [pc, #168]	@ (8019e00 <sys_timeout_abs+0xcc>)
 8019d56:	22be      	movs	r2, #190	@ 0xbe
 8019d58:	492a      	ldr	r1, [pc, #168]	@ (8019e04 <sys_timeout_abs+0xd0>)
 8019d5a:	482b      	ldr	r0, [pc, #172]	@ (8019e08 <sys_timeout_abs+0xd4>)
 8019d5c:	f004 fdae 	bl	801e8bc <iprintf>
    return;
 8019d60:	e04a      	b.n	8019df8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8019d62:	693b      	ldr	r3, [r7, #16]
 8019d64:	2200      	movs	r2, #0
 8019d66:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8019d68:	693b      	ldr	r3, [r7, #16]
 8019d6a:	68ba      	ldr	r2, [r7, #8]
 8019d6c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8019d6e:	693b      	ldr	r3, [r7, #16]
 8019d70:	687a      	ldr	r2, [r7, #4]
 8019d72:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8019d74:	693b      	ldr	r3, [r7, #16]
 8019d76:	68fa      	ldr	r2, [r7, #12]
 8019d78:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8019d7a:	4b24      	ldr	r3, [pc, #144]	@ (8019e0c <sys_timeout_abs+0xd8>)
 8019d7c:	681b      	ldr	r3, [r3, #0]
 8019d7e:	2b00      	cmp	r3, #0
 8019d80:	d103      	bne.n	8019d8a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8019d82:	4a22      	ldr	r2, [pc, #136]	@ (8019e0c <sys_timeout_abs+0xd8>)
 8019d84:	693b      	ldr	r3, [r7, #16]
 8019d86:	6013      	str	r3, [r2, #0]
    return;
 8019d88:	e037      	b.n	8019dfa <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8019d8a:	693b      	ldr	r3, [r7, #16]
 8019d8c:	685a      	ldr	r2, [r3, #4]
 8019d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8019e0c <sys_timeout_abs+0xd8>)
 8019d90:	681b      	ldr	r3, [r3, #0]
 8019d92:	685b      	ldr	r3, [r3, #4]
 8019d94:	1ad3      	subs	r3, r2, r3
 8019d96:	0fdb      	lsrs	r3, r3, #31
 8019d98:	f003 0301 	and.w	r3, r3, #1
 8019d9c:	b2db      	uxtb	r3, r3
 8019d9e:	2b00      	cmp	r3, #0
 8019da0:	d007      	beq.n	8019db2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8019da2:	4b1a      	ldr	r3, [pc, #104]	@ (8019e0c <sys_timeout_abs+0xd8>)
 8019da4:	681a      	ldr	r2, [r3, #0]
 8019da6:	693b      	ldr	r3, [r7, #16]
 8019da8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8019daa:	4a18      	ldr	r2, [pc, #96]	@ (8019e0c <sys_timeout_abs+0xd8>)
 8019dac:	693b      	ldr	r3, [r7, #16]
 8019dae:	6013      	str	r3, [r2, #0]
 8019db0:	e023      	b.n	8019dfa <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8019db2:	4b16      	ldr	r3, [pc, #88]	@ (8019e0c <sys_timeout_abs+0xd8>)
 8019db4:	681b      	ldr	r3, [r3, #0]
 8019db6:	617b      	str	r3, [r7, #20]
 8019db8:	e01a      	b.n	8019df0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8019dba:	697b      	ldr	r3, [r7, #20]
 8019dbc:	681b      	ldr	r3, [r3, #0]
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	d00b      	beq.n	8019dda <sys_timeout_abs+0xa6>
 8019dc2:	693b      	ldr	r3, [r7, #16]
 8019dc4:	685a      	ldr	r2, [r3, #4]
 8019dc6:	697b      	ldr	r3, [r7, #20]
 8019dc8:	681b      	ldr	r3, [r3, #0]
 8019dca:	685b      	ldr	r3, [r3, #4]
 8019dcc:	1ad3      	subs	r3, r2, r3
 8019dce:	0fdb      	lsrs	r3, r3, #31
 8019dd0:	f003 0301 	and.w	r3, r3, #1
 8019dd4:	b2db      	uxtb	r3, r3
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	d007      	beq.n	8019dea <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019dda:	697b      	ldr	r3, [r7, #20]
 8019ddc:	681a      	ldr	r2, [r3, #0]
 8019dde:	693b      	ldr	r3, [r7, #16]
 8019de0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019de2:	697b      	ldr	r3, [r7, #20]
 8019de4:	693a      	ldr	r2, [r7, #16]
 8019de6:	601a      	str	r2, [r3, #0]
        break;
 8019de8:	e007      	b.n	8019dfa <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019dea:	697b      	ldr	r3, [r7, #20]
 8019dec:	681b      	ldr	r3, [r3, #0]
 8019dee:	617b      	str	r3, [r7, #20]
 8019df0:	697b      	ldr	r3, [r7, #20]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d1e1      	bne.n	8019dba <sys_timeout_abs+0x86>
 8019df6:	e000      	b.n	8019dfa <sys_timeout_abs+0xc6>
    return;
 8019df8:	bf00      	nop
      }
    }
  }
}
 8019dfa:	3718      	adds	r7, #24
 8019dfc:	46bd      	mov	sp, r7
 8019dfe:	bd80      	pop	{r7, pc}
 8019e00:	08025730 	.word	0x08025730
 8019e04:	08025764 	.word	0x08025764
 8019e08:	080257a4 	.word	0x080257a4
 8019e0c:	20067dcc 	.word	0x20067dcc

08019e10 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019e10:	b580      	push	{r7, lr}
 8019e12:	b086      	sub	sp, #24
 8019e14:	af00      	add	r7, sp, #0
 8019e16:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019e18:	687b      	ldr	r3, [r7, #4]
 8019e1a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019e1c:	697b      	ldr	r3, [r7, #20]
 8019e1e:	685b      	ldr	r3, [r3, #4]
 8019e20:	4798      	blx	r3

  now = sys_now();
 8019e22:	f7f0 fd67 	bl	800a8f4 <sys_now>
 8019e26:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019e28:	697b      	ldr	r3, [r7, #20]
 8019e2a:	681a      	ldr	r2, [r3, #0]
 8019e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8019e6c <lwip_cyclic_timer+0x5c>)
 8019e2e:	681b      	ldr	r3, [r3, #0]
 8019e30:	4413      	add	r3, r2
 8019e32:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019e34:	68fa      	ldr	r2, [r7, #12]
 8019e36:	693b      	ldr	r3, [r7, #16]
 8019e38:	1ad3      	subs	r3, r2, r3
 8019e3a:	0fdb      	lsrs	r3, r3, #31
 8019e3c:	f003 0301 	and.w	r3, r3, #1
 8019e40:	b2db      	uxtb	r3, r3
 8019e42:	2b00      	cmp	r3, #0
 8019e44:	d009      	beq.n	8019e5a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8019e46:	697b      	ldr	r3, [r7, #20]
 8019e48:	681a      	ldr	r2, [r3, #0]
 8019e4a:	693b      	ldr	r3, [r7, #16]
 8019e4c:	4413      	add	r3, r2
 8019e4e:	687a      	ldr	r2, [r7, #4]
 8019e50:	4907      	ldr	r1, [pc, #28]	@ (8019e70 <lwip_cyclic_timer+0x60>)
 8019e52:	4618      	mov	r0, r3
 8019e54:	f7ff ff6e 	bl	8019d34 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019e58:	e004      	b.n	8019e64 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019e5a:	687a      	ldr	r2, [r7, #4]
 8019e5c:	4904      	ldr	r1, [pc, #16]	@ (8019e70 <lwip_cyclic_timer+0x60>)
 8019e5e:	68f8      	ldr	r0, [r7, #12]
 8019e60:	f7ff ff68 	bl	8019d34 <sys_timeout_abs>
}
 8019e64:	bf00      	nop
 8019e66:	3718      	adds	r7, #24
 8019e68:	46bd      	mov	sp, r7
 8019e6a:	bd80      	pop	{r7, pc}
 8019e6c:	20067dd0 	.word	0x20067dd0
 8019e70:	08019e11 	.word	0x08019e11

08019e74 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8019e74:	b580      	push	{r7, lr}
 8019e76:	b082      	sub	sp, #8
 8019e78:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019e7a:	2301      	movs	r3, #1
 8019e7c:	607b      	str	r3, [r7, #4]
 8019e7e:	e00e      	b.n	8019e9e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8019e80:	4a0b      	ldr	r2, [pc, #44]	@ (8019eb0 <sys_timeouts_init+0x3c>)
 8019e82:	687b      	ldr	r3, [r7, #4]
 8019e84:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8019e88:	687b      	ldr	r3, [r7, #4]
 8019e8a:	00db      	lsls	r3, r3, #3
 8019e8c:	4a08      	ldr	r2, [pc, #32]	@ (8019eb0 <sys_timeouts_init+0x3c>)
 8019e8e:	4413      	add	r3, r2
 8019e90:	461a      	mov	r2, r3
 8019e92:	4908      	ldr	r1, [pc, #32]	@ (8019eb4 <sys_timeouts_init+0x40>)
 8019e94:	f000 f810 	bl	8019eb8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019e98:	687b      	ldr	r3, [r7, #4]
 8019e9a:	3301      	adds	r3, #1
 8019e9c:	607b      	str	r3, [r7, #4]
 8019e9e:	687b      	ldr	r3, [r7, #4]
 8019ea0:	2b03      	cmp	r3, #3
 8019ea2:	d9ed      	bls.n	8019e80 <sys_timeouts_init+0xc>
  }
}
 8019ea4:	bf00      	nop
 8019ea6:	bf00      	nop
 8019ea8:	3708      	adds	r7, #8
 8019eaa:	46bd      	mov	sp, r7
 8019eac:	bd80      	pop	{r7, pc}
 8019eae:	bf00      	nop
 8019eb0:	080263e8 	.word	0x080263e8
 8019eb4:	08019e11 	.word	0x08019e11

08019eb8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8019eb8:	b580      	push	{r7, lr}
 8019eba:	b086      	sub	sp, #24
 8019ebc:	af00      	add	r7, sp, #0
 8019ebe:	60f8      	str	r0, [r7, #12]
 8019ec0:	60b9      	str	r1, [r7, #8]
 8019ec2:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019ec4:	68fb      	ldr	r3, [r7, #12]
 8019ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019eca:	d306      	bcc.n	8019eda <sys_timeout+0x22>
 8019ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8019ef8 <sys_timeout+0x40>)
 8019ece:	f240 1229 	movw	r2, #297	@ 0x129
 8019ed2:	490a      	ldr	r1, [pc, #40]	@ (8019efc <sys_timeout+0x44>)
 8019ed4:	480a      	ldr	r0, [pc, #40]	@ (8019f00 <sys_timeout+0x48>)
 8019ed6:	f004 fcf1 	bl	801e8bc <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019eda:	f7f0 fd0b 	bl	800a8f4 <sys_now>
 8019ede:	4602      	mov	r2, r0
 8019ee0:	68fb      	ldr	r3, [r7, #12]
 8019ee2:	4413      	add	r3, r2
 8019ee4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8019ee6:	687a      	ldr	r2, [r7, #4]
 8019ee8:	68b9      	ldr	r1, [r7, #8]
 8019eea:	6978      	ldr	r0, [r7, #20]
 8019eec:	f7ff ff22 	bl	8019d34 <sys_timeout_abs>
#endif
}
 8019ef0:	bf00      	nop
 8019ef2:	3718      	adds	r7, #24
 8019ef4:	46bd      	mov	sp, r7
 8019ef6:	bd80      	pop	{r7, pc}
 8019ef8:	08025730 	.word	0x08025730
 8019efc:	080257cc 	.word	0x080257cc
 8019f00:	080257a4 	.word	0x080257a4

08019f04 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019f04:	b580      	push	{r7, lr}
 8019f06:	b084      	sub	sp, #16
 8019f08:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8019f0a:	f7f0 fcf3 	bl	800a8f4 <sys_now>
 8019f0e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019f10:	4b17      	ldr	r3, [pc, #92]	@ (8019f70 <sys_check_timeouts+0x6c>)
 8019f12:	681b      	ldr	r3, [r3, #0]
 8019f14:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8019f16:	68bb      	ldr	r3, [r7, #8]
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	d022      	beq.n	8019f62 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019f1c:	68bb      	ldr	r3, [r7, #8]
 8019f1e:	685b      	ldr	r3, [r3, #4]
 8019f20:	68fa      	ldr	r2, [r7, #12]
 8019f22:	1ad3      	subs	r3, r2, r3
 8019f24:	0fdb      	lsrs	r3, r3, #31
 8019f26:	f003 0301 	and.w	r3, r3, #1
 8019f2a:	b2db      	uxtb	r3, r3
 8019f2c:	2b00      	cmp	r3, #0
 8019f2e:	d11a      	bne.n	8019f66 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019f30:	68bb      	ldr	r3, [r7, #8]
 8019f32:	681b      	ldr	r3, [r3, #0]
 8019f34:	4a0e      	ldr	r2, [pc, #56]	@ (8019f70 <sys_check_timeouts+0x6c>)
 8019f36:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8019f38:	68bb      	ldr	r3, [r7, #8]
 8019f3a:	689b      	ldr	r3, [r3, #8]
 8019f3c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019f3e:	68bb      	ldr	r3, [r7, #8]
 8019f40:	68db      	ldr	r3, [r3, #12]
 8019f42:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019f44:	68bb      	ldr	r3, [r7, #8]
 8019f46:	685b      	ldr	r3, [r3, #4]
 8019f48:	4a0a      	ldr	r2, [pc, #40]	@ (8019f74 <sys_check_timeouts+0x70>)
 8019f4a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019f4c:	68b9      	ldr	r1, [r7, #8]
 8019f4e:	200a      	movs	r0, #10
 8019f50:	f7f8 fa6c 	bl	801242c <memp_free>
    if (handler != NULL) {
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	d0da      	beq.n	8019f10 <sys_check_timeouts+0xc>
      handler(arg);
 8019f5a:	687b      	ldr	r3, [r7, #4]
 8019f5c:	6838      	ldr	r0, [r7, #0]
 8019f5e:	4798      	blx	r3
  do {
 8019f60:	e7d6      	b.n	8019f10 <sys_check_timeouts+0xc>
      return;
 8019f62:	bf00      	nop
 8019f64:	e000      	b.n	8019f68 <sys_check_timeouts+0x64>
      return;
 8019f66:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8019f68:	3710      	adds	r7, #16
 8019f6a:	46bd      	mov	sp, r7
 8019f6c:	bd80      	pop	{r7, pc}
 8019f6e:	bf00      	nop
 8019f70:	20067dcc 	.word	0x20067dcc
 8019f74:	20067dd0 	.word	0x20067dd0

08019f78 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8019f78:	b580      	push	{r7, lr}
 8019f7a:	b082      	sub	sp, #8
 8019f7c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8019f7e:	4b16      	ldr	r3, [pc, #88]	@ (8019fd8 <sys_timeouts_sleeptime+0x60>)
 8019f80:	681b      	ldr	r3, [r3, #0]
 8019f82:	2b00      	cmp	r3, #0
 8019f84:	d102      	bne.n	8019f8c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8019f86:	f04f 33ff 	mov.w	r3, #4294967295
 8019f8a:	e020      	b.n	8019fce <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8019f8c:	f7f0 fcb2 	bl	800a8f4 <sys_now>
 8019f90:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8019f92:	4b11      	ldr	r3, [pc, #68]	@ (8019fd8 <sys_timeouts_sleeptime+0x60>)
 8019f94:	681b      	ldr	r3, [r3, #0]
 8019f96:	685a      	ldr	r2, [r3, #4]
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	1ad3      	subs	r3, r2, r3
 8019f9c:	0fdb      	lsrs	r3, r3, #31
 8019f9e:	f003 0301 	and.w	r3, r3, #1
 8019fa2:	b2db      	uxtb	r3, r3
 8019fa4:	2b00      	cmp	r3, #0
 8019fa6:	d001      	beq.n	8019fac <sys_timeouts_sleeptime+0x34>
    return 0;
 8019fa8:	2300      	movs	r3, #0
 8019faa:	e010      	b.n	8019fce <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8019fac:	4b0a      	ldr	r3, [pc, #40]	@ (8019fd8 <sys_timeouts_sleeptime+0x60>)
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	685a      	ldr	r2, [r3, #4]
 8019fb2:	687b      	ldr	r3, [r7, #4]
 8019fb4:	1ad3      	subs	r3, r2, r3
 8019fb6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8019fb8:	683b      	ldr	r3, [r7, #0]
 8019fba:	2b00      	cmp	r3, #0
 8019fbc:	da06      	bge.n	8019fcc <sys_timeouts_sleeptime+0x54>
 8019fbe:	4b07      	ldr	r3, [pc, #28]	@ (8019fdc <sys_timeouts_sleeptime+0x64>)
 8019fc0:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8019fc4:	4906      	ldr	r1, [pc, #24]	@ (8019fe0 <sys_timeouts_sleeptime+0x68>)
 8019fc6:	4807      	ldr	r0, [pc, #28]	@ (8019fe4 <sys_timeouts_sleeptime+0x6c>)
 8019fc8:	f004 fc78 	bl	801e8bc <iprintf>
    return ret;
 8019fcc:	683b      	ldr	r3, [r7, #0]
  }
}
 8019fce:	4618      	mov	r0, r3
 8019fd0:	3708      	adds	r7, #8
 8019fd2:	46bd      	mov	sp, r7
 8019fd4:	bd80      	pop	{r7, pc}
 8019fd6:	bf00      	nop
 8019fd8:	20067dcc 	.word	0x20067dcc
 8019fdc:	08025730 	.word	0x08025730
 8019fe0:	08025804 	.word	0x08025804
 8019fe4:	080257a4 	.word	0x080257a4

08019fe8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8019fe8:	b580      	push	{r7, lr}
 8019fea:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019fec:	f003 fcb0 	bl	801d950 <rand>
 8019ff0:	4603      	mov	r3, r0
 8019ff2:	b29b      	uxth	r3, r3
 8019ff4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8019ff8:	b29b      	uxth	r3, r3
 8019ffa:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8019ffe:	b29a      	uxth	r2, r3
 801a000:	4b01      	ldr	r3, [pc, #4]	@ (801a008 <udp_init+0x20>)
 801a002:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a004:	bf00      	nop
 801a006:	bd80      	pop	{r7, pc}
 801a008:	2000003c 	.word	0x2000003c

0801a00c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a00c:	b480      	push	{r7}
 801a00e:	b083      	sub	sp, #12
 801a010:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a012:	2300      	movs	r3, #0
 801a014:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a016:	4b17      	ldr	r3, [pc, #92]	@ (801a074 <udp_new_port+0x68>)
 801a018:	881b      	ldrh	r3, [r3, #0]
 801a01a:	1c5a      	adds	r2, r3, #1
 801a01c:	b291      	uxth	r1, r2
 801a01e:	4a15      	ldr	r2, [pc, #84]	@ (801a074 <udp_new_port+0x68>)
 801a020:	8011      	strh	r1, [r2, #0]
 801a022:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a026:	4293      	cmp	r3, r2
 801a028:	d103      	bne.n	801a032 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a02a:	4b12      	ldr	r3, [pc, #72]	@ (801a074 <udp_new_port+0x68>)
 801a02c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a030:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a032:	4b11      	ldr	r3, [pc, #68]	@ (801a078 <udp_new_port+0x6c>)
 801a034:	681b      	ldr	r3, [r3, #0]
 801a036:	603b      	str	r3, [r7, #0]
 801a038:	e011      	b.n	801a05e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a03a:	683b      	ldr	r3, [r7, #0]
 801a03c:	8a5a      	ldrh	r2, [r3, #18]
 801a03e:	4b0d      	ldr	r3, [pc, #52]	@ (801a074 <udp_new_port+0x68>)
 801a040:	881b      	ldrh	r3, [r3, #0]
 801a042:	429a      	cmp	r2, r3
 801a044:	d108      	bne.n	801a058 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a046:	88fb      	ldrh	r3, [r7, #6]
 801a048:	3301      	adds	r3, #1
 801a04a:	80fb      	strh	r3, [r7, #6]
 801a04c:	88fb      	ldrh	r3, [r7, #6]
 801a04e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a052:	d3e0      	bcc.n	801a016 <udp_new_port+0xa>
        return 0;
 801a054:	2300      	movs	r3, #0
 801a056:	e007      	b.n	801a068 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a058:	683b      	ldr	r3, [r7, #0]
 801a05a:	68db      	ldr	r3, [r3, #12]
 801a05c:	603b      	str	r3, [r7, #0]
 801a05e:	683b      	ldr	r3, [r7, #0]
 801a060:	2b00      	cmp	r3, #0
 801a062:	d1ea      	bne.n	801a03a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a064:	4b03      	ldr	r3, [pc, #12]	@ (801a074 <udp_new_port+0x68>)
 801a066:	881b      	ldrh	r3, [r3, #0]
}
 801a068:	4618      	mov	r0, r3
 801a06a:	370c      	adds	r7, #12
 801a06c:	46bd      	mov	sp, r7
 801a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a072:	4770      	bx	lr
 801a074:	2000003c 	.word	0x2000003c
 801a078:	20067dd8 	.word	0x20067dd8

0801a07c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a07c:	b580      	push	{r7, lr}
 801a07e:	b084      	sub	sp, #16
 801a080:	af00      	add	r7, sp, #0
 801a082:	60f8      	str	r0, [r7, #12]
 801a084:	60b9      	str	r1, [r7, #8]
 801a086:	4613      	mov	r3, r2
 801a088:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a08a:	68fb      	ldr	r3, [r7, #12]
 801a08c:	2b00      	cmp	r3, #0
 801a08e:	d105      	bne.n	801a09c <udp_input_local_match+0x20>
 801a090:	4b27      	ldr	r3, [pc, #156]	@ (801a130 <udp_input_local_match+0xb4>)
 801a092:	2287      	movs	r2, #135	@ 0x87
 801a094:	4927      	ldr	r1, [pc, #156]	@ (801a134 <udp_input_local_match+0xb8>)
 801a096:	4828      	ldr	r0, [pc, #160]	@ (801a138 <udp_input_local_match+0xbc>)
 801a098:	f004 fc10 	bl	801e8bc <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a09c:	68bb      	ldr	r3, [r7, #8]
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	d105      	bne.n	801a0ae <udp_input_local_match+0x32>
 801a0a2:	4b23      	ldr	r3, [pc, #140]	@ (801a130 <udp_input_local_match+0xb4>)
 801a0a4:	2288      	movs	r2, #136	@ 0x88
 801a0a6:	4925      	ldr	r1, [pc, #148]	@ (801a13c <udp_input_local_match+0xc0>)
 801a0a8:	4823      	ldr	r0, [pc, #140]	@ (801a138 <udp_input_local_match+0xbc>)
 801a0aa:	f004 fc07 	bl	801e8bc <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a0ae:	68fb      	ldr	r3, [r7, #12]
 801a0b0:	7a1b      	ldrb	r3, [r3, #8]
 801a0b2:	2b00      	cmp	r3, #0
 801a0b4:	d00b      	beq.n	801a0ce <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a0b6:	68fb      	ldr	r3, [r7, #12]
 801a0b8:	7a1a      	ldrb	r2, [r3, #8]
 801a0ba:	4b21      	ldr	r3, [pc, #132]	@ (801a140 <udp_input_local_match+0xc4>)
 801a0bc:	685b      	ldr	r3, [r3, #4]
 801a0be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a0c2:	3301      	adds	r3, #1
 801a0c4:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a0c6:	429a      	cmp	r2, r3
 801a0c8:	d001      	beq.n	801a0ce <udp_input_local_match+0x52>
    return 0;
 801a0ca:	2300      	movs	r3, #0
 801a0cc:	e02b      	b.n	801a126 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a0ce:	79fb      	ldrb	r3, [r7, #7]
 801a0d0:	2b00      	cmp	r3, #0
 801a0d2:	d018      	beq.n	801a106 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a0d4:	68fb      	ldr	r3, [r7, #12]
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	d013      	beq.n	801a102 <udp_input_local_match+0x86>
 801a0da:	68fb      	ldr	r3, [r7, #12]
 801a0dc:	681b      	ldr	r3, [r3, #0]
 801a0de:	2b00      	cmp	r3, #0
 801a0e0:	d00f      	beq.n	801a102 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a0e2:	4b17      	ldr	r3, [pc, #92]	@ (801a140 <udp_input_local_match+0xc4>)
 801a0e4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a0ea:	d00a      	beq.n	801a102 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a0ec:	68fb      	ldr	r3, [r7, #12]
 801a0ee:	681a      	ldr	r2, [r3, #0]
 801a0f0:	4b13      	ldr	r3, [pc, #76]	@ (801a140 <udp_input_local_match+0xc4>)
 801a0f2:	695b      	ldr	r3, [r3, #20]
 801a0f4:	405a      	eors	r2, r3
 801a0f6:	68bb      	ldr	r3, [r7, #8]
 801a0f8:	3308      	adds	r3, #8
 801a0fa:	681b      	ldr	r3, [r3, #0]
 801a0fc:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	d110      	bne.n	801a124 <udp_input_local_match+0xa8>
          return 1;
 801a102:	2301      	movs	r3, #1
 801a104:	e00f      	b.n	801a126 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a106:	68fb      	ldr	r3, [r7, #12]
 801a108:	2b00      	cmp	r3, #0
 801a10a:	d009      	beq.n	801a120 <udp_input_local_match+0xa4>
 801a10c:	68fb      	ldr	r3, [r7, #12]
 801a10e:	681b      	ldr	r3, [r3, #0]
 801a110:	2b00      	cmp	r3, #0
 801a112:	d005      	beq.n	801a120 <udp_input_local_match+0xa4>
 801a114:	68fb      	ldr	r3, [r7, #12]
 801a116:	681a      	ldr	r2, [r3, #0]
 801a118:	4b09      	ldr	r3, [pc, #36]	@ (801a140 <udp_input_local_match+0xc4>)
 801a11a:	695b      	ldr	r3, [r3, #20]
 801a11c:	429a      	cmp	r2, r3
 801a11e:	d101      	bne.n	801a124 <udp_input_local_match+0xa8>
        return 1;
 801a120:	2301      	movs	r3, #1
 801a122:	e000      	b.n	801a126 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a124:	2300      	movs	r3, #0
}
 801a126:	4618      	mov	r0, r3
 801a128:	3710      	adds	r7, #16
 801a12a:	46bd      	mov	sp, r7
 801a12c:	bd80      	pop	{r7, pc}
 801a12e:	bf00      	nop
 801a130:	08025818 	.word	0x08025818
 801a134:	08025848 	.word	0x08025848
 801a138:	0802586c 	.word	0x0802586c
 801a13c:	08025894 	.word	0x08025894
 801a140:	20064b20 	.word	0x20064b20

0801a144 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a144:	b590      	push	{r4, r7, lr}
 801a146:	b08d      	sub	sp, #52	@ 0x34
 801a148:	af02      	add	r7, sp, #8
 801a14a:	6078      	str	r0, [r7, #4]
 801a14c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a14e:	2300      	movs	r3, #0
 801a150:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	2b00      	cmp	r3, #0
 801a156:	d105      	bne.n	801a164 <udp_input+0x20>
 801a158:	4b7c      	ldr	r3, [pc, #496]	@ (801a34c <udp_input+0x208>)
 801a15a:	22cf      	movs	r2, #207	@ 0xcf
 801a15c:	497c      	ldr	r1, [pc, #496]	@ (801a350 <udp_input+0x20c>)
 801a15e:	487d      	ldr	r0, [pc, #500]	@ (801a354 <udp_input+0x210>)
 801a160:	f004 fbac 	bl	801e8bc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a164:	683b      	ldr	r3, [r7, #0]
 801a166:	2b00      	cmp	r3, #0
 801a168:	d105      	bne.n	801a176 <udp_input+0x32>
 801a16a:	4b78      	ldr	r3, [pc, #480]	@ (801a34c <udp_input+0x208>)
 801a16c:	22d0      	movs	r2, #208	@ 0xd0
 801a16e:	497a      	ldr	r1, [pc, #488]	@ (801a358 <udp_input+0x214>)
 801a170:	4878      	ldr	r0, [pc, #480]	@ (801a354 <udp_input+0x210>)
 801a172:	f004 fba3 	bl	801e8bc <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a176:	687b      	ldr	r3, [r7, #4]
 801a178:	895b      	ldrh	r3, [r3, #10]
 801a17a:	2b07      	cmp	r3, #7
 801a17c:	d803      	bhi.n	801a186 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a17e:	6878      	ldr	r0, [r7, #4]
 801a180:	f7f8 fff8 	bl	8013174 <pbuf_free>
    goto end;
 801a184:	e0de      	b.n	801a344 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a186:	687b      	ldr	r3, [r7, #4]
 801a188:	685b      	ldr	r3, [r3, #4]
 801a18a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a18c:	4b73      	ldr	r3, [pc, #460]	@ (801a35c <udp_input+0x218>)
 801a18e:	695b      	ldr	r3, [r3, #20]
 801a190:	4a72      	ldr	r2, [pc, #456]	@ (801a35c <udp_input+0x218>)
 801a192:	6812      	ldr	r2, [r2, #0]
 801a194:	4611      	mov	r1, r2
 801a196:	4618      	mov	r0, r3
 801a198:	f002 f8e8 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801a19c:	4603      	mov	r3, r0
 801a19e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a1a0:	697b      	ldr	r3, [r7, #20]
 801a1a2:	881b      	ldrh	r3, [r3, #0]
 801a1a4:	b29b      	uxth	r3, r3
 801a1a6:	4618      	mov	r0, r3
 801a1a8:	f7f6 fc0a 	bl	80109c0 <lwip_htons>
 801a1ac:	4603      	mov	r3, r0
 801a1ae:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a1b0:	697b      	ldr	r3, [r7, #20]
 801a1b2:	885b      	ldrh	r3, [r3, #2]
 801a1b4:	b29b      	uxth	r3, r3
 801a1b6:	4618      	mov	r0, r3
 801a1b8:	f7f6 fc02 	bl	80109c0 <lwip_htons>
 801a1bc:	4603      	mov	r3, r0
 801a1be:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a1c0:	2300      	movs	r3, #0
 801a1c2:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801a1c4:	2300      	movs	r3, #0
 801a1c6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a1c8:	2300      	movs	r3, #0
 801a1ca:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a1cc:	4b64      	ldr	r3, [pc, #400]	@ (801a360 <udp_input+0x21c>)
 801a1ce:	681b      	ldr	r3, [r3, #0]
 801a1d0:	627b      	str	r3, [r7, #36]	@ 0x24
 801a1d2:	e054      	b.n	801a27e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a1d6:	8a5b      	ldrh	r3, [r3, #18]
 801a1d8:	89fa      	ldrh	r2, [r7, #14]
 801a1da:	429a      	cmp	r2, r3
 801a1dc:	d14a      	bne.n	801a274 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a1de:	7cfb      	ldrb	r3, [r7, #19]
 801a1e0:	461a      	mov	r2, r3
 801a1e2:	6839      	ldr	r1, [r7, #0]
 801a1e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a1e6:	f7ff ff49 	bl	801a07c <udp_input_local_match>
 801a1ea:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a1ec:	2b00      	cmp	r3, #0
 801a1ee:	d041      	beq.n	801a274 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a1f2:	7c1b      	ldrb	r3, [r3, #16]
 801a1f4:	f003 0304 	and.w	r3, r3, #4
 801a1f8:	2b00      	cmp	r3, #0
 801a1fa:	d11d      	bne.n	801a238 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a1fc:	69fb      	ldr	r3, [r7, #28]
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d102      	bne.n	801a208 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a204:	61fb      	str	r3, [r7, #28]
 801a206:	e017      	b.n	801a238 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a208:	7cfb      	ldrb	r3, [r7, #19]
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d014      	beq.n	801a238 <udp_input+0xf4>
 801a20e:	4b53      	ldr	r3, [pc, #332]	@ (801a35c <udp_input+0x218>)
 801a210:	695b      	ldr	r3, [r3, #20]
 801a212:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a216:	d10f      	bne.n	801a238 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a218:	69fb      	ldr	r3, [r7, #28]
 801a21a:	681a      	ldr	r2, [r3, #0]
 801a21c:	683b      	ldr	r3, [r7, #0]
 801a21e:	3304      	adds	r3, #4
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	429a      	cmp	r2, r3
 801a224:	d008      	beq.n	801a238 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a228:	681a      	ldr	r2, [r3, #0]
 801a22a:	683b      	ldr	r3, [r7, #0]
 801a22c:	3304      	adds	r3, #4
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	429a      	cmp	r2, r3
 801a232:	d101      	bne.n	801a238 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a236:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a23a:	8a9b      	ldrh	r3, [r3, #20]
 801a23c:	8a3a      	ldrh	r2, [r7, #16]
 801a23e:	429a      	cmp	r2, r3
 801a240:	d118      	bne.n	801a274 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a244:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a246:	2b00      	cmp	r3, #0
 801a248:	d005      	beq.n	801a256 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a24c:	685a      	ldr	r2, [r3, #4]
 801a24e:	4b43      	ldr	r3, [pc, #268]	@ (801a35c <udp_input+0x218>)
 801a250:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a252:	429a      	cmp	r2, r3
 801a254:	d10e      	bne.n	801a274 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a256:	6a3b      	ldr	r3, [r7, #32]
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d014      	beq.n	801a286 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a25e:	68da      	ldr	r2, [r3, #12]
 801a260:	6a3b      	ldr	r3, [r7, #32]
 801a262:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a264:	4b3e      	ldr	r3, [pc, #248]	@ (801a360 <udp_input+0x21c>)
 801a266:	681a      	ldr	r2, [r3, #0]
 801a268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a26a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a26c:	4a3c      	ldr	r2, [pc, #240]	@ (801a360 <udp_input+0x21c>)
 801a26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a270:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a272:	e008      	b.n	801a286 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a276:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a27a:	68db      	ldr	r3, [r3, #12]
 801a27c:	627b      	str	r3, [r7, #36]	@ 0x24
 801a27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a280:	2b00      	cmp	r3, #0
 801a282:	d1a7      	bne.n	801a1d4 <udp_input+0x90>
 801a284:	e000      	b.n	801a288 <udp_input+0x144>
        break;
 801a286:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	d101      	bne.n	801a292 <udp_input+0x14e>
    pcb = uncon_pcb;
 801a28e:	69fb      	ldr	r3, [r7, #28]
 801a290:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a294:	2b00      	cmp	r3, #0
 801a296:	d002      	beq.n	801a29e <udp_input+0x15a>
    for_us = 1;
 801a298:	2301      	movs	r3, #1
 801a29a:	76fb      	strb	r3, [r7, #27]
 801a29c:	e00a      	b.n	801a2b4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a29e:	683b      	ldr	r3, [r7, #0]
 801a2a0:	3304      	adds	r3, #4
 801a2a2:	681a      	ldr	r2, [r3, #0]
 801a2a4:	4b2d      	ldr	r3, [pc, #180]	@ (801a35c <udp_input+0x218>)
 801a2a6:	695b      	ldr	r3, [r3, #20]
 801a2a8:	429a      	cmp	r2, r3
 801a2aa:	bf0c      	ite	eq
 801a2ac:	2301      	moveq	r3, #1
 801a2ae:	2300      	movne	r3, #0
 801a2b0:	b2db      	uxtb	r3, r3
 801a2b2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a2b4:	7efb      	ldrb	r3, [r7, #27]
 801a2b6:	2b00      	cmp	r3, #0
 801a2b8:	d041      	beq.n	801a33e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a2ba:	2108      	movs	r1, #8
 801a2bc:	6878      	ldr	r0, [r7, #4]
 801a2be:	f7f8 fed3 	bl	8013068 <pbuf_remove_header>
 801a2c2:	4603      	mov	r3, r0
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	d00a      	beq.n	801a2de <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a2c8:	4b20      	ldr	r3, [pc, #128]	@ (801a34c <udp_input+0x208>)
 801a2ca:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801a2ce:	4925      	ldr	r1, [pc, #148]	@ (801a364 <udp_input+0x220>)
 801a2d0:	4820      	ldr	r0, [pc, #128]	@ (801a354 <udp_input+0x210>)
 801a2d2:	f004 faf3 	bl	801e8bc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a2d6:	6878      	ldr	r0, [r7, #4]
 801a2d8:	f7f8 ff4c 	bl	8013174 <pbuf_free>
      goto end;
 801a2dc:	e032      	b.n	801a344 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2e0:	2b00      	cmp	r3, #0
 801a2e2:	d012      	beq.n	801a30a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2e6:	699b      	ldr	r3, [r3, #24]
 801a2e8:	2b00      	cmp	r3, #0
 801a2ea:	d00a      	beq.n	801a302 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2ee:	699c      	ldr	r4, [r3, #24]
 801a2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2f2:	69d8      	ldr	r0, [r3, #28]
 801a2f4:	8a3b      	ldrh	r3, [r7, #16]
 801a2f6:	9300      	str	r3, [sp, #0]
 801a2f8:	4b1b      	ldr	r3, [pc, #108]	@ (801a368 <udp_input+0x224>)
 801a2fa:	687a      	ldr	r2, [r7, #4]
 801a2fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a2fe:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a300:	e021      	b.n	801a346 <udp_input+0x202>
        pbuf_free(p);
 801a302:	6878      	ldr	r0, [r7, #4]
 801a304:	f7f8 ff36 	bl	8013174 <pbuf_free>
        goto end;
 801a308:	e01c      	b.n	801a344 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a30a:	7cfb      	ldrb	r3, [r7, #19]
 801a30c:	2b00      	cmp	r3, #0
 801a30e:	d112      	bne.n	801a336 <udp_input+0x1f2>
 801a310:	4b12      	ldr	r3, [pc, #72]	@ (801a35c <udp_input+0x218>)
 801a312:	695b      	ldr	r3, [r3, #20]
 801a314:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a318:	2be0      	cmp	r3, #224	@ 0xe0
 801a31a:	d00c      	beq.n	801a336 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a31c:	4b0f      	ldr	r3, [pc, #60]	@ (801a35c <udp_input+0x218>)
 801a31e:	899b      	ldrh	r3, [r3, #12]
 801a320:	3308      	adds	r3, #8
 801a322:	b29b      	uxth	r3, r3
 801a324:	b21b      	sxth	r3, r3
 801a326:	4619      	mov	r1, r3
 801a328:	6878      	ldr	r0, [r7, #4]
 801a32a:	f7f8 ff10 	bl	801314e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a32e:	2103      	movs	r1, #3
 801a330:	6878      	ldr	r0, [r7, #4]
 801a332:	f001 fc37 	bl	801bba4 <icmp_dest_unreach>
      pbuf_free(p);
 801a336:	6878      	ldr	r0, [r7, #4]
 801a338:	f7f8 ff1c 	bl	8013174 <pbuf_free>
  return;
 801a33c:	e003      	b.n	801a346 <udp_input+0x202>
    pbuf_free(p);
 801a33e:	6878      	ldr	r0, [r7, #4]
 801a340:	f7f8 ff18 	bl	8013174 <pbuf_free>
  return;
 801a344:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a346:	372c      	adds	r7, #44	@ 0x2c
 801a348:	46bd      	mov	sp, r7
 801a34a:	bd90      	pop	{r4, r7, pc}
 801a34c:	08025818 	.word	0x08025818
 801a350:	080258bc 	.word	0x080258bc
 801a354:	0802586c 	.word	0x0802586c
 801a358:	080258d4 	.word	0x080258d4
 801a35c:	20064b20 	.word	0x20064b20
 801a360:	20067dd8 	.word	0x20067dd8
 801a364:	080258f0 	.word	0x080258f0
 801a368:	20064b30 	.word	0x20064b30

0801a36c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801a36c:	b580      	push	{r7, lr}
 801a36e:	b082      	sub	sp, #8
 801a370:	af00      	add	r7, sp, #0
 801a372:	6078      	str	r0, [r7, #4]
 801a374:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801a376:	687b      	ldr	r3, [r7, #4]
 801a378:	2b00      	cmp	r3, #0
 801a37a:	d109      	bne.n	801a390 <udp_send+0x24>
 801a37c:	4b11      	ldr	r3, [pc, #68]	@ (801a3c4 <udp_send+0x58>)
 801a37e:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801a382:	4911      	ldr	r1, [pc, #68]	@ (801a3c8 <udp_send+0x5c>)
 801a384:	4811      	ldr	r0, [pc, #68]	@ (801a3cc <udp_send+0x60>)
 801a386:	f004 fa99 	bl	801e8bc <iprintf>
 801a38a:	f06f 030f 	mvn.w	r3, #15
 801a38e:	e015      	b.n	801a3bc <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801a390:	683b      	ldr	r3, [r7, #0]
 801a392:	2b00      	cmp	r3, #0
 801a394:	d109      	bne.n	801a3aa <udp_send+0x3e>
 801a396:	4b0b      	ldr	r3, [pc, #44]	@ (801a3c4 <udp_send+0x58>)
 801a398:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801a39c:	490c      	ldr	r1, [pc, #48]	@ (801a3d0 <udp_send+0x64>)
 801a39e:	480b      	ldr	r0, [pc, #44]	@ (801a3cc <udp_send+0x60>)
 801a3a0:	f004 fa8c 	bl	801e8bc <iprintf>
 801a3a4:	f06f 030f 	mvn.w	r3, #15
 801a3a8:	e008      	b.n	801a3bc <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801a3aa:	687b      	ldr	r3, [r7, #4]
 801a3ac:	1d1a      	adds	r2, r3, #4
 801a3ae:	687b      	ldr	r3, [r7, #4]
 801a3b0:	8a9b      	ldrh	r3, [r3, #20]
 801a3b2:	6839      	ldr	r1, [r7, #0]
 801a3b4:	6878      	ldr	r0, [r7, #4]
 801a3b6:	f000 f80d 	bl	801a3d4 <udp_sendto>
 801a3ba:	4603      	mov	r3, r0
}
 801a3bc:	4618      	mov	r0, r3
 801a3be:	3708      	adds	r7, #8
 801a3c0:	46bd      	mov	sp, r7
 801a3c2:	bd80      	pop	{r7, pc}
 801a3c4:	08025818 	.word	0x08025818
 801a3c8:	0802590c 	.word	0x0802590c
 801a3cc:	0802586c 	.word	0x0802586c
 801a3d0:	08025924 	.word	0x08025924

0801a3d4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801a3d4:	b580      	push	{r7, lr}
 801a3d6:	b088      	sub	sp, #32
 801a3d8:	af02      	add	r7, sp, #8
 801a3da:	60f8      	str	r0, [r7, #12]
 801a3dc:	60b9      	str	r1, [r7, #8]
 801a3de:	607a      	str	r2, [r7, #4]
 801a3e0:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801a3e2:	68fb      	ldr	r3, [r7, #12]
 801a3e4:	2b00      	cmp	r3, #0
 801a3e6:	d109      	bne.n	801a3fc <udp_sendto+0x28>
 801a3e8:	4b23      	ldr	r3, [pc, #140]	@ (801a478 <udp_sendto+0xa4>)
 801a3ea:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801a3ee:	4923      	ldr	r1, [pc, #140]	@ (801a47c <udp_sendto+0xa8>)
 801a3f0:	4823      	ldr	r0, [pc, #140]	@ (801a480 <udp_sendto+0xac>)
 801a3f2:	f004 fa63 	bl	801e8bc <iprintf>
 801a3f6:	f06f 030f 	mvn.w	r3, #15
 801a3fa:	e038      	b.n	801a46e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801a3fc:	68bb      	ldr	r3, [r7, #8]
 801a3fe:	2b00      	cmp	r3, #0
 801a400:	d109      	bne.n	801a416 <udp_sendto+0x42>
 801a402:	4b1d      	ldr	r3, [pc, #116]	@ (801a478 <udp_sendto+0xa4>)
 801a404:	f240 2219 	movw	r2, #537	@ 0x219
 801a408:	491e      	ldr	r1, [pc, #120]	@ (801a484 <udp_sendto+0xb0>)
 801a40a:	481d      	ldr	r0, [pc, #116]	@ (801a480 <udp_sendto+0xac>)
 801a40c:	f004 fa56 	bl	801e8bc <iprintf>
 801a410:	f06f 030f 	mvn.w	r3, #15
 801a414:	e02b      	b.n	801a46e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	2b00      	cmp	r3, #0
 801a41a:	d109      	bne.n	801a430 <udp_sendto+0x5c>
 801a41c:	4b16      	ldr	r3, [pc, #88]	@ (801a478 <udp_sendto+0xa4>)
 801a41e:	f240 221a 	movw	r2, #538	@ 0x21a
 801a422:	4919      	ldr	r1, [pc, #100]	@ (801a488 <udp_sendto+0xb4>)
 801a424:	4816      	ldr	r0, [pc, #88]	@ (801a480 <udp_sendto+0xac>)
 801a426:	f004 fa49 	bl	801e8bc <iprintf>
 801a42a:	f06f 030f 	mvn.w	r3, #15
 801a42e:	e01e      	b.n	801a46e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801a430:	68fb      	ldr	r3, [r7, #12]
 801a432:	7a1b      	ldrb	r3, [r3, #8]
 801a434:	2b00      	cmp	r3, #0
 801a436:	d006      	beq.n	801a446 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801a438:	68fb      	ldr	r3, [r7, #12]
 801a43a:	7a1b      	ldrb	r3, [r3, #8]
 801a43c:	4618      	mov	r0, r3
 801a43e:	f7f8 fb0b 	bl	8012a58 <netif_get_by_index>
 801a442:	6178      	str	r0, [r7, #20]
 801a444:	e003      	b.n	801a44e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801a446:	6878      	ldr	r0, [r7, #4]
 801a448:	f001 fc36 	bl	801bcb8 <ip4_route>
 801a44c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801a44e:	697b      	ldr	r3, [r7, #20]
 801a450:	2b00      	cmp	r3, #0
 801a452:	d102      	bne.n	801a45a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801a454:	f06f 0303 	mvn.w	r3, #3
 801a458:	e009      	b.n	801a46e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801a45a:	887a      	ldrh	r2, [r7, #2]
 801a45c:	697b      	ldr	r3, [r7, #20]
 801a45e:	9300      	str	r3, [sp, #0]
 801a460:	4613      	mov	r3, r2
 801a462:	687a      	ldr	r2, [r7, #4]
 801a464:	68b9      	ldr	r1, [r7, #8]
 801a466:	68f8      	ldr	r0, [r7, #12]
 801a468:	f000 f810 	bl	801a48c <udp_sendto_if>
 801a46c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a46e:	4618      	mov	r0, r3
 801a470:	3718      	adds	r7, #24
 801a472:	46bd      	mov	sp, r7
 801a474:	bd80      	pop	{r7, pc}
 801a476:	bf00      	nop
 801a478:	08025818 	.word	0x08025818
 801a47c:	0802593c 	.word	0x0802593c
 801a480:	0802586c 	.word	0x0802586c
 801a484:	08025954 	.word	0x08025954
 801a488:	08025970 	.word	0x08025970

0801a48c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801a48c:	b580      	push	{r7, lr}
 801a48e:	b088      	sub	sp, #32
 801a490:	af02      	add	r7, sp, #8
 801a492:	60f8      	str	r0, [r7, #12]
 801a494:	60b9      	str	r1, [r7, #8]
 801a496:	607a      	str	r2, [r7, #4]
 801a498:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801a49a:	68fb      	ldr	r3, [r7, #12]
 801a49c:	2b00      	cmp	r3, #0
 801a49e:	d109      	bne.n	801a4b4 <udp_sendto_if+0x28>
 801a4a0:	4b2e      	ldr	r3, [pc, #184]	@ (801a55c <udp_sendto_if+0xd0>)
 801a4a2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a4a6:	492e      	ldr	r1, [pc, #184]	@ (801a560 <udp_sendto_if+0xd4>)
 801a4a8:	482e      	ldr	r0, [pc, #184]	@ (801a564 <udp_sendto_if+0xd8>)
 801a4aa:	f004 fa07 	bl	801e8bc <iprintf>
 801a4ae:	f06f 030f 	mvn.w	r3, #15
 801a4b2:	e04f      	b.n	801a554 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801a4b4:	68bb      	ldr	r3, [r7, #8]
 801a4b6:	2b00      	cmp	r3, #0
 801a4b8:	d109      	bne.n	801a4ce <udp_sendto_if+0x42>
 801a4ba:	4b28      	ldr	r3, [pc, #160]	@ (801a55c <udp_sendto_if+0xd0>)
 801a4bc:	f240 2281 	movw	r2, #641	@ 0x281
 801a4c0:	4929      	ldr	r1, [pc, #164]	@ (801a568 <udp_sendto_if+0xdc>)
 801a4c2:	4828      	ldr	r0, [pc, #160]	@ (801a564 <udp_sendto_if+0xd8>)
 801a4c4:	f004 f9fa 	bl	801e8bc <iprintf>
 801a4c8:	f06f 030f 	mvn.w	r3, #15
 801a4cc:	e042      	b.n	801a554 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a4ce:	687b      	ldr	r3, [r7, #4]
 801a4d0:	2b00      	cmp	r3, #0
 801a4d2:	d109      	bne.n	801a4e8 <udp_sendto_if+0x5c>
 801a4d4:	4b21      	ldr	r3, [pc, #132]	@ (801a55c <udp_sendto_if+0xd0>)
 801a4d6:	f240 2282 	movw	r2, #642	@ 0x282
 801a4da:	4924      	ldr	r1, [pc, #144]	@ (801a56c <udp_sendto_if+0xe0>)
 801a4dc:	4821      	ldr	r0, [pc, #132]	@ (801a564 <udp_sendto_if+0xd8>)
 801a4de:	f004 f9ed 	bl	801e8bc <iprintf>
 801a4e2:	f06f 030f 	mvn.w	r3, #15
 801a4e6:	e035      	b.n	801a554 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801a4e8:	6a3b      	ldr	r3, [r7, #32]
 801a4ea:	2b00      	cmp	r3, #0
 801a4ec:	d109      	bne.n	801a502 <udp_sendto_if+0x76>
 801a4ee:	4b1b      	ldr	r3, [pc, #108]	@ (801a55c <udp_sendto_if+0xd0>)
 801a4f0:	f240 2283 	movw	r2, #643	@ 0x283
 801a4f4:	491e      	ldr	r1, [pc, #120]	@ (801a570 <udp_sendto_if+0xe4>)
 801a4f6:	481b      	ldr	r0, [pc, #108]	@ (801a564 <udp_sendto_if+0xd8>)
 801a4f8:	f004 f9e0 	bl	801e8bc <iprintf>
 801a4fc:	f06f 030f 	mvn.w	r3, #15
 801a500:	e028      	b.n	801a554 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a502:	68fb      	ldr	r3, [r7, #12]
 801a504:	2b00      	cmp	r3, #0
 801a506:	d009      	beq.n	801a51c <udp_sendto_if+0x90>
 801a508:	68fb      	ldr	r3, [r7, #12]
 801a50a:	681b      	ldr	r3, [r3, #0]
 801a50c:	2b00      	cmp	r3, #0
 801a50e:	d005      	beq.n	801a51c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801a510:	68fb      	ldr	r3, [r7, #12]
 801a512:	681b      	ldr	r3, [r3, #0]
 801a514:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a518:	2be0      	cmp	r3, #224	@ 0xe0
 801a51a:	d103      	bne.n	801a524 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801a51c:	6a3b      	ldr	r3, [r7, #32]
 801a51e:	3304      	adds	r3, #4
 801a520:	617b      	str	r3, [r7, #20]
 801a522:	e00b      	b.n	801a53c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801a524:	68fb      	ldr	r3, [r7, #12]
 801a526:	681a      	ldr	r2, [r3, #0]
 801a528:	6a3b      	ldr	r3, [r7, #32]
 801a52a:	3304      	adds	r3, #4
 801a52c:	681b      	ldr	r3, [r3, #0]
 801a52e:	429a      	cmp	r2, r3
 801a530:	d002      	beq.n	801a538 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801a532:	f06f 0303 	mvn.w	r3, #3
 801a536:	e00d      	b.n	801a554 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801a538:	68fb      	ldr	r3, [r7, #12]
 801a53a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801a53c:	887a      	ldrh	r2, [r7, #2]
 801a53e:	697b      	ldr	r3, [r7, #20]
 801a540:	9301      	str	r3, [sp, #4]
 801a542:	6a3b      	ldr	r3, [r7, #32]
 801a544:	9300      	str	r3, [sp, #0]
 801a546:	4613      	mov	r3, r2
 801a548:	687a      	ldr	r2, [r7, #4]
 801a54a:	68b9      	ldr	r1, [r7, #8]
 801a54c:	68f8      	ldr	r0, [r7, #12]
 801a54e:	f000 f811 	bl	801a574 <udp_sendto_if_src>
 801a552:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a554:	4618      	mov	r0, r3
 801a556:	3718      	adds	r7, #24
 801a558:	46bd      	mov	sp, r7
 801a55a:	bd80      	pop	{r7, pc}
 801a55c:	08025818 	.word	0x08025818
 801a560:	0802598c 	.word	0x0802598c
 801a564:	0802586c 	.word	0x0802586c
 801a568:	080259a8 	.word	0x080259a8
 801a56c:	080259c4 	.word	0x080259c4
 801a570:	080259e4 	.word	0x080259e4

0801a574 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801a574:	b580      	push	{r7, lr}
 801a576:	b08c      	sub	sp, #48	@ 0x30
 801a578:	af04      	add	r7, sp, #16
 801a57a:	60f8      	str	r0, [r7, #12]
 801a57c:	60b9      	str	r1, [r7, #8]
 801a57e:	607a      	str	r2, [r7, #4]
 801a580:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801a582:	68fb      	ldr	r3, [r7, #12]
 801a584:	2b00      	cmp	r3, #0
 801a586:	d109      	bne.n	801a59c <udp_sendto_if_src+0x28>
 801a588:	4b6e      	ldr	r3, [pc, #440]	@ (801a744 <udp_sendto_if_src+0x1d0>)
 801a58a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801a58e:	496e      	ldr	r1, [pc, #440]	@ (801a748 <udp_sendto_if_src+0x1d4>)
 801a590:	486e      	ldr	r0, [pc, #440]	@ (801a74c <udp_sendto_if_src+0x1d8>)
 801a592:	f004 f993 	bl	801e8bc <iprintf>
 801a596:	f06f 030f 	mvn.w	r3, #15
 801a59a:	e0ce      	b.n	801a73a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801a59c:	68bb      	ldr	r3, [r7, #8]
 801a59e:	2b00      	cmp	r3, #0
 801a5a0:	d109      	bne.n	801a5b6 <udp_sendto_if_src+0x42>
 801a5a2:	4b68      	ldr	r3, [pc, #416]	@ (801a744 <udp_sendto_if_src+0x1d0>)
 801a5a4:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801a5a8:	4969      	ldr	r1, [pc, #420]	@ (801a750 <udp_sendto_if_src+0x1dc>)
 801a5aa:	4868      	ldr	r0, [pc, #416]	@ (801a74c <udp_sendto_if_src+0x1d8>)
 801a5ac:	f004 f986 	bl	801e8bc <iprintf>
 801a5b0:	f06f 030f 	mvn.w	r3, #15
 801a5b4:	e0c1      	b.n	801a73a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a5b6:	687b      	ldr	r3, [r7, #4]
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	d109      	bne.n	801a5d0 <udp_sendto_if_src+0x5c>
 801a5bc:	4b61      	ldr	r3, [pc, #388]	@ (801a744 <udp_sendto_if_src+0x1d0>)
 801a5be:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801a5c2:	4964      	ldr	r1, [pc, #400]	@ (801a754 <udp_sendto_if_src+0x1e0>)
 801a5c4:	4861      	ldr	r0, [pc, #388]	@ (801a74c <udp_sendto_if_src+0x1d8>)
 801a5c6:	f004 f979 	bl	801e8bc <iprintf>
 801a5ca:	f06f 030f 	mvn.w	r3, #15
 801a5ce:	e0b4      	b.n	801a73a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801a5d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a5d2:	2b00      	cmp	r3, #0
 801a5d4:	d109      	bne.n	801a5ea <udp_sendto_if_src+0x76>
 801a5d6:	4b5b      	ldr	r3, [pc, #364]	@ (801a744 <udp_sendto_if_src+0x1d0>)
 801a5d8:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801a5dc:	495e      	ldr	r1, [pc, #376]	@ (801a758 <udp_sendto_if_src+0x1e4>)
 801a5de:	485b      	ldr	r0, [pc, #364]	@ (801a74c <udp_sendto_if_src+0x1d8>)
 801a5e0:	f004 f96c 	bl	801e8bc <iprintf>
 801a5e4:	f06f 030f 	mvn.w	r3, #15
 801a5e8:	e0a7      	b.n	801a73a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801a5ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a5ec:	2b00      	cmp	r3, #0
 801a5ee:	d109      	bne.n	801a604 <udp_sendto_if_src+0x90>
 801a5f0:	4b54      	ldr	r3, [pc, #336]	@ (801a744 <udp_sendto_if_src+0x1d0>)
 801a5f2:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801a5f6:	4959      	ldr	r1, [pc, #356]	@ (801a75c <udp_sendto_if_src+0x1e8>)
 801a5f8:	4854      	ldr	r0, [pc, #336]	@ (801a74c <udp_sendto_if_src+0x1d8>)
 801a5fa:	f004 f95f 	bl	801e8bc <iprintf>
 801a5fe:	f06f 030f 	mvn.w	r3, #15
 801a602:	e09a      	b.n	801a73a <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801a604:	68fb      	ldr	r3, [r7, #12]
 801a606:	7a5b      	ldrb	r3, [r3, #9]
 801a608:	f003 0320 	and.w	r3, r3, #32
 801a60c:	2b00      	cmp	r3, #0
 801a60e:	d10b      	bne.n	801a628 <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 801a610:	687b      	ldr	r3, [r7, #4]
 801a612:	681b      	ldr	r3, [r3, #0]
 801a614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a616:	4618      	mov	r0, r3
 801a618:	f001 fea8 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801a61c:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801a61e:	2b00      	cmp	r3, #0
 801a620:	d002      	beq.n	801a628 <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 801a622:	f06f 0305 	mvn.w	r3, #5
 801a626:	e088      	b.n	801a73a <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801a628:	68fb      	ldr	r3, [r7, #12]
 801a62a:	8a5b      	ldrh	r3, [r3, #18]
 801a62c:	2b00      	cmp	r3, #0
 801a62e:	d10f      	bne.n	801a650 <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a630:	68f9      	ldr	r1, [r7, #12]
 801a632:	68fb      	ldr	r3, [r7, #12]
 801a634:	8a5b      	ldrh	r3, [r3, #18]
 801a636:	461a      	mov	r2, r3
 801a638:	68f8      	ldr	r0, [r7, #12]
 801a63a:	f000 f893 	bl	801a764 <udp_bind>
 801a63e:	4603      	mov	r3, r0
 801a640:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801a642:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a646:	2b00      	cmp	r3, #0
 801a648:	d002      	beq.n	801a650 <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801a64a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a64e:	e074      	b.n	801a73a <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801a650:	68bb      	ldr	r3, [r7, #8]
 801a652:	891b      	ldrh	r3, [r3, #8]
 801a654:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801a658:	4293      	cmp	r3, r2
 801a65a:	d902      	bls.n	801a662 <udp_sendto_if_src+0xee>
    return ERR_MEM;
 801a65c:	f04f 33ff 	mov.w	r3, #4294967295
 801a660:	e06b      	b.n	801a73a <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801a662:	2108      	movs	r1, #8
 801a664:	68b8      	ldr	r0, [r7, #8]
 801a666:	f7f8 fcef 	bl	8013048 <pbuf_add_header>
 801a66a:	4603      	mov	r3, r0
 801a66c:	2b00      	cmp	r3, #0
 801a66e:	d015      	beq.n	801a69c <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801a670:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a674:	2108      	movs	r1, #8
 801a676:	2022      	movs	r0, #34	@ 0x22
 801a678:	f7f8 fa98 	bl	8012bac <pbuf_alloc>
 801a67c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801a67e:	69fb      	ldr	r3, [r7, #28]
 801a680:	2b00      	cmp	r3, #0
 801a682:	d102      	bne.n	801a68a <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801a684:	f04f 33ff 	mov.w	r3, #4294967295
 801a688:	e057      	b.n	801a73a <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 801a68a:	68bb      	ldr	r3, [r7, #8]
 801a68c:	891b      	ldrh	r3, [r3, #8]
 801a68e:	2b00      	cmp	r3, #0
 801a690:	d006      	beq.n	801a6a0 <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801a692:	68b9      	ldr	r1, [r7, #8]
 801a694:	69f8      	ldr	r0, [r7, #28]
 801a696:	f7f8 fe91 	bl	80133bc <pbuf_chain>
 801a69a:	e001      	b.n	801a6a0 <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801a69c:	68bb      	ldr	r3, [r7, #8]
 801a69e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801a6a0:	69fb      	ldr	r3, [r7, #28]
 801a6a2:	895b      	ldrh	r3, [r3, #10]
 801a6a4:	2b07      	cmp	r3, #7
 801a6a6:	d806      	bhi.n	801a6b6 <udp_sendto_if_src+0x142>
 801a6a8:	4b26      	ldr	r3, [pc, #152]	@ (801a744 <udp_sendto_if_src+0x1d0>)
 801a6aa:	f240 320d 	movw	r2, #781	@ 0x30d
 801a6ae:	492c      	ldr	r1, [pc, #176]	@ (801a760 <udp_sendto_if_src+0x1ec>)
 801a6b0:	4826      	ldr	r0, [pc, #152]	@ (801a74c <udp_sendto_if_src+0x1d8>)
 801a6b2:	f004 f903 	bl	801e8bc <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801a6b6:	69fb      	ldr	r3, [r7, #28]
 801a6b8:	685b      	ldr	r3, [r3, #4]
 801a6ba:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801a6bc:	68fb      	ldr	r3, [r7, #12]
 801a6be:	8a5b      	ldrh	r3, [r3, #18]
 801a6c0:	4618      	mov	r0, r3
 801a6c2:	f7f6 f97d 	bl	80109c0 <lwip_htons>
 801a6c6:	4603      	mov	r3, r0
 801a6c8:	461a      	mov	r2, r3
 801a6ca:	697b      	ldr	r3, [r7, #20]
 801a6cc:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801a6ce:	887b      	ldrh	r3, [r7, #2]
 801a6d0:	4618      	mov	r0, r3
 801a6d2:	f7f6 f975 	bl	80109c0 <lwip_htons>
 801a6d6:	4603      	mov	r3, r0
 801a6d8:	461a      	mov	r2, r3
 801a6da:	697b      	ldr	r3, [r7, #20]
 801a6dc:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801a6de:	697b      	ldr	r3, [r7, #20]
 801a6e0:	2200      	movs	r2, #0
 801a6e2:	719a      	strb	r2, [r3, #6]
 801a6e4:	2200      	movs	r2, #0
 801a6e6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801a6e8:	69fb      	ldr	r3, [r7, #28]
 801a6ea:	891b      	ldrh	r3, [r3, #8]
 801a6ec:	4618      	mov	r0, r3
 801a6ee:	f7f6 f967 	bl	80109c0 <lwip_htons>
 801a6f2:	4603      	mov	r3, r0
 801a6f4:	461a      	mov	r2, r3
 801a6f6:	697b      	ldr	r3, [r7, #20]
 801a6f8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801a6fa:	2311      	movs	r3, #17
 801a6fc:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801a6fe:	68fb      	ldr	r3, [r7, #12]
 801a700:	7adb      	ldrb	r3, [r3, #11]
 801a702:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801a704:	68fb      	ldr	r3, [r7, #12]
 801a706:	7a9b      	ldrb	r3, [r3, #10]
 801a708:	7cb9      	ldrb	r1, [r7, #18]
 801a70a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a70c:	9202      	str	r2, [sp, #8]
 801a70e:	7cfa      	ldrb	r2, [r7, #19]
 801a710:	9201      	str	r2, [sp, #4]
 801a712:	9300      	str	r3, [sp, #0]
 801a714:	460b      	mov	r3, r1
 801a716:	687a      	ldr	r2, [r7, #4]
 801a718:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a71a:	69f8      	ldr	r0, [r7, #28]
 801a71c:	f001 fd78 	bl	801c210 <ip4_output_if_src>
 801a720:	4603      	mov	r3, r0
 801a722:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801a724:	69fa      	ldr	r2, [r7, #28]
 801a726:	68bb      	ldr	r3, [r7, #8]
 801a728:	429a      	cmp	r2, r3
 801a72a:	d004      	beq.n	801a736 <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 801a72c:	69f8      	ldr	r0, [r7, #28]
 801a72e:	f7f8 fd21 	bl	8013174 <pbuf_free>
    q = NULL;
 801a732:	2300      	movs	r3, #0
 801a734:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801a736:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801a73a:	4618      	mov	r0, r3
 801a73c:	3720      	adds	r7, #32
 801a73e:	46bd      	mov	sp, r7
 801a740:	bd80      	pop	{r7, pc}
 801a742:	bf00      	nop
 801a744:	08025818 	.word	0x08025818
 801a748:	08025a04 	.word	0x08025a04
 801a74c:	0802586c 	.word	0x0802586c
 801a750:	08025a24 	.word	0x08025a24
 801a754:	08025a44 	.word	0x08025a44
 801a758:	08025a68 	.word	0x08025a68
 801a75c:	08025a8c 	.word	0x08025a8c
 801a760:	08025ab0 	.word	0x08025ab0

0801a764 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a764:	b580      	push	{r7, lr}
 801a766:	b086      	sub	sp, #24
 801a768:	af00      	add	r7, sp, #0
 801a76a:	60f8      	str	r0, [r7, #12]
 801a76c:	60b9      	str	r1, [r7, #8]
 801a76e:	4613      	mov	r3, r2
 801a770:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a772:	68bb      	ldr	r3, [r7, #8]
 801a774:	2b00      	cmp	r3, #0
 801a776:	d101      	bne.n	801a77c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a778:	4b39      	ldr	r3, [pc, #228]	@ (801a860 <udp_bind+0xfc>)
 801a77a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a77c:	68fb      	ldr	r3, [r7, #12]
 801a77e:	2b00      	cmp	r3, #0
 801a780:	d109      	bne.n	801a796 <udp_bind+0x32>
 801a782:	4b38      	ldr	r3, [pc, #224]	@ (801a864 <udp_bind+0x100>)
 801a784:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801a788:	4937      	ldr	r1, [pc, #220]	@ (801a868 <udp_bind+0x104>)
 801a78a:	4838      	ldr	r0, [pc, #224]	@ (801a86c <udp_bind+0x108>)
 801a78c:	f004 f896 	bl	801e8bc <iprintf>
 801a790:	f06f 030f 	mvn.w	r3, #15
 801a794:	e060      	b.n	801a858 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a796:	2300      	movs	r3, #0
 801a798:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a79a:	4b35      	ldr	r3, [pc, #212]	@ (801a870 <udp_bind+0x10c>)
 801a79c:	681b      	ldr	r3, [r3, #0]
 801a79e:	617b      	str	r3, [r7, #20]
 801a7a0:	e009      	b.n	801a7b6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a7a2:	68fa      	ldr	r2, [r7, #12]
 801a7a4:	697b      	ldr	r3, [r7, #20]
 801a7a6:	429a      	cmp	r2, r3
 801a7a8:	d102      	bne.n	801a7b0 <udp_bind+0x4c>
      rebind = 1;
 801a7aa:	2301      	movs	r3, #1
 801a7ac:	74fb      	strb	r3, [r7, #19]
      break;
 801a7ae:	e005      	b.n	801a7bc <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a7b0:	697b      	ldr	r3, [r7, #20]
 801a7b2:	68db      	ldr	r3, [r3, #12]
 801a7b4:	617b      	str	r3, [r7, #20]
 801a7b6:	697b      	ldr	r3, [r7, #20]
 801a7b8:	2b00      	cmp	r3, #0
 801a7ba:	d1f2      	bne.n	801a7a2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a7bc:	88fb      	ldrh	r3, [r7, #6]
 801a7be:	2b00      	cmp	r3, #0
 801a7c0:	d109      	bne.n	801a7d6 <udp_bind+0x72>
    port = udp_new_port();
 801a7c2:	f7ff fc23 	bl	801a00c <udp_new_port>
 801a7c6:	4603      	mov	r3, r0
 801a7c8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a7ca:	88fb      	ldrh	r3, [r7, #6]
 801a7cc:	2b00      	cmp	r3, #0
 801a7ce:	d12c      	bne.n	801a82a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a7d0:	f06f 0307 	mvn.w	r3, #7
 801a7d4:	e040      	b.n	801a858 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a7d6:	4b26      	ldr	r3, [pc, #152]	@ (801a870 <udp_bind+0x10c>)
 801a7d8:	681b      	ldr	r3, [r3, #0]
 801a7da:	617b      	str	r3, [r7, #20]
 801a7dc:	e022      	b.n	801a824 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a7de:	68fa      	ldr	r2, [r7, #12]
 801a7e0:	697b      	ldr	r3, [r7, #20]
 801a7e2:	429a      	cmp	r2, r3
 801a7e4:	d01b      	beq.n	801a81e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a7e6:	697b      	ldr	r3, [r7, #20]
 801a7e8:	8a5b      	ldrh	r3, [r3, #18]
 801a7ea:	88fa      	ldrh	r2, [r7, #6]
 801a7ec:	429a      	cmp	r2, r3
 801a7ee:	d116      	bne.n	801a81e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a7f0:	697b      	ldr	r3, [r7, #20]
 801a7f2:	681a      	ldr	r2, [r3, #0]
 801a7f4:	68bb      	ldr	r3, [r7, #8]
 801a7f6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a7f8:	429a      	cmp	r2, r3
 801a7fa:	d00d      	beq.n	801a818 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a7fc:	68bb      	ldr	r3, [r7, #8]
 801a7fe:	2b00      	cmp	r3, #0
 801a800:	d00a      	beq.n	801a818 <udp_bind+0xb4>
 801a802:	68bb      	ldr	r3, [r7, #8]
 801a804:	681b      	ldr	r3, [r3, #0]
 801a806:	2b00      	cmp	r3, #0
 801a808:	d006      	beq.n	801a818 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a80a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a80c:	2b00      	cmp	r3, #0
 801a80e:	d003      	beq.n	801a818 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a810:	697b      	ldr	r3, [r7, #20]
 801a812:	681b      	ldr	r3, [r3, #0]
 801a814:	2b00      	cmp	r3, #0
 801a816:	d102      	bne.n	801a81e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a818:	f06f 0307 	mvn.w	r3, #7
 801a81c:	e01c      	b.n	801a858 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a81e:	697b      	ldr	r3, [r7, #20]
 801a820:	68db      	ldr	r3, [r3, #12]
 801a822:	617b      	str	r3, [r7, #20]
 801a824:	697b      	ldr	r3, [r7, #20]
 801a826:	2b00      	cmp	r3, #0
 801a828:	d1d9      	bne.n	801a7de <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801a82a:	68bb      	ldr	r3, [r7, #8]
 801a82c:	2b00      	cmp	r3, #0
 801a82e:	d002      	beq.n	801a836 <udp_bind+0xd2>
 801a830:	68bb      	ldr	r3, [r7, #8]
 801a832:	681b      	ldr	r3, [r3, #0]
 801a834:	e000      	b.n	801a838 <udp_bind+0xd4>
 801a836:	2300      	movs	r3, #0
 801a838:	68fa      	ldr	r2, [r7, #12]
 801a83a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801a83c:	68fb      	ldr	r3, [r7, #12]
 801a83e:	88fa      	ldrh	r2, [r7, #6]
 801a840:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801a842:	7cfb      	ldrb	r3, [r7, #19]
 801a844:	2b00      	cmp	r3, #0
 801a846:	d106      	bne.n	801a856 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801a848:	4b09      	ldr	r3, [pc, #36]	@ (801a870 <udp_bind+0x10c>)
 801a84a:	681a      	ldr	r2, [r3, #0]
 801a84c:	68fb      	ldr	r3, [r7, #12]
 801a84e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801a850:	4a07      	ldr	r2, [pc, #28]	@ (801a870 <udp_bind+0x10c>)
 801a852:	68fb      	ldr	r3, [r7, #12]
 801a854:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801a856:	2300      	movs	r3, #0
}
 801a858:	4618      	mov	r0, r3
 801a85a:	3718      	adds	r7, #24
 801a85c:	46bd      	mov	sp, r7
 801a85e:	bd80      	pop	{r7, pc}
 801a860:	08026408 	.word	0x08026408
 801a864:	08025818 	.word	0x08025818
 801a868:	08025ae0 	.word	0x08025ae0
 801a86c:	0802586c 	.word	0x0802586c
 801a870:	20067dd8 	.word	0x20067dd8

0801a874 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a874:	b580      	push	{r7, lr}
 801a876:	b086      	sub	sp, #24
 801a878:	af00      	add	r7, sp, #0
 801a87a:	60f8      	str	r0, [r7, #12]
 801a87c:	60b9      	str	r1, [r7, #8]
 801a87e:	4613      	mov	r3, r2
 801a880:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801a882:	68fb      	ldr	r3, [r7, #12]
 801a884:	2b00      	cmp	r3, #0
 801a886:	d109      	bne.n	801a89c <udp_connect+0x28>
 801a888:	4b2c      	ldr	r3, [pc, #176]	@ (801a93c <udp_connect+0xc8>)
 801a88a:	f240 4235 	movw	r2, #1077	@ 0x435
 801a88e:	492c      	ldr	r1, [pc, #176]	@ (801a940 <udp_connect+0xcc>)
 801a890:	482c      	ldr	r0, [pc, #176]	@ (801a944 <udp_connect+0xd0>)
 801a892:	f004 f813 	bl	801e8bc <iprintf>
 801a896:	f06f 030f 	mvn.w	r3, #15
 801a89a:	e04b      	b.n	801a934 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801a89c:	68bb      	ldr	r3, [r7, #8]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d109      	bne.n	801a8b6 <udp_connect+0x42>
 801a8a2:	4b26      	ldr	r3, [pc, #152]	@ (801a93c <udp_connect+0xc8>)
 801a8a4:	f240 4236 	movw	r2, #1078	@ 0x436
 801a8a8:	4927      	ldr	r1, [pc, #156]	@ (801a948 <udp_connect+0xd4>)
 801a8aa:	4826      	ldr	r0, [pc, #152]	@ (801a944 <udp_connect+0xd0>)
 801a8ac:	f004 f806 	bl	801e8bc <iprintf>
 801a8b0:	f06f 030f 	mvn.w	r3, #15
 801a8b4:	e03e      	b.n	801a934 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801a8b6:	68fb      	ldr	r3, [r7, #12]
 801a8b8:	8a5b      	ldrh	r3, [r3, #18]
 801a8ba:	2b00      	cmp	r3, #0
 801a8bc:	d10f      	bne.n	801a8de <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a8be:	68f9      	ldr	r1, [r7, #12]
 801a8c0:	68fb      	ldr	r3, [r7, #12]
 801a8c2:	8a5b      	ldrh	r3, [r3, #18]
 801a8c4:	461a      	mov	r2, r3
 801a8c6:	68f8      	ldr	r0, [r7, #12]
 801a8c8:	f7ff ff4c 	bl	801a764 <udp_bind>
 801a8cc:	4603      	mov	r3, r0
 801a8ce:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801a8d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d002      	beq.n	801a8de <udp_connect+0x6a>
      return err;
 801a8d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a8dc:	e02a      	b.n	801a934 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801a8de:	68bb      	ldr	r3, [r7, #8]
 801a8e0:	2b00      	cmp	r3, #0
 801a8e2:	d002      	beq.n	801a8ea <udp_connect+0x76>
 801a8e4:	68bb      	ldr	r3, [r7, #8]
 801a8e6:	681b      	ldr	r3, [r3, #0]
 801a8e8:	e000      	b.n	801a8ec <udp_connect+0x78>
 801a8ea:	2300      	movs	r3, #0
 801a8ec:	68fa      	ldr	r2, [r7, #12]
 801a8ee:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801a8f0:	68fb      	ldr	r3, [r7, #12]
 801a8f2:	88fa      	ldrh	r2, [r7, #6]
 801a8f4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801a8f6:	68fb      	ldr	r3, [r7, #12]
 801a8f8:	7c1b      	ldrb	r3, [r3, #16]
 801a8fa:	f043 0304 	orr.w	r3, r3, #4
 801a8fe:	b2da      	uxtb	r2, r3
 801a900:	68fb      	ldr	r3, [r7, #12]
 801a902:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a904:	4b11      	ldr	r3, [pc, #68]	@ (801a94c <udp_connect+0xd8>)
 801a906:	681b      	ldr	r3, [r3, #0]
 801a908:	617b      	str	r3, [r7, #20]
 801a90a:	e008      	b.n	801a91e <udp_connect+0xaa>
    if (pcb == ipcb) {
 801a90c:	68fa      	ldr	r2, [r7, #12]
 801a90e:	697b      	ldr	r3, [r7, #20]
 801a910:	429a      	cmp	r2, r3
 801a912:	d101      	bne.n	801a918 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801a914:	2300      	movs	r3, #0
 801a916:	e00d      	b.n	801a934 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a918:	697b      	ldr	r3, [r7, #20]
 801a91a:	68db      	ldr	r3, [r3, #12]
 801a91c:	617b      	str	r3, [r7, #20]
 801a91e:	697b      	ldr	r3, [r7, #20]
 801a920:	2b00      	cmp	r3, #0
 801a922:	d1f3      	bne.n	801a90c <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801a924:	4b09      	ldr	r3, [pc, #36]	@ (801a94c <udp_connect+0xd8>)
 801a926:	681a      	ldr	r2, [r3, #0]
 801a928:	68fb      	ldr	r3, [r7, #12]
 801a92a:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801a92c:	4a07      	ldr	r2, [pc, #28]	@ (801a94c <udp_connect+0xd8>)
 801a92e:	68fb      	ldr	r3, [r7, #12]
 801a930:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801a932:	2300      	movs	r3, #0
}
 801a934:	4618      	mov	r0, r3
 801a936:	3718      	adds	r7, #24
 801a938:	46bd      	mov	sp, r7
 801a93a:	bd80      	pop	{r7, pc}
 801a93c:	08025818 	.word	0x08025818
 801a940:	08025af8 	.word	0x08025af8
 801a944:	0802586c 	.word	0x0802586c
 801a948:	08025b14 	.word	0x08025b14
 801a94c:	20067dd8 	.word	0x20067dd8

0801a950 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801a950:	b580      	push	{r7, lr}
 801a952:	b084      	sub	sp, #16
 801a954:	af00      	add	r7, sp, #0
 801a956:	60f8      	str	r0, [r7, #12]
 801a958:	60b9      	str	r1, [r7, #8]
 801a95a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801a95c:	68fb      	ldr	r3, [r7, #12]
 801a95e:	2b00      	cmp	r3, #0
 801a960:	d107      	bne.n	801a972 <udp_recv+0x22>
 801a962:	4b08      	ldr	r3, [pc, #32]	@ (801a984 <udp_recv+0x34>)
 801a964:	f240 428a 	movw	r2, #1162	@ 0x48a
 801a968:	4907      	ldr	r1, [pc, #28]	@ (801a988 <udp_recv+0x38>)
 801a96a:	4808      	ldr	r0, [pc, #32]	@ (801a98c <udp_recv+0x3c>)
 801a96c:	f003 ffa6 	bl	801e8bc <iprintf>
 801a970:	e005      	b.n	801a97e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801a972:	68fb      	ldr	r3, [r7, #12]
 801a974:	68ba      	ldr	r2, [r7, #8]
 801a976:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801a978:	68fb      	ldr	r3, [r7, #12]
 801a97a:	687a      	ldr	r2, [r7, #4]
 801a97c:	61da      	str	r2, [r3, #28]
}
 801a97e:	3710      	adds	r7, #16
 801a980:	46bd      	mov	sp, r7
 801a982:	bd80      	pop	{r7, pc}
 801a984:	08025818 	.word	0x08025818
 801a988:	08025b4c 	.word	0x08025b4c
 801a98c:	0802586c 	.word	0x0802586c

0801a990 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801a990:	b580      	push	{r7, lr}
 801a992:	b084      	sub	sp, #16
 801a994:	af00      	add	r7, sp, #0
 801a996:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801a998:	687b      	ldr	r3, [r7, #4]
 801a99a:	2b00      	cmp	r3, #0
 801a99c:	d107      	bne.n	801a9ae <udp_remove+0x1e>
 801a99e:	4b19      	ldr	r3, [pc, #100]	@ (801aa04 <udp_remove+0x74>)
 801a9a0:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801a9a4:	4918      	ldr	r1, [pc, #96]	@ (801aa08 <udp_remove+0x78>)
 801a9a6:	4819      	ldr	r0, [pc, #100]	@ (801aa0c <udp_remove+0x7c>)
 801a9a8:	f003 ff88 	bl	801e8bc <iprintf>
 801a9ac:	e026      	b.n	801a9fc <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801a9ae:	4b18      	ldr	r3, [pc, #96]	@ (801aa10 <udp_remove+0x80>)
 801a9b0:	681b      	ldr	r3, [r3, #0]
 801a9b2:	687a      	ldr	r2, [r7, #4]
 801a9b4:	429a      	cmp	r2, r3
 801a9b6:	d105      	bne.n	801a9c4 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801a9b8:	4b15      	ldr	r3, [pc, #84]	@ (801aa10 <udp_remove+0x80>)
 801a9ba:	681b      	ldr	r3, [r3, #0]
 801a9bc:	68db      	ldr	r3, [r3, #12]
 801a9be:	4a14      	ldr	r2, [pc, #80]	@ (801aa10 <udp_remove+0x80>)
 801a9c0:	6013      	str	r3, [r2, #0]
 801a9c2:	e017      	b.n	801a9f4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a9c4:	4b12      	ldr	r3, [pc, #72]	@ (801aa10 <udp_remove+0x80>)
 801a9c6:	681b      	ldr	r3, [r3, #0]
 801a9c8:	60fb      	str	r3, [r7, #12]
 801a9ca:	e010      	b.n	801a9ee <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	68db      	ldr	r3, [r3, #12]
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	d009      	beq.n	801a9e8 <udp_remove+0x58>
 801a9d4:	68fb      	ldr	r3, [r7, #12]
 801a9d6:	68db      	ldr	r3, [r3, #12]
 801a9d8:	687a      	ldr	r2, [r7, #4]
 801a9da:	429a      	cmp	r2, r3
 801a9dc:	d104      	bne.n	801a9e8 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	68da      	ldr	r2, [r3, #12]
 801a9e2:	68fb      	ldr	r3, [r7, #12]
 801a9e4:	60da      	str	r2, [r3, #12]
        break;
 801a9e6:	e005      	b.n	801a9f4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a9e8:	68fb      	ldr	r3, [r7, #12]
 801a9ea:	68db      	ldr	r3, [r3, #12]
 801a9ec:	60fb      	str	r3, [r7, #12]
 801a9ee:	68fb      	ldr	r3, [r7, #12]
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d1eb      	bne.n	801a9cc <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801a9f4:	6879      	ldr	r1, [r7, #4]
 801a9f6:	2000      	movs	r0, #0
 801a9f8:	f7f7 fd18 	bl	801242c <memp_free>
}
 801a9fc:	3710      	adds	r7, #16
 801a9fe:	46bd      	mov	sp, r7
 801aa00:	bd80      	pop	{r7, pc}
 801aa02:	bf00      	nop
 801aa04:	08025818 	.word	0x08025818
 801aa08:	08025b64 	.word	0x08025b64
 801aa0c:	0802586c 	.word	0x0802586c
 801aa10:	20067dd8 	.word	0x20067dd8

0801aa14 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801aa14:	b580      	push	{r7, lr}
 801aa16:	b082      	sub	sp, #8
 801aa18:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801aa1a:	2000      	movs	r0, #0
 801aa1c:	f7f7 fc90 	bl	8012340 <memp_malloc>
 801aa20:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801aa22:	687b      	ldr	r3, [r7, #4]
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	d007      	beq.n	801aa38 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801aa28:	2220      	movs	r2, #32
 801aa2a:	2100      	movs	r1, #0
 801aa2c:	6878      	ldr	r0, [r7, #4]
 801aa2e:	f004 f94b 	bl	801ecc8 <memset>
    pcb->ttl = UDP_TTL;
 801aa32:	687b      	ldr	r3, [r7, #4]
 801aa34:	22ff      	movs	r2, #255	@ 0xff
 801aa36:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801aa38:	687b      	ldr	r3, [r7, #4]
}
 801aa3a:	4618      	mov	r0, r3
 801aa3c:	3708      	adds	r7, #8
 801aa3e:	46bd      	mov	sp, r7
 801aa40:	bd80      	pop	{r7, pc}

0801aa42 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801aa42:	b580      	push	{r7, lr}
 801aa44:	b084      	sub	sp, #16
 801aa46:	af00      	add	r7, sp, #0
 801aa48:	4603      	mov	r3, r0
 801aa4a:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801aa4c:	f7ff ffe2 	bl	801aa14 <udp_new>
 801aa50:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801aa52:	68fb      	ldr	r3, [r7, #12]
}
 801aa54:	4618      	mov	r0, r3
 801aa56:	3710      	adds	r7, #16
 801aa58:	46bd      	mov	sp, r7
 801aa5a:	bd80      	pop	{r7, pc}

0801aa5c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801aa5c:	b480      	push	{r7}
 801aa5e:	b085      	sub	sp, #20
 801aa60:	af00      	add	r7, sp, #0
 801aa62:	6078      	str	r0, [r7, #4]
 801aa64:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801aa66:	687b      	ldr	r3, [r7, #4]
 801aa68:	2b00      	cmp	r3, #0
 801aa6a:	d01e      	beq.n	801aaaa <udp_netif_ip_addr_changed+0x4e>
 801aa6c:	687b      	ldr	r3, [r7, #4]
 801aa6e:	681b      	ldr	r3, [r3, #0]
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	d01a      	beq.n	801aaaa <udp_netif_ip_addr_changed+0x4e>
 801aa74:	683b      	ldr	r3, [r7, #0]
 801aa76:	2b00      	cmp	r3, #0
 801aa78:	d017      	beq.n	801aaaa <udp_netif_ip_addr_changed+0x4e>
 801aa7a:	683b      	ldr	r3, [r7, #0]
 801aa7c:	681b      	ldr	r3, [r3, #0]
 801aa7e:	2b00      	cmp	r3, #0
 801aa80:	d013      	beq.n	801aaaa <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801aa82:	4b0d      	ldr	r3, [pc, #52]	@ (801aab8 <udp_netif_ip_addr_changed+0x5c>)
 801aa84:	681b      	ldr	r3, [r3, #0]
 801aa86:	60fb      	str	r3, [r7, #12]
 801aa88:	e00c      	b.n	801aaa4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801aa8a:	68fb      	ldr	r3, [r7, #12]
 801aa8c:	681a      	ldr	r2, [r3, #0]
 801aa8e:	687b      	ldr	r3, [r7, #4]
 801aa90:	681b      	ldr	r3, [r3, #0]
 801aa92:	429a      	cmp	r2, r3
 801aa94:	d103      	bne.n	801aa9e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801aa96:	683b      	ldr	r3, [r7, #0]
 801aa98:	681a      	ldr	r2, [r3, #0]
 801aa9a:	68fb      	ldr	r3, [r7, #12]
 801aa9c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801aa9e:	68fb      	ldr	r3, [r7, #12]
 801aaa0:	68db      	ldr	r3, [r3, #12]
 801aaa2:	60fb      	str	r3, [r7, #12]
 801aaa4:	68fb      	ldr	r3, [r7, #12]
 801aaa6:	2b00      	cmp	r3, #0
 801aaa8:	d1ef      	bne.n	801aa8a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801aaaa:	bf00      	nop
 801aaac:	3714      	adds	r7, #20
 801aaae:	46bd      	mov	sp, r7
 801aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aab4:	4770      	bx	lr
 801aab6:	bf00      	nop
 801aab8:	20067dd8 	.word	0x20067dd8

0801aabc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801aabc:	b580      	push	{r7, lr}
 801aabe:	b082      	sub	sp, #8
 801aac0:	af00      	add	r7, sp, #0
 801aac2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801aac4:	4915      	ldr	r1, [pc, #84]	@ (801ab1c <etharp_free_entry+0x60>)
 801aac6:	687a      	ldr	r2, [r7, #4]
 801aac8:	4613      	mov	r3, r2
 801aaca:	005b      	lsls	r3, r3, #1
 801aacc:	4413      	add	r3, r2
 801aace:	00db      	lsls	r3, r3, #3
 801aad0:	440b      	add	r3, r1
 801aad2:	681b      	ldr	r3, [r3, #0]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	d013      	beq.n	801ab00 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801aad8:	4910      	ldr	r1, [pc, #64]	@ (801ab1c <etharp_free_entry+0x60>)
 801aada:	687a      	ldr	r2, [r7, #4]
 801aadc:	4613      	mov	r3, r2
 801aade:	005b      	lsls	r3, r3, #1
 801aae0:	4413      	add	r3, r2
 801aae2:	00db      	lsls	r3, r3, #3
 801aae4:	440b      	add	r3, r1
 801aae6:	681b      	ldr	r3, [r3, #0]
 801aae8:	4618      	mov	r0, r3
 801aaea:	f7f8 fb43 	bl	8013174 <pbuf_free>
    arp_table[i].q = NULL;
 801aaee:	490b      	ldr	r1, [pc, #44]	@ (801ab1c <etharp_free_entry+0x60>)
 801aaf0:	687a      	ldr	r2, [r7, #4]
 801aaf2:	4613      	mov	r3, r2
 801aaf4:	005b      	lsls	r3, r3, #1
 801aaf6:	4413      	add	r3, r2
 801aaf8:	00db      	lsls	r3, r3, #3
 801aafa:	440b      	add	r3, r1
 801aafc:	2200      	movs	r2, #0
 801aafe:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ab00:	4906      	ldr	r1, [pc, #24]	@ (801ab1c <etharp_free_entry+0x60>)
 801ab02:	687a      	ldr	r2, [r7, #4]
 801ab04:	4613      	mov	r3, r2
 801ab06:	005b      	lsls	r3, r3, #1
 801ab08:	4413      	add	r3, r2
 801ab0a:	00db      	lsls	r3, r3, #3
 801ab0c:	440b      	add	r3, r1
 801ab0e:	3314      	adds	r3, #20
 801ab10:	2200      	movs	r2, #0
 801ab12:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801ab14:	bf00      	nop
 801ab16:	3708      	adds	r7, #8
 801ab18:	46bd      	mov	sp, r7
 801ab1a:	bd80      	pop	{r7, pc}
 801ab1c:	20067ddc 	.word	0x20067ddc

0801ab20 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801ab20:	b580      	push	{r7, lr}
 801ab22:	b082      	sub	sp, #8
 801ab24:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ab26:	2300      	movs	r3, #0
 801ab28:	607b      	str	r3, [r7, #4]
 801ab2a:	e09a      	b.n	801ac62 <etharp_tmr+0x142>
    u8_t state = arp_table[i].state;
 801ab2c:	4951      	ldr	r1, [pc, #324]	@ (801ac74 <etharp_tmr+0x154>)
 801ab2e:	687a      	ldr	r2, [r7, #4]
 801ab30:	4613      	mov	r3, r2
 801ab32:	005b      	lsls	r3, r3, #1
 801ab34:	4413      	add	r3, r2
 801ab36:	00db      	lsls	r3, r3, #3
 801ab38:	440b      	add	r3, r1
 801ab3a:	3314      	adds	r3, #20
 801ab3c:	781b      	ldrb	r3, [r3, #0]
 801ab3e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801ab40:	78fb      	ldrb	r3, [r7, #3]
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	f000 808a 	beq.w	801ac5c <etharp_tmr+0x13c>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
 801ab48:	78fb      	ldrb	r3, [r7, #3]
 801ab4a:	2b05      	cmp	r3, #5
 801ab4c:	f000 8086 	beq.w	801ac5c <etharp_tmr+0x13c>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801ab50:	4948      	ldr	r1, [pc, #288]	@ (801ac74 <etharp_tmr+0x154>)
 801ab52:	687a      	ldr	r2, [r7, #4]
 801ab54:	4613      	mov	r3, r2
 801ab56:	005b      	lsls	r3, r3, #1
 801ab58:	4413      	add	r3, r2
 801ab5a:	00db      	lsls	r3, r3, #3
 801ab5c:	440b      	add	r3, r1
 801ab5e:	3312      	adds	r3, #18
 801ab60:	881b      	ldrh	r3, [r3, #0]
 801ab62:	3301      	adds	r3, #1
 801ab64:	b298      	uxth	r0, r3
 801ab66:	4943      	ldr	r1, [pc, #268]	@ (801ac74 <etharp_tmr+0x154>)
 801ab68:	687a      	ldr	r2, [r7, #4]
 801ab6a:	4613      	mov	r3, r2
 801ab6c:	005b      	lsls	r3, r3, #1
 801ab6e:	4413      	add	r3, r2
 801ab70:	00db      	lsls	r3, r3, #3
 801ab72:	440b      	add	r3, r1
 801ab74:	3312      	adds	r3, #18
 801ab76:	4602      	mov	r2, r0
 801ab78:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ab7a:	493e      	ldr	r1, [pc, #248]	@ (801ac74 <etharp_tmr+0x154>)
 801ab7c:	687a      	ldr	r2, [r7, #4]
 801ab7e:	4613      	mov	r3, r2
 801ab80:	005b      	lsls	r3, r3, #1
 801ab82:	4413      	add	r3, r2
 801ab84:	00db      	lsls	r3, r3, #3
 801ab86:	440b      	add	r3, r1
 801ab88:	3312      	adds	r3, #18
 801ab8a:	881b      	ldrh	r3, [r3, #0]
 801ab8c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801ab90:	d215      	bcs.n	801abbe <etharp_tmr+0x9e>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ab92:	4938      	ldr	r1, [pc, #224]	@ (801ac74 <etharp_tmr+0x154>)
 801ab94:	687a      	ldr	r2, [r7, #4]
 801ab96:	4613      	mov	r3, r2
 801ab98:	005b      	lsls	r3, r3, #1
 801ab9a:	4413      	add	r3, r2
 801ab9c:	00db      	lsls	r3, r3, #3
 801ab9e:	440b      	add	r3, r1
 801aba0:	3314      	adds	r3, #20
 801aba2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801aba4:	2b01      	cmp	r3, #1
 801aba6:	d10e      	bne.n	801abc6 <etharp_tmr+0xa6>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801aba8:	4932      	ldr	r1, [pc, #200]	@ (801ac74 <etharp_tmr+0x154>)
 801abaa:	687a      	ldr	r2, [r7, #4]
 801abac:	4613      	mov	r3, r2
 801abae:	005b      	lsls	r3, r3, #1
 801abb0:	4413      	add	r3, r2
 801abb2:	00db      	lsls	r3, r3, #3
 801abb4:	440b      	add	r3, r1
 801abb6:	3312      	adds	r3, #18
 801abb8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801abba:	2b04      	cmp	r3, #4
 801abbc:	d903      	bls.n	801abc6 <etharp_tmr+0xa6>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801abbe:	6878      	ldr	r0, [r7, #4]
 801abc0:	f7ff ff7c 	bl	801aabc <etharp_free_entry>
 801abc4:	e04a      	b.n	801ac5c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801abc6:	492b      	ldr	r1, [pc, #172]	@ (801ac74 <etharp_tmr+0x154>)
 801abc8:	687a      	ldr	r2, [r7, #4]
 801abca:	4613      	mov	r3, r2
 801abcc:	005b      	lsls	r3, r3, #1
 801abce:	4413      	add	r3, r2
 801abd0:	00db      	lsls	r3, r3, #3
 801abd2:	440b      	add	r3, r1
 801abd4:	3314      	adds	r3, #20
 801abd6:	781b      	ldrb	r3, [r3, #0]
 801abd8:	2b03      	cmp	r3, #3
 801abda:	d10a      	bne.n	801abf2 <etharp_tmr+0xd2>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801abdc:	4925      	ldr	r1, [pc, #148]	@ (801ac74 <etharp_tmr+0x154>)
 801abde:	687a      	ldr	r2, [r7, #4]
 801abe0:	4613      	mov	r3, r2
 801abe2:	005b      	lsls	r3, r3, #1
 801abe4:	4413      	add	r3, r2
 801abe6:	00db      	lsls	r3, r3, #3
 801abe8:	440b      	add	r3, r1
 801abea:	3314      	adds	r3, #20
 801abec:	2204      	movs	r2, #4
 801abee:	701a      	strb	r2, [r3, #0]
 801abf0:	e034      	b.n	801ac5c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801abf2:	4920      	ldr	r1, [pc, #128]	@ (801ac74 <etharp_tmr+0x154>)
 801abf4:	687a      	ldr	r2, [r7, #4]
 801abf6:	4613      	mov	r3, r2
 801abf8:	005b      	lsls	r3, r3, #1
 801abfa:	4413      	add	r3, r2
 801abfc:	00db      	lsls	r3, r3, #3
 801abfe:	440b      	add	r3, r1
 801ac00:	3314      	adds	r3, #20
 801ac02:	781b      	ldrb	r3, [r3, #0]
 801ac04:	2b04      	cmp	r3, #4
 801ac06:	d10a      	bne.n	801ac1e <etharp_tmr+0xfe>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ac08:	491a      	ldr	r1, [pc, #104]	@ (801ac74 <etharp_tmr+0x154>)
 801ac0a:	687a      	ldr	r2, [r7, #4]
 801ac0c:	4613      	mov	r3, r2
 801ac0e:	005b      	lsls	r3, r3, #1
 801ac10:	4413      	add	r3, r2
 801ac12:	00db      	lsls	r3, r3, #3
 801ac14:	440b      	add	r3, r1
 801ac16:	3314      	adds	r3, #20
 801ac18:	2202      	movs	r2, #2
 801ac1a:	701a      	strb	r2, [r3, #0]
 801ac1c:	e01e      	b.n	801ac5c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ac1e:	4915      	ldr	r1, [pc, #84]	@ (801ac74 <etharp_tmr+0x154>)
 801ac20:	687a      	ldr	r2, [r7, #4]
 801ac22:	4613      	mov	r3, r2
 801ac24:	005b      	lsls	r3, r3, #1
 801ac26:	4413      	add	r3, r2
 801ac28:	00db      	lsls	r3, r3, #3
 801ac2a:	440b      	add	r3, r1
 801ac2c:	3314      	adds	r3, #20
 801ac2e:	781b      	ldrb	r3, [r3, #0]
 801ac30:	2b01      	cmp	r3, #1
 801ac32:	d113      	bne.n	801ac5c <etharp_tmr+0x13c>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ac34:	490f      	ldr	r1, [pc, #60]	@ (801ac74 <etharp_tmr+0x154>)
 801ac36:	687a      	ldr	r2, [r7, #4]
 801ac38:	4613      	mov	r3, r2
 801ac3a:	005b      	lsls	r3, r3, #1
 801ac3c:	4413      	add	r3, r2
 801ac3e:	00db      	lsls	r3, r3, #3
 801ac40:	440b      	add	r3, r1
 801ac42:	3308      	adds	r3, #8
 801ac44:	6818      	ldr	r0, [r3, #0]
 801ac46:	687a      	ldr	r2, [r7, #4]
 801ac48:	4613      	mov	r3, r2
 801ac4a:	005b      	lsls	r3, r3, #1
 801ac4c:	4413      	add	r3, r2
 801ac4e:	00db      	lsls	r3, r3, #3
 801ac50:	4a08      	ldr	r2, [pc, #32]	@ (801ac74 <etharp_tmr+0x154>)
 801ac52:	4413      	add	r3, r2
 801ac54:	3304      	adds	r3, #4
 801ac56:	4619      	mov	r1, r3
 801ac58:	f000 fe90 	bl	801b97c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ac5c:	687b      	ldr	r3, [r7, #4]
 801ac5e:	3301      	adds	r3, #1
 801ac60:	607b      	str	r3, [r7, #4]
 801ac62:	687b      	ldr	r3, [r7, #4]
 801ac64:	2b7e      	cmp	r3, #126	@ 0x7e
 801ac66:	f77f af61 	ble.w	801ab2c <etharp_tmr+0xc>
      }
    }
  }
}
 801ac6a:	bf00      	nop
 801ac6c:	bf00      	nop
 801ac6e:	3708      	adds	r7, #8
 801ac70:	46bd      	mov	sp, r7
 801ac72:	bd80      	pop	{r7, pc}
 801ac74:	20067ddc 	.word	0x20067ddc

0801ac78 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801ac78:	b580      	push	{r7, lr}
 801ac7a:	b08a      	sub	sp, #40	@ 0x28
 801ac7c:	af00      	add	r7, sp, #0
 801ac7e:	60f8      	str	r0, [r7, #12]
 801ac80:	460b      	mov	r3, r1
 801ac82:	607a      	str	r2, [r7, #4]
 801ac84:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ac86:	237f      	movs	r3, #127	@ 0x7f
 801ac88:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801ac8a:	237f      	movs	r3, #127	@ 0x7f
 801ac8c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801ac8e:	237f      	movs	r3, #127	@ 0x7f
 801ac90:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801ac92:	2300      	movs	r3, #0
 801ac94:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801ac96:	237f      	movs	r3, #127	@ 0x7f
 801ac98:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801ac9a:	2300      	movs	r3, #0
 801ac9c:	83bb      	strh	r3, [r7, #28]
 801ac9e:	2300      	movs	r3, #0
 801aca0:	837b      	strh	r3, [r7, #26]
 801aca2:	2300      	movs	r3, #0
 801aca4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801aca6:	2300      	movs	r3, #0
 801aca8:	843b      	strh	r3, [r7, #32]
 801acaa:	e0b1      	b.n	801ae10 <etharp_find_entry+0x198>
    u8_t state = arp_table[i].state;
 801acac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801acb0:	49a7      	ldr	r1, [pc, #668]	@ (801af50 <etharp_find_entry+0x2d8>)
 801acb2:	4613      	mov	r3, r2
 801acb4:	005b      	lsls	r3, r3, #1
 801acb6:	4413      	add	r3, r2
 801acb8:	00db      	lsls	r3, r3, #3
 801acba:	440b      	add	r3, r1
 801acbc:	3314      	adds	r3, #20
 801acbe:	781b      	ldrb	r3, [r3, #0]
 801acc0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801acc2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801acc6:	2b7f      	cmp	r3, #127	@ 0x7f
 801acc8:	d105      	bne.n	801acd6 <etharp_find_entry+0x5e>
 801acca:	7dfb      	ldrb	r3, [r7, #23]
 801accc:	2b00      	cmp	r3, #0
 801acce:	d102      	bne.n	801acd6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801acd0:	8c3b      	ldrh	r3, [r7, #32]
 801acd2:	847b      	strh	r3, [r7, #34]	@ 0x22
 801acd4:	e098      	b.n	801ae08 <etharp_find_entry+0x190>
    } else if (state != ETHARP_STATE_EMPTY) {
 801acd6:	7dfb      	ldrb	r3, [r7, #23]
 801acd8:	2b00      	cmp	r3, #0
 801acda:	f000 8095 	beq.w	801ae08 <etharp_find_entry+0x190>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801acde:	7dfb      	ldrb	r3, [r7, #23]
 801ace0:	2b01      	cmp	r3, #1
 801ace2:	d009      	beq.n	801acf8 <etharp_find_entry+0x80>
 801ace4:	7dfb      	ldrb	r3, [r7, #23]
 801ace6:	2b01      	cmp	r3, #1
 801ace8:	d806      	bhi.n	801acf8 <etharp_find_entry+0x80>
 801acea:	4b9a      	ldr	r3, [pc, #616]	@ (801af54 <etharp_find_entry+0x2dc>)
 801acec:	f240 1223 	movw	r2, #291	@ 0x123
 801acf0:	4999      	ldr	r1, [pc, #612]	@ (801af58 <etharp_find_entry+0x2e0>)
 801acf2:	489a      	ldr	r0, [pc, #616]	@ (801af5c <etharp_find_entry+0x2e4>)
 801acf4:	f003 fde2 	bl	801e8bc <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801acf8:	68fb      	ldr	r3, [r7, #12]
 801acfa:	2b00      	cmp	r3, #0
 801acfc:	d020      	beq.n	801ad40 <etharp_find_entry+0xc8>
 801acfe:	68fb      	ldr	r3, [r7, #12]
 801ad00:	6819      	ldr	r1, [r3, #0]
 801ad02:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad06:	4892      	ldr	r0, [pc, #584]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ad08:	4613      	mov	r3, r2
 801ad0a:	005b      	lsls	r3, r3, #1
 801ad0c:	4413      	add	r3, r2
 801ad0e:	00db      	lsls	r3, r3, #3
 801ad10:	4403      	add	r3, r0
 801ad12:	3304      	adds	r3, #4
 801ad14:	681b      	ldr	r3, [r3, #0]
 801ad16:	4299      	cmp	r1, r3
 801ad18:	d112      	bne.n	801ad40 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ad1a:	687b      	ldr	r3, [r7, #4]
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	d00c      	beq.n	801ad3a <etharp_find_entry+0xc2>
 801ad20:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad24:	498a      	ldr	r1, [pc, #552]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ad26:	4613      	mov	r3, r2
 801ad28:	005b      	lsls	r3, r3, #1
 801ad2a:	4413      	add	r3, r2
 801ad2c:	00db      	lsls	r3, r3, #3
 801ad2e:	440b      	add	r3, r1
 801ad30:	3308      	adds	r3, #8
 801ad32:	681b      	ldr	r3, [r3, #0]
 801ad34:	687a      	ldr	r2, [r7, #4]
 801ad36:	429a      	cmp	r2, r3
 801ad38:	d102      	bne.n	801ad40 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ad3a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ad3e:	e103      	b.n	801af48 <etharp_find_entry+0x2d0>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ad40:	7dfb      	ldrb	r3, [r7, #23]
 801ad42:	2b01      	cmp	r3, #1
 801ad44:	d140      	bne.n	801adc8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ad46:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad4a:	4981      	ldr	r1, [pc, #516]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ad4c:	4613      	mov	r3, r2
 801ad4e:	005b      	lsls	r3, r3, #1
 801ad50:	4413      	add	r3, r2
 801ad52:	00db      	lsls	r3, r3, #3
 801ad54:	440b      	add	r3, r1
 801ad56:	681b      	ldr	r3, [r3, #0]
 801ad58:	2b00      	cmp	r3, #0
 801ad5a:	d01a      	beq.n	801ad92 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801ad5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad60:	497b      	ldr	r1, [pc, #492]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ad62:	4613      	mov	r3, r2
 801ad64:	005b      	lsls	r3, r3, #1
 801ad66:	4413      	add	r3, r2
 801ad68:	00db      	lsls	r3, r3, #3
 801ad6a:	440b      	add	r3, r1
 801ad6c:	3312      	adds	r3, #18
 801ad6e:	881b      	ldrh	r3, [r3, #0]
 801ad70:	8bba      	ldrh	r2, [r7, #28]
 801ad72:	429a      	cmp	r2, r3
 801ad74:	d848      	bhi.n	801ae08 <etharp_find_entry+0x190>
            old_queue = i;
 801ad76:	8c3b      	ldrh	r3, [r7, #32]
 801ad78:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801ad7a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad7e:	4974      	ldr	r1, [pc, #464]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ad80:	4613      	mov	r3, r2
 801ad82:	005b      	lsls	r3, r3, #1
 801ad84:	4413      	add	r3, r2
 801ad86:	00db      	lsls	r3, r3, #3
 801ad88:	440b      	add	r3, r1
 801ad8a:	3312      	adds	r3, #18
 801ad8c:	881b      	ldrh	r3, [r3, #0]
 801ad8e:	83bb      	strh	r3, [r7, #28]
 801ad90:	e03a      	b.n	801ae08 <etharp_find_entry+0x190>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801ad92:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad96:	496e      	ldr	r1, [pc, #440]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ad98:	4613      	mov	r3, r2
 801ad9a:	005b      	lsls	r3, r3, #1
 801ad9c:	4413      	add	r3, r2
 801ad9e:	00db      	lsls	r3, r3, #3
 801ada0:	440b      	add	r3, r1
 801ada2:	3312      	adds	r3, #18
 801ada4:	881b      	ldrh	r3, [r3, #0]
 801ada6:	8b7a      	ldrh	r2, [r7, #26]
 801ada8:	429a      	cmp	r2, r3
 801adaa:	d82d      	bhi.n	801ae08 <etharp_find_entry+0x190>
            old_pending = i;
 801adac:	8c3b      	ldrh	r3, [r7, #32]
 801adae:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801adb0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801adb4:	4966      	ldr	r1, [pc, #408]	@ (801af50 <etharp_find_entry+0x2d8>)
 801adb6:	4613      	mov	r3, r2
 801adb8:	005b      	lsls	r3, r3, #1
 801adba:	4413      	add	r3, r2
 801adbc:	00db      	lsls	r3, r3, #3
 801adbe:	440b      	add	r3, r1
 801adc0:	3312      	adds	r3, #18
 801adc2:	881b      	ldrh	r3, [r3, #0]
 801adc4:	837b      	strh	r3, [r7, #26]
 801adc6:	e01f      	b.n	801ae08 <etharp_find_entry+0x190>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801adc8:	7dfb      	ldrb	r3, [r7, #23]
 801adca:	2b01      	cmp	r3, #1
 801adcc:	d91c      	bls.n	801ae08 <etharp_find_entry+0x190>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
 801adce:	7dfb      	ldrb	r3, [r7, #23]
 801add0:	2b04      	cmp	r3, #4
 801add2:	d819      	bhi.n	801ae08 <etharp_find_entry+0x190>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801add4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801add8:	495d      	ldr	r1, [pc, #372]	@ (801af50 <etharp_find_entry+0x2d8>)
 801adda:	4613      	mov	r3, r2
 801addc:	005b      	lsls	r3, r3, #1
 801adde:	4413      	add	r3, r2
 801ade0:	00db      	lsls	r3, r3, #3
 801ade2:	440b      	add	r3, r1
 801ade4:	3312      	adds	r3, #18
 801ade6:	881b      	ldrh	r3, [r3, #0]
 801ade8:	8b3a      	ldrh	r2, [r7, #24]
 801adea:	429a      	cmp	r2, r3
 801adec:	d80c      	bhi.n	801ae08 <etharp_find_entry+0x190>
            old_stable = i;
 801adee:	8c3b      	ldrh	r3, [r7, #32]
 801adf0:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801adf2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801adf6:	4956      	ldr	r1, [pc, #344]	@ (801af50 <etharp_find_entry+0x2d8>)
 801adf8:	4613      	mov	r3, r2
 801adfa:	005b      	lsls	r3, r3, #1
 801adfc:	4413      	add	r3, r2
 801adfe:	00db      	lsls	r3, r3, #3
 801ae00:	440b      	add	r3, r1
 801ae02:	3312      	adds	r3, #18
 801ae04:	881b      	ldrh	r3, [r3, #0]
 801ae06:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae08:	8c3b      	ldrh	r3, [r7, #32]
 801ae0a:	3301      	adds	r3, #1
 801ae0c:	b29b      	uxth	r3, r3
 801ae0e:	843b      	strh	r3, [r7, #32]
 801ae10:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ae14:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae16:	f77f af49 	ble.w	801acac <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801ae1a:	7afb      	ldrb	r3, [r7, #11]
 801ae1c:	f003 0302 	and.w	r3, r3, #2
 801ae20:	2b00      	cmp	r3, #0
 801ae22:	d108      	bne.n	801ae36 <etharp_find_entry+0x1be>
 801ae24:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ae28:	2b7f      	cmp	r3, #127	@ 0x7f
 801ae2a:	d107      	bne.n	801ae3c <etharp_find_entry+0x1c4>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801ae2c:	7afb      	ldrb	r3, [r7, #11]
 801ae2e:	f003 0301 	and.w	r3, r3, #1
 801ae32:	2b00      	cmp	r3, #0
 801ae34:	d102      	bne.n	801ae3c <etharp_find_entry+0x1c4>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801ae36:	f04f 33ff 	mov.w	r3, #4294967295
 801ae3a:	e085      	b.n	801af48 <etharp_find_entry+0x2d0>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801ae3c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ae40:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae42:	dc02      	bgt.n	801ae4a <etharp_find_entry+0x1d2>
    i = empty;
 801ae44:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ae46:	843b      	strh	r3, [r7, #32]
 801ae48:	e039      	b.n	801aebe <etharp_find_entry+0x246>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801ae4a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801ae4e:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae50:	dc14      	bgt.n	801ae7c <etharp_find_entry+0x204>
      /* recycle oldest stable*/
      i = old_stable;
 801ae52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801ae54:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801ae56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae5a:	493d      	ldr	r1, [pc, #244]	@ (801af50 <etharp_find_entry+0x2d8>)
 801ae5c:	4613      	mov	r3, r2
 801ae5e:	005b      	lsls	r3, r3, #1
 801ae60:	4413      	add	r3, r2
 801ae62:	00db      	lsls	r3, r3, #3
 801ae64:	440b      	add	r3, r1
 801ae66:	681b      	ldr	r3, [r3, #0]
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	d018      	beq.n	801ae9e <etharp_find_entry+0x226>
 801ae6c:	4b39      	ldr	r3, [pc, #228]	@ (801af54 <etharp_find_entry+0x2dc>)
 801ae6e:	f240 126d 	movw	r2, #365	@ 0x16d
 801ae72:	493b      	ldr	r1, [pc, #236]	@ (801af60 <etharp_find_entry+0x2e8>)
 801ae74:	4839      	ldr	r0, [pc, #228]	@ (801af5c <etharp_find_entry+0x2e4>)
 801ae76:	f003 fd21 	bl	801e8bc <iprintf>
 801ae7a:	e010      	b.n	801ae9e <etharp_find_entry+0x226>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801ae7c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801ae80:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae82:	dc02      	bgt.n	801ae8a <etharp_find_entry+0x212>
      /* recycle oldest pending */
      i = old_pending;
 801ae84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801ae86:	843b      	strh	r3, [r7, #32]
 801ae88:	e009      	b.n	801ae9e <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801ae8a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801ae8e:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae90:	dc02      	bgt.n	801ae98 <etharp_find_entry+0x220>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801ae92:	8bfb      	ldrh	r3, [r7, #30]
 801ae94:	843b      	strh	r3, [r7, #32]
 801ae96:	e002      	b.n	801ae9e <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801ae98:	f04f 33ff 	mov.w	r3, #4294967295
 801ae9c:	e054      	b.n	801af48 <etharp_find_entry+0x2d0>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ae9e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801aea2:	2b7e      	cmp	r3, #126	@ 0x7e
 801aea4:	dd06      	ble.n	801aeb4 <etharp_find_entry+0x23c>
 801aea6:	4b2b      	ldr	r3, [pc, #172]	@ (801af54 <etharp_find_entry+0x2dc>)
 801aea8:	f240 127f 	movw	r2, #383	@ 0x17f
 801aeac:	492d      	ldr	r1, [pc, #180]	@ (801af64 <etharp_find_entry+0x2ec>)
 801aeae:	482b      	ldr	r0, [pc, #172]	@ (801af5c <etharp_find_entry+0x2e4>)
 801aeb0:	f003 fd04 	bl	801e8bc <iprintf>
    etharp_free_entry(i);
 801aeb4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801aeb8:	4618      	mov	r0, r3
 801aeba:	f7ff fdff 	bl	801aabc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801aebe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801aec2:	2b7e      	cmp	r3, #126	@ 0x7e
 801aec4:	dd06      	ble.n	801aed4 <etharp_find_entry+0x25c>
 801aec6:	4b23      	ldr	r3, [pc, #140]	@ (801af54 <etharp_find_entry+0x2dc>)
 801aec8:	f240 1283 	movw	r2, #387	@ 0x183
 801aecc:	4925      	ldr	r1, [pc, #148]	@ (801af64 <etharp_find_entry+0x2ec>)
 801aece:	4823      	ldr	r0, [pc, #140]	@ (801af5c <etharp_find_entry+0x2e4>)
 801aed0:	f003 fcf4 	bl	801e8bc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801aed4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aed8:	491d      	ldr	r1, [pc, #116]	@ (801af50 <etharp_find_entry+0x2d8>)
 801aeda:	4613      	mov	r3, r2
 801aedc:	005b      	lsls	r3, r3, #1
 801aede:	4413      	add	r3, r2
 801aee0:	00db      	lsls	r3, r3, #3
 801aee2:	440b      	add	r3, r1
 801aee4:	3314      	adds	r3, #20
 801aee6:	781b      	ldrb	r3, [r3, #0]
 801aee8:	2b00      	cmp	r3, #0
 801aeea:	d006      	beq.n	801aefa <etharp_find_entry+0x282>
 801aeec:	4b19      	ldr	r3, [pc, #100]	@ (801af54 <etharp_find_entry+0x2dc>)
 801aeee:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801aef2:	491d      	ldr	r1, [pc, #116]	@ (801af68 <etharp_find_entry+0x2f0>)
 801aef4:	4819      	ldr	r0, [pc, #100]	@ (801af5c <etharp_find_entry+0x2e4>)
 801aef6:	f003 fce1 	bl	801e8bc <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801aefa:	68fb      	ldr	r3, [r7, #12]
 801aefc:	2b00      	cmp	r3, #0
 801aefe:	d00b      	beq.n	801af18 <etharp_find_entry+0x2a0>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801af00:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af04:	68fb      	ldr	r3, [r7, #12]
 801af06:	6819      	ldr	r1, [r3, #0]
 801af08:	4811      	ldr	r0, [pc, #68]	@ (801af50 <etharp_find_entry+0x2d8>)
 801af0a:	4613      	mov	r3, r2
 801af0c:	005b      	lsls	r3, r3, #1
 801af0e:	4413      	add	r3, r2
 801af10:	00db      	lsls	r3, r3, #3
 801af12:	4403      	add	r3, r0
 801af14:	3304      	adds	r3, #4
 801af16:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801af18:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af1c:	490c      	ldr	r1, [pc, #48]	@ (801af50 <etharp_find_entry+0x2d8>)
 801af1e:	4613      	mov	r3, r2
 801af20:	005b      	lsls	r3, r3, #1
 801af22:	4413      	add	r3, r2
 801af24:	00db      	lsls	r3, r3, #3
 801af26:	440b      	add	r3, r1
 801af28:	3312      	adds	r3, #18
 801af2a:	2200      	movs	r2, #0
 801af2c:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801af2e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af32:	4907      	ldr	r1, [pc, #28]	@ (801af50 <etharp_find_entry+0x2d8>)
 801af34:	4613      	mov	r3, r2
 801af36:	005b      	lsls	r3, r3, #1
 801af38:	4413      	add	r3, r2
 801af3a:	00db      	lsls	r3, r3, #3
 801af3c:	440b      	add	r3, r1
 801af3e:	3308      	adds	r3, #8
 801af40:	687a      	ldr	r2, [r7, #4]
 801af42:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801af44:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801af48:	4618      	mov	r0, r3
 801af4a:	3728      	adds	r7, #40	@ 0x28
 801af4c:	46bd      	mov	sp, r7
 801af4e:	bd80      	pop	{r7, pc}
 801af50:	20067ddc 	.word	0x20067ddc
 801af54:	08025b7c 	.word	0x08025b7c
 801af58:	08025bb4 	.word	0x08025bb4
 801af5c:	08025bf4 	.word	0x08025bf4
 801af60:	08025c1c 	.word	0x08025c1c
 801af64:	08025c34 	.word	0x08025c34
 801af68:	08025c48 	.word	0x08025c48

0801af6c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801af6c:	b580      	push	{r7, lr}
 801af6e:	b088      	sub	sp, #32
 801af70:	af02      	add	r7, sp, #8
 801af72:	60f8      	str	r0, [r7, #12]
 801af74:	60b9      	str	r1, [r7, #8]
 801af76:	607a      	str	r2, [r7, #4]
 801af78:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801af7a:	68fb      	ldr	r3, [r7, #12]
 801af7c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801af80:	2b06      	cmp	r3, #6
 801af82:	d006      	beq.n	801af92 <etharp_update_arp_entry+0x26>
 801af84:	4b58      	ldr	r3, [pc, #352]	@ (801b0e8 <etharp_update_arp_entry+0x17c>)
 801af86:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801af8a:	4958      	ldr	r1, [pc, #352]	@ (801b0ec <etharp_update_arp_entry+0x180>)
 801af8c:	4858      	ldr	r0, [pc, #352]	@ (801b0f0 <etharp_update_arp_entry+0x184>)
 801af8e:	f003 fc95 	bl	801e8bc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801af92:	68bb      	ldr	r3, [r7, #8]
 801af94:	2b00      	cmp	r3, #0
 801af96:	d012      	beq.n	801afbe <etharp_update_arp_entry+0x52>
 801af98:	68bb      	ldr	r3, [r7, #8]
 801af9a:	681b      	ldr	r3, [r3, #0]
 801af9c:	2b00      	cmp	r3, #0
 801af9e:	d00e      	beq.n	801afbe <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801afa0:	68bb      	ldr	r3, [r7, #8]
 801afa2:	681b      	ldr	r3, [r3, #0]
 801afa4:	68f9      	ldr	r1, [r7, #12]
 801afa6:	4618      	mov	r0, r3
 801afa8:	f001 f9e0 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801afac:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801afae:	2b00      	cmp	r3, #0
 801afb0:	d105      	bne.n	801afbe <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801afb2:	68bb      	ldr	r3, [r7, #8]
 801afb4:	681b      	ldr	r3, [r3, #0]
 801afb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801afba:	2be0      	cmp	r3, #224	@ 0xe0
 801afbc:	d102      	bne.n	801afc4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801afbe:	f06f 030f 	mvn.w	r3, #15
 801afc2:	e08c      	b.n	801b0de <etharp_update_arp_entry+0x172>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801afc4:	78fb      	ldrb	r3, [r7, #3]
 801afc6:	68fa      	ldr	r2, [r7, #12]
 801afc8:	4619      	mov	r1, r3
 801afca:	68b8      	ldr	r0, [r7, #8]
 801afcc:	f7ff fe54 	bl	801ac78 <etharp_find_entry>
 801afd0:	4603      	mov	r3, r0
 801afd2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801afd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801afd8:	2b00      	cmp	r3, #0
 801afda:	da02      	bge.n	801afe2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801afdc:	8afb      	ldrh	r3, [r7, #22]
 801afde:	b25b      	sxtb	r3, r3
 801afe0:	e07d      	b.n	801b0de <etharp_update_arp_entry+0x172>
  }

#if ETHARP_SUPPORT_STATIC_ENTRIES
  if (flags & ETHARP_FLAG_STATIC_ENTRY) {
 801afe2:	78fb      	ldrb	r3, [r7, #3]
 801afe4:	f003 0304 	and.w	r3, r3, #4
 801afe8:	2b00      	cmp	r3, #0
 801afea:	d00b      	beq.n	801b004 <etharp_update_arp_entry+0x98>
    /* record static type */
    arp_table[i].state = ETHARP_STATE_STATIC;
 801afec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aff0:	4940      	ldr	r1, [pc, #256]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801aff2:	4613      	mov	r3, r2
 801aff4:	005b      	lsls	r3, r3, #1
 801aff6:	4413      	add	r3, r2
 801aff8:	00db      	lsls	r3, r3, #3
 801affa:	440b      	add	r3, r1
 801affc:	3314      	adds	r3, #20
 801affe:	2205      	movs	r2, #5
 801b000:	701a      	strb	r2, [r3, #0]
 801b002:	e019      	b.n	801b038 <etharp_update_arp_entry+0xcc>
  } else if (arp_table[i].state == ETHARP_STATE_STATIC) {
 801b004:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b008:	493a      	ldr	r1, [pc, #232]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b00a:	4613      	mov	r3, r2
 801b00c:	005b      	lsls	r3, r3, #1
 801b00e:	4413      	add	r3, r2
 801b010:	00db      	lsls	r3, r3, #3
 801b012:	440b      	add	r3, r1
 801b014:	3314      	adds	r3, #20
 801b016:	781b      	ldrb	r3, [r3, #0]
 801b018:	2b05      	cmp	r3, #5
 801b01a:	d102      	bne.n	801b022 <etharp_update_arp_entry+0xb6>
    /* found entry is a static type, don't overwrite it */
    return ERR_VAL;
 801b01c:	f06f 0305 	mvn.w	r3, #5
 801b020:	e05d      	b.n	801b0de <etharp_update_arp_entry+0x172>
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b022:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b026:	4933      	ldr	r1, [pc, #204]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b028:	4613      	mov	r3, r2
 801b02a:	005b      	lsls	r3, r3, #1
 801b02c:	4413      	add	r3, r2
 801b02e:	00db      	lsls	r3, r3, #3
 801b030:	440b      	add	r3, r1
 801b032:	3314      	adds	r3, #20
 801b034:	2202      	movs	r2, #2
 801b036:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b038:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b03c:	492d      	ldr	r1, [pc, #180]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b03e:	4613      	mov	r3, r2
 801b040:	005b      	lsls	r3, r3, #1
 801b042:	4413      	add	r3, r2
 801b044:	00db      	lsls	r3, r3, #3
 801b046:	440b      	add	r3, r1
 801b048:	3308      	adds	r3, #8
 801b04a:	68fa      	ldr	r2, [r7, #12]
 801b04c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b04e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b052:	4613      	mov	r3, r2
 801b054:	005b      	lsls	r3, r3, #1
 801b056:	4413      	add	r3, r2
 801b058:	00db      	lsls	r3, r3, #3
 801b05a:	3308      	adds	r3, #8
 801b05c:	4a25      	ldr	r2, [pc, #148]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b05e:	4413      	add	r3, r2
 801b060:	3304      	adds	r3, #4
 801b062:	2206      	movs	r2, #6
 801b064:	6879      	ldr	r1, [r7, #4]
 801b066:	4618      	mov	r0, r3
 801b068:	f004 f80b 	bl	801f082 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b06c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b070:	4920      	ldr	r1, [pc, #128]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b072:	4613      	mov	r3, r2
 801b074:	005b      	lsls	r3, r3, #1
 801b076:	4413      	add	r3, r2
 801b078:	00db      	lsls	r3, r3, #3
 801b07a:	440b      	add	r3, r1
 801b07c:	3312      	adds	r3, #18
 801b07e:	2200      	movs	r2, #0
 801b080:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b082:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b086:	491b      	ldr	r1, [pc, #108]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b088:	4613      	mov	r3, r2
 801b08a:	005b      	lsls	r3, r3, #1
 801b08c:	4413      	add	r3, r2
 801b08e:	00db      	lsls	r3, r3, #3
 801b090:	440b      	add	r3, r1
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	2b00      	cmp	r3, #0
 801b096:	d021      	beq.n	801b0dc <etharp_update_arp_entry+0x170>
    struct pbuf *p = arp_table[i].q;
 801b098:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b09c:	4915      	ldr	r1, [pc, #84]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b09e:	4613      	mov	r3, r2
 801b0a0:	005b      	lsls	r3, r3, #1
 801b0a2:	4413      	add	r3, r2
 801b0a4:	00db      	lsls	r3, r3, #3
 801b0a6:	440b      	add	r3, r1
 801b0a8:	681b      	ldr	r3, [r3, #0]
 801b0aa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b0ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b0b0:	4910      	ldr	r1, [pc, #64]	@ (801b0f4 <etharp_update_arp_entry+0x188>)
 801b0b2:	4613      	mov	r3, r2
 801b0b4:	005b      	lsls	r3, r3, #1
 801b0b6:	4413      	add	r3, r2
 801b0b8:	00db      	lsls	r3, r3, #3
 801b0ba:	440b      	add	r3, r1
 801b0bc:	2200      	movs	r2, #0
 801b0be:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b0c0:	68fb      	ldr	r3, [r7, #12]
 801b0c2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b0c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b0ca:	9300      	str	r3, [sp, #0]
 801b0cc:	687b      	ldr	r3, [r7, #4]
 801b0ce:	6939      	ldr	r1, [r7, #16]
 801b0d0:	68f8      	ldr	r0, [r7, #12]
 801b0d2:	f002 fa13 	bl	801d4fc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b0d6:	6938      	ldr	r0, [r7, #16]
 801b0d8:	f7f8 f84c 	bl	8013174 <pbuf_free>
  }
  return ERR_OK;
 801b0dc:	2300      	movs	r3, #0
}
 801b0de:	4618      	mov	r0, r3
 801b0e0:	3718      	adds	r7, #24
 801b0e2:	46bd      	mov	sp, r7
 801b0e4:	bd80      	pop	{r7, pc}
 801b0e6:	bf00      	nop
 801b0e8:	08025b7c 	.word	0x08025b7c
 801b0ec:	08025c74 	.word	0x08025c74
 801b0f0:	08025bf4 	.word	0x08025bf4
 801b0f4:	20067ddc 	.word	0x20067ddc

0801b0f8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b0f8:	b580      	push	{r7, lr}
 801b0fa:	b084      	sub	sp, #16
 801b0fc:	af00      	add	r7, sp, #0
 801b0fe:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b100:	2300      	movs	r3, #0
 801b102:	60fb      	str	r3, [r7, #12]
 801b104:	e01e      	b.n	801b144 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b106:	4913      	ldr	r1, [pc, #76]	@ (801b154 <etharp_cleanup_netif+0x5c>)
 801b108:	68fa      	ldr	r2, [r7, #12]
 801b10a:	4613      	mov	r3, r2
 801b10c:	005b      	lsls	r3, r3, #1
 801b10e:	4413      	add	r3, r2
 801b110:	00db      	lsls	r3, r3, #3
 801b112:	440b      	add	r3, r1
 801b114:	3314      	adds	r3, #20
 801b116:	781b      	ldrb	r3, [r3, #0]
 801b118:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b11a:	7afb      	ldrb	r3, [r7, #11]
 801b11c:	2b00      	cmp	r3, #0
 801b11e:	d00e      	beq.n	801b13e <etharp_cleanup_netif+0x46>
 801b120:	490c      	ldr	r1, [pc, #48]	@ (801b154 <etharp_cleanup_netif+0x5c>)
 801b122:	68fa      	ldr	r2, [r7, #12]
 801b124:	4613      	mov	r3, r2
 801b126:	005b      	lsls	r3, r3, #1
 801b128:	4413      	add	r3, r2
 801b12a:	00db      	lsls	r3, r3, #3
 801b12c:	440b      	add	r3, r1
 801b12e:	3308      	adds	r3, #8
 801b130:	681b      	ldr	r3, [r3, #0]
 801b132:	687a      	ldr	r2, [r7, #4]
 801b134:	429a      	cmp	r2, r3
 801b136:	d102      	bne.n	801b13e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b138:	68f8      	ldr	r0, [r7, #12]
 801b13a:	f7ff fcbf 	bl	801aabc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b13e:	68fb      	ldr	r3, [r7, #12]
 801b140:	3301      	adds	r3, #1
 801b142:	60fb      	str	r3, [r7, #12]
 801b144:	68fb      	ldr	r3, [r7, #12]
 801b146:	2b7e      	cmp	r3, #126	@ 0x7e
 801b148:	dddd      	ble.n	801b106 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b14a:	bf00      	nop
 801b14c:	bf00      	nop
 801b14e:	3710      	adds	r7, #16
 801b150:	46bd      	mov	sp, r7
 801b152:	bd80      	pop	{r7, pc}
 801b154:	20067ddc 	.word	0x20067ddc

0801b158 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b158:	b5b0      	push	{r4, r5, r7, lr}
 801b15a:	b08a      	sub	sp, #40	@ 0x28
 801b15c:	af04      	add	r7, sp, #16
 801b15e:	6078      	str	r0, [r7, #4]
 801b160:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b162:	683b      	ldr	r3, [r7, #0]
 801b164:	2b00      	cmp	r3, #0
 801b166:	d107      	bne.n	801b178 <etharp_input+0x20>
 801b168:	4b3d      	ldr	r3, [pc, #244]	@ (801b260 <etharp_input+0x108>)
 801b16a:	f240 228a 	movw	r2, #650	@ 0x28a
 801b16e:	493d      	ldr	r1, [pc, #244]	@ (801b264 <etharp_input+0x10c>)
 801b170:	483d      	ldr	r0, [pc, #244]	@ (801b268 <etharp_input+0x110>)
 801b172:	f003 fba3 	bl	801e8bc <iprintf>
 801b176:	e06f      	b.n	801b258 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b178:	687b      	ldr	r3, [r7, #4]
 801b17a:	685b      	ldr	r3, [r3, #4]
 801b17c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b17e:	693b      	ldr	r3, [r7, #16]
 801b180:	881b      	ldrh	r3, [r3, #0]
 801b182:	b29b      	uxth	r3, r3
 801b184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b188:	d10c      	bne.n	801b1a4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b18a:	693b      	ldr	r3, [r7, #16]
 801b18c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b18e:	2b06      	cmp	r3, #6
 801b190:	d108      	bne.n	801b1a4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b192:	693b      	ldr	r3, [r7, #16]
 801b194:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b196:	2b04      	cmp	r3, #4
 801b198:	d104      	bne.n	801b1a4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b19a:	693b      	ldr	r3, [r7, #16]
 801b19c:	885b      	ldrh	r3, [r3, #2]
 801b19e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b1a0:	2b08      	cmp	r3, #8
 801b1a2:	d003      	beq.n	801b1ac <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b1a4:	6878      	ldr	r0, [r7, #4]
 801b1a6:	f7f7 ffe5 	bl	8013174 <pbuf_free>
    return;
 801b1aa:	e055      	b.n	801b258 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801b1ac:	693b      	ldr	r3, [r7, #16]
 801b1ae:	330e      	adds	r3, #14
 801b1b0:	681b      	ldr	r3, [r3, #0]
 801b1b2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801b1b4:	693b      	ldr	r3, [r7, #16]
 801b1b6:	3318      	adds	r3, #24
 801b1b8:	681b      	ldr	r3, [r3, #0]
 801b1ba:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b1bc:	683b      	ldr	r3, [r7, #0]
 801b1be:	3304      	adds	r3, #4
 801b1c0:	681b      	ldr	r3, [r3, #0]
 801b1c2:	2b00      	cmp	r3, #0
 801b1c4:	d102      	bne.n	801b1cc <etharp_input+0x74>
    for_us = 0;
 801b1c6:	2300      	movs	r3, #0
 801b1c8:	75fb      	strb	r3, [r7, #23]
 801b1ca:	e009      	b.n	801b1e0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801b1cc:	68ba      	ldr	r2, [r7, #8]
 801b1ce:	683b      	ldr	r3, [r7, #0]
 801b1d0:	3304      	adds	r3, #4
 801b1d2:	681b      	ldr	r3, [r3, #0]
 801b1d4:	429a      	cmp	r2, r3
 801b1d6:	bf0c      	ite	eq
 801b1d8:	2301      	moveq	r3, #1
 801b1da:	2300      	movne	r3, #0
 801b1dc:	b2db      	uxtb	r3, r3
 801b1de:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801b1e0:	693b      	ldr	r3, [r7, #16]
 801b1e2:	f103 0208 	add.w	r2, r3, #8
 801b1e6:	7dfb      	ldrb	r3, [r7, #23]
 801b1e8:	2b00      	cmp	r3, #0
 801b1ea:	d001      	beq.n	801b1f0 <etharp_input+0x98>
 801b1ec:	2301      	movs	r3, #1
 801b1ee:	e000      	b.n	801b1f2 <etharp_input+0x9a>
 801b1f0:	2302      	movs	r3, #2
 801b1f2:	f107 010c 	add.w	r1, r7, #12
 801b1f6:	6838      	ldr	r0, [r7, #0]
 801b1f8:	f7ff feb8 	bl	801af6c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b1fc:	693b      	ldr	r3, [r7, #16]
 801b1fe:	88db      	ldrh	r3, [r3, #6]
 801b200:	b29b      	uxth	r3, r3
 801b202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b206:	d003      	beq.n	801b210 <etharp_input+0xb8>
 801b208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b20c:	d01e      	beq.n	801b24c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801b20e:	e020      	b.n	801b252 <etharp_input+0xfa>
      if (for_us) {
 801b210:	7dfb      	ldrb	r3, [r7, #23]
 801b212:	2b00      	cmp	r3, #0
 801b214:	d01c      	beq.n	801b250 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b216:	683b      	ldr	r3, [r7, #0]
 801b218:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b21c:	693b      	ldr	r3, [r7, #16]
 801b21e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b222:	683b      	ldr	r3, [r7, #0]
 801b224:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801b228:	683b      	ldr	r3, [r7, #0]
 801b22a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801b22c:	693a      	ldr	r2, [r7, #16]
 801b22e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801b230:	2102      	movs	r1, #2
 801b232:	9103      	str	r1, [sp, #12]
 801b234:	f107 010c 	add.w	r1, r7, #12
 801b238:	9102      	str	r1, [sp, #8]
 801b23a:	9201      	str	r2, [sp, #4]
 801b23c:	9300      	str	r3, [sp, #0]
 801b23e:	462b      	mov	r3, r5
 801b240:	4622      	mov	r2, r4
 801b242:	4601      	mov	r1, r0
 801b244:	6838      	ldr	r0, [r7, #0]
 801b246:	f000 faeb 	bl	801b820 <etharp_raw>
      break;
 801b24a:	e001      	b.n	801b250 <etharp_input+0xf8>
      break;
 801b24c:	bf00      	nop
 801b24e:	e000      	b.n	801b252 <etharp_input+0xfa>
      break;
 801b250:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b252:	6878      	ldr	r0, [r7, #4]
 801b254:	f7f7 ff8e 	bl	8013174 <pbuf_free>
}
 801b258:	3718      	adds	r7, #24
 801b25a:	46bd      	mov	sp, r7
 801b25c:	bdb0      	pop	{r4, r5, r7, pc}
 801b25e:	bf00      	nop
 801b260:	08025b7c 	.word	0x08025b7c
 801b264:	08025ccc 	.word	0x08025ccc
 801b268:	08025bf4 	.word	0x08025bf4

0801b26c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801b26c:	b580      	push	{r7, lr}
 801b26e:	b086      	sub	sp, #24
 801b270:	af02      	add	r7, sp, #8
 801b272:	60f8      	str	r0, [r7, #12]
 801b274:	60b9      	str	r1, [r7, #8]
 801b276:	4613      	mov	r3, r2
 801b278:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b27a:	79fa      	ldrb	r2, [r7, #7]
 801b27c:	4944      	ldr	r1, [pc, #272]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b27e:	4613      	mov	r3, r2
 801b280:	005b      	lsls	r3, r3, #1
 801b282:	4413      	add	r3, r2
 801b284:	00db      	lsls	r3, r3, #3
 801b286:	440b      	add	r3, r1
 801b288:	3314      	adds	r3, #20
 801b28a:	781b      	ldrb	r3, [r3, #0]
 801b28c:	2b01      	cmp	r3, #1
 801b28e:	d806      	bhi.n	801b29e <etharp_output_to_arp_index+0x32>
 801b290:	4b40      	ldr	r3, [pc, #256]	@ (801b394 <etharp_output_to_arp_index+0x128>)
 801b292:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801b296:	4940      	ldr	r1, [pc, #256]	@ (801b398 <etharp_output_to_arp_index+0x12c>)
 801b298:	4840      	ldr	r0, [pc, #256]	@ (801b39c <etharp_output_to_arp_index+0x130>)
 801b29a:	f003 fb0f 	bl	801e8bc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b29e:	79fa      	ldrb	r2, [r7, #7]
 801b2a0:	493b      	ldr	r1, [pc, #236]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b2a2:	4613      	mov	r3, r2
 801b2a4:	005b      	lsls	r3, r3, #1
 801b2a6:	4413      	add	r3, r2
 801b2a8:	00db      	lsls	r3, r3, #3
 801b2aa:	440b      	add	r3, r1
 801b2ac:	3314      	adds	r3, #20
 801b2ae:	781b      	ldrb	r3, [r3, #0]
 801b2b0:	2b02      	cmp	r3, #2
 801b2b2:	d153      	bne.n	801b35c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b2b4:	79fa      	ldrb	r2, [r7, #7]
 801b2b6:	4936      	ldr	r1, [pc, #216]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b2b8:	4613      	mov	r3, r2
 801b2ba:	005b      	lsls	r3, r3, #1
 801b2bc:	4413      	add	r3, r2
 801b2be:	00db      	lsls	r3, r3, #3
 801b2c0:	440b      	add	r3, r1
 801b2c2:	3312      	adds	r3, #18
 801b2c4:	881b      	ldrh	r3, [r3, #0]
 801b2c6:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801b2ca:	d919      	bls.n	801b300 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b2cc:	79fa      	ldrb	r2, [r7, #7]
 801b2ce:	4613      	mov	r3, r2
 801b2d0:	005b      	lsls	r3, r3, #1
 801b2d2:	4413      	add	r3, r2
 801b2d4:	00db      	lsls	r3, r3, #3
 801b2d6:	4a2e      	ldr	r2, [pc, #184]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b2d8:	4413      	add	r3, r2
 801b2da:	3304      	adds	r3, #4
 801b2dc:	4619      	mov	r1, r3
 801b2de:	68f8      	ldr	r0, [r7, #12]
 801b2e0:	f000 fb4c 	bl	801b97c <etharp_request>
 801b2e4:	4603      	mov	r3, r0
 801b2e6:	2b00      	cmp	r3, #0
 801b2e8:	d138      	bne.n	801b35c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b2ea:	79fa      	ldrb	r2, [r7, #7]
 801b2ec:	4928      	ldr	r1, [pc, #160]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b2ee:	4613      	mov	r3, r2
 801b2f0:	005b      	lsls	r3, r3, #1
 801b2f2:	4413      	add	r3, r2
 801b2f4:	00db      	lsls	r3, r3, #3
 801b2f6:	440b      	add	r3, r1
 801b2f8:	3314      	adds	r3, #20
 801b2fa:	2203      	movs	r2, #3
 801b2fc:	701a      	strb	r2, [r3, #0]
 801b2fe:	e02d      	b.n	801b35c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b300:	79fa      	ldrb	r2, [r7, #7]
 801b302:	4923      	ldr	r1, [pc, #140]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b304:	4613      	mov	r3, r2
 801b306:	005b      	lsls	r3, r3, #1
 801b308:	4413      	add	r3, r2
 801b30a:	00db      	lsls	r3, r3, #3
 801b30c:	440b      	add	r3, r1
 801b30e:	3312      	adds	r3, #18
 801b310:	881b      	ldrh	r3, [r3, #0]
 801b312:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801b316:	d321      	bcc.n	801b35c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b318:	79fa      	ldrb	r2, [r7, #7]
 801b31a:	4613      	mov	r3, r2
 801b31c:	005b      	lsls	r3, r3, #1
 801b31e:	4413      	add	r3, r2
 801b320:	00db      	lsls	r3, r3, #3
 801b322:	4a1b      	ldr	r2, [pc, #108]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b324:	4413      	add	r3, r2
 801b326:	1d19      	adds	r1, r3, #4
 801b328:	79fa      	ldrb	r2, [r7, #7]
 801b32a:	4613      	mov	r3, r2
 801b32c:	005b      	lsls	r3, r3, #1
 801b32e:	4413      	add	r3, r2
 801b330:	00db      	lsls	r3, r3, #3
 801b332:	3308      	adds	r3, #8
 801b334:	4a16      	ldr	r2, [pc, #88]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b336:	4413      	add	r3, r2
 801b338:	3304      	adds	r3, #4
 801b33a:	461a      	mov	r2, r3
 801b33c:	68f8      	ldr	r0, [r7, #12]
 801b33e:	f000 fafb 	bl	801b938 <etharp_request_dst>
 801b342:	4603      	mov	r3, r0
 801b344:	2b00      	cmp	r3, #0
 801b346:	d109      	bne.n	801b35c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b348:	79fa      	ldrb	r2, [r7, #7]
 801b34a:	4911      	ldr	r1, [pc, #68]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b34c:	4613      	mov	r3, r2
 801b34e:	005b      	lsls	r3, r3, #1
 801b350:	4413      	add	r3, r2
 801b352:	00db      	lsls	r3, r3, #3
 801b354:	440b      	add	r3, r1
 801b356:	3314      	adds	r3, #20
 801b358:	2203      	movs	r2, #3
 801b35a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b35c:	68fb      	ldr	r3, [r7, #12]
 801b35e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801b362:	79fa      	ldrb	r2, [r7, #7]
 801b364:	4613      	mov	r3, r2
 801b366:	005b      	lsls	r3, r3, #1
 801b368:	4413      	add	r3, r2
 801b36a:	00db      	lsls	r3, r3, #3
 801b36c:	3308      	adds	r3, #8
 801b36e:	4a08      	ldr	r2, [pc, #32]	@ (801b390 <etharp_output_to_arp_index+0x124>)
 801b370:	4413      	add	r3, r2
 801b372:	3304      	adds	r3, #4
 801b374:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b378:	9200      	str	r2, [sp, #0]
 801b37a:	460a      	mov	r2, r1
 801b37c:	68b9      	ldr	r1, [r7, #8]
 801b37e:	68f8      	ldr	r0, [r7, #12]
 801b380:	f002 f8bc 	bl	801d4fc <ethernet_output>
 801b384:	4603      	mov	r3, r0
}
 801b386:	4618      	mov	r0, r3
 801b388:	3710      	adds	r7, #16
 801b38a:	46bd      	mov	sp, r7
 801b38c:	bd80      	pop	{r7, pc}
 801b38e:	bf00      	nop
 801b390:	20067ddc 	.word	0x20067ddc
 801b394:	08025b7c 	.word	0x08025b7c
 801b398:	08025cec 	.word	0x08025cec
 801b39c:	08025bf4 	.word	0x08025bf4

0801b3a0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b3a0:	b580      	push	{r7, lr}
 801b3a2:	b08a      	sub	sp, #40	@ 0x28
 801b3a4:	af02      	add	r7, sp, #8
 801b3a6:	60f8      	str	r0, [r7, #12]
 801b3a8:	60b9      	str	r1, [r7, #8]
 801b3aa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b3ac:	687b      	ldr	r3, [r7, #4]
 801b3ae:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b3b0:	68fb      	ldr	r3, [r7, #12]
 801b3b2:	2b00      	cmp	r3, #0
 801b3b4:	d106      	bne.n	801b3c4 <etharp_output+0x24>
 801b3b6:	4b73      	ldr	r3, [pc, #460]	@ (801b584 <etharp_output+0x1e4>)
 801b3b8:	f240 321e 	movw	r2, #798	@ 0x31e
 801b3bc:	4972      	ldr	r1, [pc, #456]	@ (801b588 <etharp_output+0x1e8>)
 801b3be:	4873      	ldr	r0, [pc, #460]	@ (801b58c <etharp_output+0x1ec>)
 801b3c0:	f003 fa7c 	bl	801e8bc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b3c4:	68bb      	ldr	r3, [r7, #8]
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d106      	bne.n	801b3d8 <etharp_output+0x38>
 801b3ca:	4b6e      	ldr	r3, [pc, #440]	@ (801b584 <etharp_output+0x1e4>)
 801b3cc:	f240 321f 	movw	r2, #799	@ 0x31f
 801b3d0:	496f      	ldr	r1, [pc, #444]	@ (801b590 <etharp_output+0x1f0>)
 801b3d2:	486e      	ldr	r0, [pc, #440]	@ (801b58c <etharp_output+0x1ec>)
 801b3d4:	f003 fa72 	bl	801e8bc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b3d8:	687b      	ldr	r3, [r7, #4]
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	d106      	bne.n	801b3ec <etharp_output+0x4c>
 801b3de:	4b69      	ldr	r3, [pc, #420]	@ (801b584 <etharp_output+0x1e4>)
 801b3e0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b3e4:	496b      	ldr	r1, [pc, #428]	@ (801b594 <etharp_output+0x1f4>)
 801b3e6:	4869      	ldr	r0, [pc, #420]	@ (801b58c <etharp_output+0x1ec>)
 801b3e8:	f003 fa68 	bl	801e8bc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b3ec:	687b      	ldr	r3, [r7, #4]
 801b3ee:	681b      	ldr	r3, [r3, #0]
 801b3f0:	68f9      	ldr	r1, [r7, #12]
 801b3f2:	4618      	mov	r0, r3
 801b3f4:	f000 ffba 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801b3f8:	4603      	mov	r3, r0
 801b3fa:	2b00      	cmp	r3, #0
 801b3fc:	d002      	beq.n	801b404 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b3fe:	4b66      	ldr	r3, [pc, #408]	@ (801b598 <etharp_output+0x1f8>)
 801b400:	61fb      	str	r3, [r7, #28]
 801b402:	e0af      	b.n	801b564 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b404:	687b      	ldr	r3, [r7, #4]
 801b406:	681b      	ldr	r3, [r3, #0]
 801b408:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b40c:	2be0      	cmp	r3, #224	@ 0xe0
 801b40e:	d118      	bne.n	801b442 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b410:	2301      	movs	r3, #1
 801b412:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b414:	2300      	movs	r3, #0
 801b416:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b418:	235e      	movs	r3, #94	@ 0x5e
 801b41a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	3301      	adds	r3, #1
 801b420:	781b      	ldrb	r3, [r3, #0]
 801b422:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b426:	b2db      	uxtb	r3, r3
 801b428:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	3302      	adds	r3, #2
 801b42e:	781b      	ldrb	r3, [r3, #0]
 801b430:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b432:	687b      	ldr	r3, [r7, #4]
 801b434:	3303      	adds	r3, #3
 801b436:	781b      	ldrb	r3, [r3, #0]
 801b438:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b43a:	f107 0310 	add.w	r3, r7, #16
 801b43e:	61fb      	str	r3, [r7, #28]
 801b440:	e090      	b.n	801b564 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b442:	687b      	ldr	r3, [r7, #4]
 801b444:	681a      	ldr	r2, [r3, #0]
 801b446:	68fb      	ldr	r3, [r7, #12]
 801b448:	3304      	adds	r3, #4
 801b44a:	681b      	ldr	r3, [r3, #0]
 801b44c:	405a      	eors	r2, r3
 801b44e:	68fb      	ldr	r3, [r7, #12]
 801b450:	3308      	adds	r3, #8
 801b452:	681b      	ldr	r3, [r3, #0]
 801b454:	4013      	ands	r3, r2
 801b456:	2b00      	cmp	r3, #0
 801b458:	d012      	beq.n	801b480 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b45a:	687b      	ldr	r3, [r7, #4]
 801b45c:	681b      	ldr	r3, [r3, #0]
 801b45e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b460:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801b464:	4293      	cmp	r3, r2
 801b466:	d00b      	beq.n	801b480 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b468:	68fb      	ldr	r3, [r7, #12]
 801b46a:	330c      	adds	r3, #12
 801b46c:	681b      	ldr	r3, [r3, #0]
 801b46e:	2b00      	cmp	r3, #0
 801b470:	d003      	beq.n	801b47a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b472:	68fb      	ldr	r3, [r7, #12]
 801b474:	330c      	adds	r3, #12
 801b476:	61bb      	str	r3, [r7, #24]
 801b478:	e002      	b.n	801b480 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b47a:	f06f 0303 	mvn.w	r3, #3
 801b47e:	e07d      	b.n	801b57c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b480:	4b46      	ldr	r3, [pc, #280]	@ (801b59c <etharp_output+0x1fc>)
 801b482:	781b      	ldrb	r3, [r3, #0]
 801b484:	4619      	mov	r1, r3
 801b486:	4a46      	ldr	r2, [pc, #280]	@ (801b5a0 <etharp_output+0x200>)
 801b488:	460b      	mov	r3, r1
 801b48a:	005b      	lsls	r3, r3, #1
 801b48c:	440b      	add	r3, r1
 801b48e:	00db      	lsls	r3, r3, #3
 801b490:	4413      	add	r3, r2
 801b492:	3314      	adds	r3, #20
 801b494:	781b      	ldrb	r3, [r3, #0]
 801b496:	2b01      	cmp	r3, #1
 801b498:	d925      	bls.n	801b4e6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b49a:	4b40      	ldr	r3, [pc, #256]	@ (801b59c <etharp_output+0x1fc>)
 801b49c:	781b      	ldrb	r3, [r3, #0]
 801b49e:	4619      	mov	r1, r3
 801b4a0:	4a3f      	ldr	r2, [pc, #252]	@ (801b5a0 <etharp_output+0x200>)
 801b4a2:	460b      	mov	r3, r1
 801b4a4:	005b      	lsls	r3, r3, #1
 801b4a6:	440b      	add	r3, r1
 801b4a8:	00db      	lsls	r3, r3, #3
 801b4aa:	4413      	add	r3, r2
 801b4ac:	3308      	adds	r3, #8
 801b4ae:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b4b0:	68fa      	ldr	r2, [r7, #12]
 801b4b2:	429a      	cmp	r2, r3
 801b4b4:	d117      	bne.n	801b4e6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b4b6:	69bb      	ldr	r3, [r7, #24]
 801b4b8:	681a      	ldr	r2, [r3, #0]
 801b4ba:	4b38      	ldr	r3, [pc, #224]	@ (801b59c <etharp_output+0x1fc>)
 801b4bc:	781b      	ldrb	r3, [r3, #0]
 801b4be:	4618      	mov	r0, r3
 801b4c0:	4937      	ldr	r1, [pc, #220]	@ (801b5a0 <etharp_output+0x200>)
 801b4c2:	4603      	mov	r3, r0
 801b4c4:	005b      	lsls	r3, r3, #1
 801b4c6:	4403      	add	r3, r0
 801b4c8:	00db      	lsls	r3, r3, #3
 801b4ca:	440b      	add	r3, r1
 801b4cc:	3304      	adds	r3, #4
 801b4ce:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b4d0:	429a      	cmp	r2, r3
 801b4d2:	d108      	bne.n	801b4e6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b4d4:	4b31      	ldr	r3, [pc, #196]	@ (801b59c <etharp_output+0x1fc>)
 801b4d6:	781b      	ldrb	r3, [r3, #0]
 801b4d8:	461a      	mov	r2, r3
 801b4da:	68b9      	ldr	r1, [r7, #8]
 801b4dc:	68f8      	ldr	r0, [r7, #12]
 801b4de:	f7ff fec5 	bl	801b26c <etharp_output_to_arp_index>
 801b4e2:	4603      	mov	r3, r0
 801b4e4:	e04a      	b.n	801b57c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b4e6:	2300      	movs	r3, #0
 801b4e8:	75fb      	strb	r3, [r7, #23]
 801b4ea:	e031      	b.n	801b550 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b4ec:	7dfa      	ldrb	r2, [r7, #23]
 801b4ee:	492c      	ldr	r1, [pc, #176]	@ (801b5a0 <etharp_output+0x200>)
 801b4f0:	4613      	mov	r3, r2
 801b4f2:	005b      	lsls	r3, r3, #1
 801b4f4:	4413      	add	r3, r2
 801b4f6:	00db      	lsls	r3, r3, #3
 801b4f8:	440b      	add	r3, r1
 801b4fa:	3314      	adds	r3, #20
 801b4fc:	781b      	ldrb	r3, [r3, #0]
 801b4fe:	2b01      	cmp	r3, #1
 801b500:	d923      	bls.n	801b54a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b502:	7dfa      	ldrb	r2, [r7, #23]
 801b504:	4926      	ldr	r1, [pc, #152]	@ (801b5a0 <etharp_output+0x200>)
 801b506:	4613      	mov	r3, r2
 801b508:	005b      	lsls	r3, r3, #1
 801b50a:	4413      	add	r3, r2
 801b50c:	00db      	lsls	r3, r3, #3
 801b50e:	440b      	add	r3, r1
 801b510:	3308      	adds	r3, #8
 801b512:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b514:	68fa      	ldr	r2, [r7, #12]
 801b516:	429a      	cmp	r2, r3
 801b518:	d117      	bne.n	801b54a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b51a:	69bb      	ldr	r3, [r7, #24]
 801b51c:	6819      	ldr	r1, [r3, #0]
 801b51e:	7dfa      	ldrb	r2, [r7, #23]
 801b520:	481f      	ldr	r0, [pc, #124]	@ (801b5a0 <etharp_output+0x200>)
 801b522:	4613      	mov	r3, r2
 801b524:	005b      	lsls	r3, r3, #1
 801b526:	4413      	add	r3, r2
 801b528:	00db      	lsls	r3, r3, #3
 801b52a:	4403      	add	r3, r0
 801b52c:	3304      	adds	r3, #4
 801b52e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b530:	4299      	cmp	r1, r3
 801b532:	d10a      	bne.n	801b54a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b534:	4a19      	ldr	r2, [pc, #100]	@ (801b59c <etharp_output+0x1fc>)
 801b536:	7dfb      	ldrb	r3, [r7, #23]
 801b538:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b53a:	7dfb      	ldrb	r3, [r7, #23]
 801b53c:	461a      	mov	r2, r3
 801b53e:	68b9      	ldr	r1, [r7, #8]
 801b540:	68f8      	ldr	r0, [r7, #12]
 801b542:	f7ff fe93 	bl	801b26c <etharp_output_to_arp_index>
 801b546:	4603      	mov	r3, r0
 801b548:	e018      	b.n	801b57c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b54a:	7dfb      	ldrb	r3, [r7, #23]
 801b54c:	3301      	adds	r3, #1
 801b54e:	75fb      	strb	r3, [r7, #23]
 801b550:	7dfb      	ldrb	r3, [r7, #23]
 801b552:	2b7e      	cmp	r3, #126	@ 0x7e
 801b554:	d9ca      	bls.n	801b4ec <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b556:	68ba      	ldr	r2, [r7, #8]
 801b558:	69b9      	ldr	r1, [r7, #24]
 801b55a:	68f8      	ldr	r0, [r7, #12]
 801b55c:	f000 f822 	bl	801b5a4 <etharp_query>
 801b560:	4603      	mov	r3, r0
 801b562:	e00b      	b.n	801b57c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b564:	68fb      	ldr	r3, [r7, #12]
 801b566:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b56a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b56e:	9300      	str	r3, [sp, #0]
 801b570:	69fb      	ldr	r3, [r7, #28]
 801b572:	68b9      	ldr	r1, [r7, #8]
 801b574:	68f8      	ldr	r0, [r7, #12]
 801b576:	f001 ffc1 	bl	801d4fc <ethernet_output>
 801b57a:	4603      	mov	r3, r0
}
 801b57c:	4618      	mov	r0, r3
 801b57e:	3720      	adds	r7, #32
 801b580:	46bd      	mov	sp, r7
 801b582:	bd80      	pop	{r7, pc}
 801b584:	08025b7c 	.word	0x08025b7c
 801b588:	08025ccc 	.word	0x08025ccc
 801b58c:	08025bf4 	.word	0x08025bf4
 801b590:	08025d1c 	.word	0x08025d1c
 801b594:	08025cbc 	.word	0x08025cbc
 801b598:	0802640c 	.word	0x0802640c
 801b59c:	200689c4 	.word	0x200689c4
 801b5a0:	20067ddc 	.word	0x20067ddc

0801b5a4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b5a4:	b580      	push	{r7, lr}
 801b5a6:	b08c      	sub	sp, #48	@ 0x30
 801b5a8:	af02      	add	r7, sp, #8
 801b5aa:	60f8      	str	r0, [r7, #12]
 801b5ac:	60b9      	str	r1, [r7, #8]
 801b5ae:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b5b0:	68fb      	ldr	r3, [r7, #12]
 801b5b2:	3326      	adds	r3, #38	@ 0x26
 801b5b4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b5b6:	23ff      	movs	r3, #255	@ 0xff
 801b5b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b5bc:	2300      	movs	r3, #0
 801b5be:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b5c0:	68bb      	ldr	r3, [r7, #8]
 801b5c2:	681b      	ldr	r3, [r3, #0]
 801b5c4:	68f9      	ldr	r1, [r7, #12]
 801b5c6:	4618      	mov	r0, r3
 801b5c8:	f000 fed0 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801b5cc:	4603      	mov	r3, r0
 801b5ce:	2b00      	cmp	r3, #0
 801b5d0:	d10c      	bne.n	801b5ec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b5d2:	68bb      	ldr	r3, [r7, #8]
 801b5d4:	681b      	ldr	r3, [r3, #0]
 801b5d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b5da:	2be0      	cmp	r3, #224	@ 0xe0
 801b5dc:	d006      	beq.n	801b5ec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b5de:	68bb      	ldr	r3, [r7, #8]
 801b5e0:	2b00      	cmp	r3, #0
 801b5e2:	d003      	beq.n	801b5ec <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b5e4:	68bb      	ldr	r3, [r7, #8]
 801b5e6:	681b      	ldr	r3, [r3, #0]
 801b5e8:	2b00      	cmp	r3, #0
 801b5ea:	d102      	bne.n	801b5f2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b5ec:	f06f 030f 	mvn.w	r3, #15
 801b5f0:	e101      	b.n	801b7f6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b5f2:	68fa      	ldr	r2, [r7, #12]
 801b5f4:	2101      	movs	r1, #1
 801b5f6:	68b8      	ldr	r0, [r7, #8]
 801b5f8:	f7ff fb3e 	bl	801ac78 <etharp_find_entry>
 801b5fc:	4603      	mov	r3, r0
 801b5fe:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b600:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b604:	2b00      	cmp	r3, #0
 801b606:	da02      	bge.n	801b60e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b608:	8a7b      	ldrh	r3, [r7, #18]
 801b60a:	b25b      	sxtb	r3, r3
 801b60c:	e0f3      	b.n	801b7f6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b60e:	8a7b      	ldrh	r3, [r7, #18]
 801b610:	2b7e      	cmp	r3, #126	@ 0x7e
 801b612:	d906      	bls.n	801b622 <etharp_query+0x7e>
 801b614:	4b7a      	ldr	r3, [pc, #488]	@ (801b800 <etharp_query+0x25c>)
 801b616:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b61a:	497a      	ldr	r1, [pc, #488]	@ (801b804 <etharp_query+0x260>)
 801b61c:	487a      	ldr	r0, [pc, #488]	@ (801b808 <etharp_query+0x264>)
 801b61e:	f003 f94d 	bl	801e8bc <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b622:	8a7b      	ldrh	r3, [r7, #18]
 801b624:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b626:	7c7a      	ldrb	r2, [r7, #17]
 801b628:	4978      	ldr	r1, [pc, #480]	@ (801b80c <etharp_query+0x268>)
 801b62a:	4613      	mov	r3, r2
 801b62c:	005b      	lsls	r3, r3, #1
 801b62e:	4413      	add	r3, r2
 801b630:	00db      	lsls	r3, r3, #3
 801b632:	440b      	add	r3, r1
 801b634:	3314      	adds	r3, #20
 801b636:	781b      	ldrb	r3, [r3, #0]
 801b638:	2b00      	cmp	r3, #0
 801b63a:	d115      	bne.n	801b668 <etharp_query+0xc4>
    is_new_entry = 1;
 801b63c:	2301      	movs	r3, #1
 801b63e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b640:	7c7a      	ldrb	r2, [r7, #17]
 801b642:	4972      	ldr	r1, [pc, #456]	@ (801b80c <etharp_query+0x268>)
 801b644:	4613      	mov	r3, r2
 801b646:	005b      	lsls	r3, r3, #1
 801b648:	4413      	add	r3, r2
 801b64a:	00db      	lsls	r3, r3, #3
 801b64c:	440b      	add	r3, r1
 801b64e:	3314      	adds	r3, #20
 801b650:	2201      	movs	r2, #1
 801b652:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b654:	7c7a      	ldrb	r2, [r7, #17]
 801b656:	496d      	ldr	r1, [pc, #436]	@ (801b80c <etharp_query+0x268>)
 801b658:	4613      	mov	r3, r2
 801b65a:	005b      	lsls	r3, r3, #1
 801b65c:	4413      	add	r3, r2
 801b65e:	00db      	lsls	r3, r3, #3
 801b660:	440b      	add	r3, r1
 801b662:	3308      	adds	r3, #8
 801b664:	68fa      	ldr	r2, [r7, #12]
 801b666:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b668:	7c7a      	ldrb	r2, [r7, #17]
 801b66a:	4968      	ldr	r1, [pc, #416]	@ (801b80c <etharp_query+0x268>)
 801b66c:	4613      	mov	r3, r2
 801b66e:	005b      	lsls	r3, r3, #1
 801b670:	4413      	add	r3, r2
 801b672:	00db      	lsls	r3, r3, #3
 801b674:	440b      	add	r3, r1
 801b676:	3314      	adds	r3, #20
 801b678:	781b      	ldrb	r3, [r3, #0]
 801b67a:	2b01      	cmp	r3, #1
 801b67c:	d011      	beq.n	801b6a2 <etharp_query+0xfe>
 801b67e:	7c7a      	ldrb	r2, [r7, #17]
 801b680:	4962      	ldr	r1, [pc, #392]	@ (801b80c <etharp_query+0x268>)
 801b682:	4613      	mov	r3, r2
 801b684:	005b      	lsls	r3, r3, #1
 801b686:	4413      	add	r3, r2
 801b688:	00db      	lsls	r3, r3, #3
 801b68a:	440b      	add	r3, r1
 801b68c:	3314      	adds	r3, #20
 801b68e:	781b      	ldrb	r3, [r3, #0]
 801b690:	2b01      	cmp	r3, #1
 801b692:	d806      	bhi.n	801b6a2 <etharp_query+0xfe>
 801b694:	4b5a      	ldr	r3, [pc, #360]	@ (801b800 <etharp_query+0x25c>)
 801b696:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b69a:	495d      	ldr	r1, [pc, #372]	@ (801b810 <etharp_query+0x26c>)
 801b69c:	485a      	ldr	r0, [pc, #360]	@ (801b808 <etharp_query+0x264>)
 801b69e:	f003 f90d 	bl	801e8bc <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b6a2:	6a3b      	ldr	r3, [r7, #32]
 801b6a4:	2b00      	cmp	r3, #0
 801b6a6:	d102      	bne.n	801b6ae <etharp_query+0x10a>
 801b6a8:	687b      	ldr	r3, [r7, #4]
 801b6aa:	2b00      	cmp	r3, #0
 801b6ac:	d10c      	bne.n	801b6c8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b6ae:	68b9      	ldr	r1, [r7, #8]
 801b6b0:	68f8      	ldr	r0, [r7, #12]
 801b6b2:	f000 f963 	bl	801b97c <etharp_request>
 801b6b6:	4603      	mov	r3, r0
 801b6b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b6bc:	687b      	ldr	r3, [r7, #4]
 801b6be:	2b00      	cmp	r3, #0
 801b6c0:	d102      	bne.n	801b6c8 <etharp_query+0x124>
      return result;
 801b6c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b6c6:	e096      	b.n	801b7f6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b6c8:	687b      	ldr	r3, [r7, #4]
 801b6ca:	2b00      	cmp	r3, #0
 801b6cc:	d106      	bne.n	801b6dc <etharp_query+0x138>
 801b6ce:	4b4c      	ldr	r3, [pc, #304]	@ (801b800 <etharp_query+0x25c>)
 801b6d0:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b6d4:	494f      	ldr	r1, [pc, #316]	@ (801b814 <etharp_query+0x270>)
 801b6d6:	484c      	ldr	r0, [pc, #304]	@ (801b808 <etharp_query+0x264>)
 801b6d8:	f003 f8f0 	bl	801e8bc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b6dc:	7c7a      	ldrb	r2, [r7, #17]
 801b6de:	494b      	ldr	r1, [pc, #300]	@ (801b80c <etharp_query+0x268>)
 801b6e0:	4613      	mov	r3, r2
 801b6e2:	005b      	lsls	r3, r3, #1
 801b6e4:	4413      	add	r3, r2
 801b6e6:	00db      	lsls	r3, r3, #3
 801b6e8:	440b      	add	r3, r1
 801b6ea:	3314      	adds	r3, #20
 801b6ec:	781b      	ldrb	r3, [r3, #0]
 801b6ee:	2b01      	cmp	r3, #1
 801b6f0:	d917      	bls.n	801b722 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b6f2:	4a49      	ldr	r2, [pc, #292]	@ (801b818 <etharp_query+0x274>)
 801b6f4:	7c7b      	ldrb	r3, [r7, #17]
 801b6f6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b6f8:	7c7a      	ldrb	r2, [r7, #17]
 801b6fa:	4613      	mov	r3, r2
 801b6fc:	005b      	lsls	r3, r3, #1
 801b6fe:	4413      	add	r3, r2
 801b700:	00db      	lsls	r3, r3, #3
 801b702:	3308      	adds	r3, #8
 801b704:	4a41      	ldr	r2, [pc, #260]	@ (801b80c <etharp_query+0x268>)
 801b706:	4413      	add	r3, r2
 801b708:	3304      	adds	r3, #4
 801b70a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b70e:	9200      	str	r2, [sp, #0]
 801b710:	697a      	ldr	r2, [r7, #20]
 801b712:	6879      	ldr	r1, [r7, #4]
 801b714:	68f8      	ldr	r0, [r7, #12]
 801b716:	f001 fef1 	bl	801d4fc <ethernet_output>
 801b71a:	4603      	mov	r3, r0
 801b71c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b720:	e067      	b.n	801b7f2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b722:	7c7a      	ldrb	r2, [r7, #17]
 801b724:	4939      	ldr	r1, [pc, #228]	@ (801b80c <etharp_query+0x268>)
 801b726:	4613      	mov	r3, r2
 801b728:	005b      	lsls	r3, r3, #1
 801b72a:	4413      	add	r3, r2
 801b72c:	00db      	lsls	r3, r3, #3
 801b72e:	440b      	add	r3, r1
 801b730:	3314      	adds	r3, #20
 801b732:	781b      	ldrb	r3, [r3, #0]
 801b734:	2b01      	cmp	r3, #1
 801b736:	d15c      	bne.n	801b7f2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b738:	2300      	movs	r3, #0
 801b73a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b73c:	687b      	ldr	r3, [r7, #4]
 801b73e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b740:	e01c      	b.n	801b77c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b742:	69fb      	ldr	r3, [r7, #28]
 801b744:	895a      	ldrh	r2, [r3, #10]
 801b746:	69fb      	ldr	r3, [r7, #28]
 801b748:	891b      	ldrh	r3, [r3, #8]
 801b74a:	429a      	cmp	r2, r3
 801b74c:	d10a      	bne.n	801b764 <etharp_query+0x1c0>
 801b74e:	69fb      	ldr	r3, [r7, #28]
 801b750:	681b      	ldr	r3, [r3, #0]
 801b752:	2b00      	cmp	r3, #0
 801b754:	d006      	beq.n	801b764 <etharp_query+0x1c0>
 801b756:	4b2a      	ldr	r3, [pc, #168]	@ (801b800 <etharp_query+0x25c>)
 801b758:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b75c:	492f      	ldr	r1, [pc, #188]	@ (801b81c <etharp_query+0x278>)
 801b75e:	482a      	ldr	r0, [pc, #168]	@ (801b808 <etharp_query+0x264>)
 801b760:	f003 f8ac 	bl	801e8bc <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b764:	69fb      	ldr	r3, [r7, #28]
 801b766:	7b1b      	ldrb	r3, [r3, #12]
 801b768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b76c:	2b00      	cmp	r3, #0
 801b76e:	d002      	beq.n	801b776 <etharp_query+0x1d2>
        copy_needed = 1;
 801b770:	2301      	movs	r3, #1
 801b772:	61bb      	str	r3, [r7, #24]
        break;
 801b774:	e005      	b.n	801b782 <etharp_query+0x1de>
      }
      p = p->next;
 801b776:	69fb      	ldr	r3, [r7, #28]
 801b778:	681b      	ldr	r3, [r3, #0]
 801b77a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b77c:	69fb      	ldr	r3, [r7, #28]
 801b77e:	2b00      	cmp	r3, #0
 801b780:	d1df      	bne.n	801b742 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b782:	69bb      	ldr	r3, [r7, #24]
 801b784:	2b00      	cmp	r3, #0
 801b786:	d007      	beq.n	801b798 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b788:	687a      	ldr	r2, [r7, #4]
 801b78a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b78e:	200e      	movs	r0, #14
 801b790:	f7f8 f8a0 	bl	80138d4 <pbuf_clone>
 801b794:	61f8      	str	r0, [r7, #28]
 801b796:	e004      	b.n	801b7a2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b798:	687b      	ldr	r3, [r7, #4]
 801b79a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b79c:	69f8      	ldr	r0, [r7, #28]
 801b79e:	f7f7 fd8f 	bl	80132c0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b7a2:	69fb      	ldr	r3, [r7, #28]
 801b7a4:	2b00      	cmp	r3, #0
 801b7a6:	d021      	beq.n	801b7ec <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b7a8:	7c7a      	ldrb	r2, [r7, #17]
 801b7aa:	4918      	ldr	r1, [pc, #96]	@ (801b80c <etharp_query+0x268>)
 801b7ac:	4613      	mov	r3, r2
 801b7ae:	005b      	lsls	r3, r3, #1
 801b7b0:	4413      	add	r3, r2
 801b7b2:	00db      	lsls	r3, r3, #3
 801b7b4:	440b      	add	r3, r1
 801b7b6:	681b      	ldr	r3, [r3, #0]
 801b7b8:	2b00      	cmp	r3, #0
 801b7ba:	d00a      	beq.n	801b7d2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b7bc:	7c7a      	ldrb	r2, [r7, #17]
 801b7be:	4913      	ldr	r1, [pc, #76]	@ (801b80c <etharp_query+0x268>)
 801b7c0:	4613      	mov	r3, r2
 801b7c2:	005b      	lsls	r3, r3, #1
 801b7c4:	4413      	add	r3, r2
 801b7c6:	00db      	lsls	r3, r3, #3
 801b7c8:	440b      	add	r3, r1
 801b7ca:	681b      	ldr	r3, [r3, #0]
 801b7cc:	4618      	mov	r0, r3
 801b7ce:	f7f7 fcd1 	bl	8013174 <pbuf_free>
      }
      arp_table[i].q = p;
 801b7d2:	7c7a      	ldrb	r2, [r7, #17]
 801b7d4:	490d      	ldr	r1, [pc, #52]	@ (801b80c <etharp_query+0x268>)
 801b7d6:	4613      	mov	r3, r2
 801b7d8:	005b      	lsls	r3, r3, #1
 801b7da:	4413      	add	r3, r2
 801b7dc:	00db      	lsls	r3, r3, #3
 801b7de:	440b      	add	r3, r1
 801b7e0:	69fa      	ldr	r2, [r7, #28]
 801b7e2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b7e4:	2300      	movs	r3, #0
 801b7e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b7ea:	e002      	b.n	801b7f2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b7ec:	23ff      	movs	r3, #255	@ 0xff
 801b7ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b7f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b7f6:	4618      	mov	r0, r3
 801b7f8:	3728      	adds	r7, #40	@ 0x28
 801b7fa:	46bd      	mov	sp, r7
 801b7fc:	bd80      	pop	{r7, pc}
 801b7fe:	bf00      	nop
 801b800:	08025b7c 	.word	0x08025b7c
 801b804:	08025d28 	.word	0x08025d28
 801b808:	08025bf4 	.word	0x08025bf4
 801b80c:	20067ddc 	.word	0x20067ddc
 801b810:	08025d38 	.word	0x08025d38
 801b814:	08025d1c 	.word	0x08025d1c
 801b818:	200689c4 	.word	0x200689c4
 801b81c:	08025d60 	.word	0x08025d60

0801b820 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b820:	b580      	push	{r7, lr}
 801b822:	b08a      	sub	sp, #40	@ 0x28
 801b824:	af02      	add	r7, sp, #8
 801b826:	60f8      	str	r0, [r7, #12]
 801b828:	60b9      	str	r1, [r7, #8]
 801b82a:	607a      	str	r2, [r7, #4]
 801b82c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b82e:	2300      	movs	r3, #0
 801b830:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b832:	68fb      	ldr	r3, [r7, #12]
 801b834:	2b00      	cmp	r3, #0
 801b836:	d106      	bne.n	801b846 <etharp_raw+0x26>
 801b838:	4b3a      	ldr	r3, [pc, #232]	@ (801b924 <etharp_raw+0x104>)
 801b83a:	f240 4257 	movw	r2, #1111	@ 0x457
 801b83e:	493a      	ldr	r1, [pc, #232]	@ (801b928 <etharp_raw+0x108>)
 801b840:	483a      	ldr	r0, [pc, #232]	@ (801b92c <etharp_raw+0x10c>)
 801b842:	f003 f83b 	bl	801e8bc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b846:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b84a:	211c      	movs	r1, #28
 801b84c:	200e      	movs	r0, #14
 801b84e:	f7f7 f9ad 	bl	8012bac <pbuf_alloc>
 801b852:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b854:	69bb      	ldr	r3, [r7, #24]
 801b856:	2b00      	cmp	r3, #0
 801b858:	d102      	bne.n	801b860 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b85a:	f04f 33ff 	mov.w	r3, #4294967295
 801b85e:	e05d      	b.n	801b91c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b860:	69bb      	ldr	r3, [r7, #24]
 801b862:	895b      	ldrh	r3, [r3, #10]
 801b864:	2b1b      	cmp	r3, #27
 801b866:	d806      	bhi.n	801b876 <etharp_raw+0x56>
 801b868:	4b2e      	ldr	r3, [pc, #184]	@ (801b924 <etharp_raw+0x104>)
 801b86a:	f240 4262 	movw	r2, #1122	@ 0x462
 801b86e:	4930      	ldr	r1, [pc, #192]	@ (801b930 <etharp_raw+0x110>)
 801b870:	482e      	ldr	r0, [pc, #184]	@ (801b92c <etharp_raw+0x10c>)
 801b872:	f003 f823 	bl	801e8bc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b876:	69bb      	ldr	r3, [r7, #24]
 801b878:	685b      	ldr	r3, [r3, #4]
 801b87a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b87c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b87e:	4618      	mov	r0, r3
 801b880:	f7f5 f89e 	bl	80109c0 <lwip_htons>
 801b884:	4603      	mov	r3, r0
 801b886:	461a      	mov	r2, r3
 801b888:	697b      	ldr	r3, [r7, #20]
 801b88a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b88c:	68fb      	ldr	r3, [r7, #12]
 801b88e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b892:	2b06      	cmp	r3, #6
 801b894:	d006      	beq.n	801b8a4 <etharp_raw+0x84>
 801b896:	4b23      	ldr	r3, [pc, #140]	@ (801b924 <etharp_raw+0x104>)
 801b898:	f240 4269 	movw	r2, #1129	@ 0x469
 801b89c:	4925      	ldr	r1, [pc, #148]	@ (801b934 <etharp_raw+0x114>)
 801b89e:	4823      	ldr	r0, [pc, #140]	@ (801b92c <etharp_raw+0x10c>)
 801b8a0:	f003 f80c 	bl	801e8bc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b8a4:	697b      	ldr	r3, [r7, #20]
 801b8a6:	3308      	adds	r3, #8
 801b8a8:	2206      	movs	r2, #6
 801b8aa:	6839      	ldr	r1, [r7, #0]
 801b8ac:	4618      	mov	r0, r3
 801b8ae:	f003 fbe8 	bl	801f082 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b8b2:	697b      	ldr	r3, [r7, #20]
 801b8b4:	3312      	adds	r3, #18
 801b8b6:	2206      	movs	r2, #6
 801b8b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b8ba:	4618      	mov	r0, r3
 801b8bc:	f003 fbe1 	bl	801f082 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b8c0:	697b      	ldr	r3, [r7, #20]
 801b8c2:	330e      	adds	r3, #14
 801b8c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b8c6:	6812      	ldr	r2, [r2, #0]
 801b8c8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b8ca:	697b      	ldr	r3, [r7, #20]
 801b8cc:	3318      	adds	r3, #24
 801b8ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b8d0:	6812      	ldr	r2, [r2, #0]
 801b8d2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b8d4:	697b      	ldr	r3, [r7, #20]
 801b8d6:	2200      	movs	r2, #0
 801b8d8:	701a      	strb	r2, [r3, #0]
 801b8da:	2200      	movs	r2, #0
 801b8dc:	f042 0201 	orr.w	r2, r2, #1
 801b8e0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b8e2:	697b      	ldr	r3, [r7, #20]
 801b8e4:	2200      	movs	r2, #0
 801b8e6:	f042 0208 	orr.w	r2, r2, #8
 801b8ea:	709a      	strb	r2, [r3, #2]
 801b8ec:	2200      	movs	r2, #0
 801b8ee:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b8f0:	697b      	ldr	r3, [r7, #20]
 801b8f2:	2206      	movs	r2, #6
 801b8f4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b8f6:	697b      	ldr	r3, [r7, #20]
 801b8f8:	2204      	movs	r2, #4
 801b8fa:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b8fc:	f640 0306 	movw	r3, #2054	@ 0x806
 801b900:	9300      	str	r3, [sp, #0]
 801b902:	687b      	ldr	r3, [r7, #4]
 801b904:	68ba      	ldr	r2, [r7, #8]
 801b906:	69b9      	ldr	r1, [r7, #24]
 801b908:	68f8      	ldr	r0, [r7, #12]
 801b90a:	f001 fdf7 	bl	801d4fc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b90e:	69b8      	ldr	r0, [r7, #24]
 801b910:	f7f7 fc30 	bl	8013174 <pbuf_free>
  p = NULL;
 801b914:	2300      	movs	r3, #0
 801b916:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b918:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b91c:	4618      	mov	r0, r3
 801b91e:	3720      	adds	r7, #32
 801b920:	46bd      	mov	sp, r7
 801b922:	bd80      	pop	{r7, pc}
 801b924:	08025b7c 	.word	0x08025b7c
 801b928:	08025ccc 	.word	0x08025ccc
 801b92c:	08025bf4 	.word	0x08025bf4
 801b930:	08025d7c 	.word	0x08025d7c
 801b934:	08025db0 	.word	0x08025db0

0801b938 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b938:	b580      	push	{r7, lr}
 801b93a:	b088      	sub	sp, #32
 801b93c:	af04      	add	r7, sp, #16
 801b93e:	60f8      	str	r0, [r7, #12]
 801b940:	60b9      	str	r1, [r7, #8]
 801b942:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b944:	68fb      	ldr	r3, [r7, #12]
 801b946:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b94a:	68fb      	ldr	r3, [r7, #12]
 801b94c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b950:	68fb      	ldr	r3, [r7, #12]
 801b952:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b954:	2201      	movs	r2, #1
 801b956:	9203      	str	r2, [sp, #12]
 801b958:	68ba      	ldr	r2, [r7, #8]
 801b95a:	9202      	str	r2, [sp, #8]
 801b95c:	4a06      	ldr	r2, [pc, #24]	@ (801b978 <etharp_request_dst+0x40>)
 801b95e:	9201      	str	r2, [sp, #4]
 801b960:	9300      	str	r3, [sp, #0]
 801b962:	4603      	mov	r3, r0
 801b964:	687a      	ldr	r2, [r7, #4]
 801b966:	68f8      	ldr	r0, [r7, #12]
 801b968:	f7ff ff5a 	bl	801b820 <etharp_raw>
 801b96c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b96e:	4618      	mov	r0, r3
 801b970:	3710      	adds	r7, #16
 801b972:	46bd      	mov	sp, r7
 801b974:	bd80      	pop	{r7, pc}
 801b976:	bf00      	nop
 801b978:	08026414 	.word	0x08026414

0801b97c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b97c:	b580      	push	{r7, lr}
 801b97e:	b082      	sub	sp, #8
 801b980:	af00      	add	r7, sp, #0
 801b982:	6078      	str	r0, [r7, #4]
 801b984:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b986:	4a05      	ldr	r2, [pc, #20]	@ (801b99c <etharp_request+0x20>)
 801b988:	6839      	ldr	r1, [r7, #0]
 801b98a:	6878      	ldr	r0, [r7, #4]
 801b98c:	f7ff ffd4 	bl	801b938 <etharp_request_dst>
 801b990:	4603      	mov	r3, r0
}
 801b992:	4618      	mov	r0, r3
 801b994:	3708      	adds	r7, #8
 801b996:	46bd      	mov	sp, r7
 801b998:	bd80      	pop	{r7, pc}
 801b99a:	bf00      	nop
 801b99c:	0802640c 	.word	0x0802640c

0801b9a0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b9a0:	b580      	push	{r7, lr}
 801b9a2:	b08e      	sub	sp, #56	@ 0x38
 801b9a4:	af04      	add	r7, sp, #16
 801b9a6:	6078      	str	r0, [r7, #4]
 801b9a8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b9aa:	4b78      	ldr	r3, [pc, #480]	@ (801bb8c <icmp_input+0x1ec>)
 801b9ac:	689b      	ldr	r3, [r3, #8]
 801b9ae:	623b      	str	r3, [r7, #32]
  hlen = IPH_HL_BYTES(iphdr_in);
 801b9b0:	6a3b      	ldr	r3, [r7, #32]
 801b9b2:	781b      	ldrb	r3, [r3, #0]
 801b9b4:	f003 030f 	and.w	r3, r3, #15
 801b9b8:	b2db      	uxtb	r3, r3
 801b9ba:	009b      	lsls	r3, r3, #2
 801b9bc:	b2db      	uxtb	r3, r3
 801b9be:	83fb      	strh	r3, [r7, #30]
  if (hlen < IP_HLEN) {
 801b9c0:	8bfb      	ldrh	r3, [r7, #30]
 801b9c2:	2b13      	cmp	r3, #19
 801b9c4:	f240 80cf 	bls.w	801bb66 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b9c8:	687b      	ldr	r3, [r7, #4]
 801b9ca:	895b      	ldrh	r3, [r3, #10]
 801b9cc:	2b03      	cmp	r3, #3
 801b9ce:	f240 80cc 	bls.w	801bb6a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b9d2:	687b      	ldr	r3, [r7, #4]
 801b9d4:	685b      	ldr	r3, [r3, #4]
 801b9d6:	781b      	ldrb	r3, [r3, #0]
 801b9d8:	777b      	strb	r3, [r7, #29]
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b9da:	7f7b      	ldrb	r3, [r7, #29]
 801b9dc:	2b00      	cmp	r3, #0
 801b9de:	f000 80bb 	beq.w	801bb58 <icmp_input+0x1b8>
 801b9e2:	2b08      	cmp	r3, #8
 801b9e4:	f040 80bb 	bne.w	801bb5e <icmp_input+0x1be>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b9e8:	4b69      	ldr	r3, [pc, #420]	@ (801bb90 <icmp_input+0x1f0>)
 801b9ea:	627b      	str	r3, [r7, #36]	@ 0x24
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b9ec:	4b67      	ldr	r3, [pc, #412]	@ (801bb8c <icmp_input+0x1ec>)
 801b9ee:	695b      	ldr	r3, [r3, #20]
 801b9f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b9f4:	2be0      	cmp	r3, #224	@ 0xe0
 801b9f6:	d102      	bne.n	801b9fe <icmp_input+0x5e>
#if LWIP_MULTICAST_PING
        /* For multicast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801b9f8:	683b      	ldr	r3, [r7, #0]
 801b9fa:	3304      	adds	r3, #4
 801b9fc:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b9fe:	4b63      	ldr	r3, [pc, #396]	@ (801bb8c <icmp_input+0x1ec>)
 801ba00:	695b      	ldr	r3, [r3, #20]
 801ba02:	4a62      	ldr	r2, [pc, #392]	@ (801bb8c <icmp_input+0x1ec>)
 801ba04:	6812      	ldr	r2, [r2, #0]
 801ba06:	4611      	mov	r1, r2
 801ba08:	4618      	mov	r0, r3
 801ba0a:	f000 fcaf 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801ba0e:	4603      	mov	r3, r0
 801ba10:	2b00      	cmp	r3, #0
 801ba12:	d002      	beq.n	801ba1a <icmp_input+0x7a>
#if LWIP_BROADCAST_PING
        /* For broadcast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801ba14:	683b      	ldr	r3, [r7, #0]
 801ba16:	3304      	adds	r3, #4
 801ba18:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ba1a:	687b      	ldr	r3, [r7, #4]
 801ba1c:	891b      	ldrh	r3, [r3, #8]
 801ba1e:	2b07      	cmp	r3, #7
 801ba20:	f240 80a5 	bls.w	801bb6e <icmp_input+0x1ce>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ba24:	8bfb      	ldrh	r3, [r7, #30]
 801ba26:	330e      	adds	r3, #14
 801ba28:	4619      	mov	r1, r3
 801ba2a:	6878      	ldr	r0, [r7, #4]
 801ba2c:	f7f7 fb0c 	bl	8013048 <pbuf_add_header>
 801ba30:	4603      	mov	r3, r0
 801ba32:	2b00      	cmp	r3, #0
 801ba34:	d04b      	beq.n	801bace <icmp_input+0x12e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ba36:	687b      	ldr	r3, [r7, #4]
 801ba38:	891a      	ldrh	r2, [r3, #8]
 801ba3a:	8bfb      	ldrh	r3, [r7, #30]
 801ba3c:	4413      	add	r3, r2
 801ba3e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801ba40:	687b      	ldr	r3, [r7, #4]
 801ba42:	891b      	ldrh	r3, [r3, #8]
 801ba44:	8b7a      	ldrh	r2, [r7, #26]
 801ba46:	429a      	cmp	r2, r3
 801ba48:	f0c0 8096 	bcc.w	801bb78 <icmp_input+0x1d8>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801ba4c:	8b7b      	ldrh	r3, [r7, #26]
 801ba4e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ba52:	4619      	mov	r1, r3
 801ba54:	200e      	movs	r0, #14
 801ba56:	f7f7 f8a9 	bl	8012bac <pbuf_alloc>
 801ba5a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801ba5c:	697b      	ldr	r3, [r7, #20]
 801ba5e:	2b00      	cmp	r3, #0
 801ba60:	f000 808c 	beq.w	801bb7c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801ba64:	697b      	ldr	r3, [r7, #20]
 801ba66:	895b      	ldrh	r3, [r3, #10]
 801ba68:	461a      	mov	r2, r3
 801ba6a:	8bfb      	ldrh	r3, [r7, #30]
 801ba6c:	3308      	adds	r3, #8
 801ba6e:	429a      	cmp	r2, r3
 801ba70:	d203      	bcs.n	801ba7a <icmp_input+0xda>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801ba72:	6978      	ldr	r0, [r7, #20]
 801ba74:	f7f7 fb7e 	bl	8013174 <pbuf_free>
          goto icmperr;
 801ba78:	e081      	b.n	801bb7e <icmp_input+0x1de>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801ba7a:	697b      	ldr	r3, [r7, #20]
 801ba7c:	685b      	ldr	r3, [r3, #4]
 801ba7e:	8bfa      	ldrh	r2, [r7, #30]
 801ba80:	6a39      	ldr	r1, [r7, #32]
 801ba82:	4618      	mov	r0, r3
 801ba84:	f003 fafd 	bl	801f082 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801ba88:	8bfb      	ldrh	r3, [r7, #30]
 801ba8a:	4619      	mov	r1, r3
 801ba8c:	6978      	ldr	r0, [r7, #20]
 801ba8e:	f7f7 faeb 	bl	8013068 <pbuf_remove_header>
 801ba92:	4603      	mov	r3, r0
 801ba94:	2b00      	cmp	r3, #0
 801ba96:	d009      	beq.n	801baac <icmp_input+0x10c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801ba98:	4b3e      	ldr	r3, [pc, #248]	@ (801bb94 <icmp_input+0x1f4>)
 801ba9a:	22b6      	movs	r2, #182	@ 0xb6
 801ba9c:	493e      	ldr	r1, [pc, #248]	@ (801bb98 <icmp_input+0x1f8>)
 801ba9e:	483f      	ldr	r0, [pc, #252]	@ (801bb9c <icmp_input+0x1fc>)
 801baa0:	f002 ff0c 	bl	801e8bc <iprintf>
          pbuf_free(r);
 801baa4:	6978      	ldr	r0, [r7, #20]
 801baa6:	f7f7 fb65 	bl	8013174 <pbuf_free>
          goto icmperr;
 801baaa:	e068      	b.n	801bb7e <icmp_input+0x1de>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801baac:	6879      	ldr	r1, [r7, #4]
 801baae:	6978      	ldr	r0, [r7, #20]
 801bab0:	f7f7 fc94 	bl	80133dc <pbuf_copy>
 801bab4:	4603      	mov	r3, r0
 801bab6:	2b00      	cmp	r3, #0
 801bab8:	d003      	beq.n	801bac2 <icmp_input+0x122>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801baba:	6978      	ldr	r0, [r7, #20]
 801babc:	f7f7 fb5a 	bl	8013174 <pbuf_free>
          goto icmperr;
 801bac0:	e05d      	b.n	801bb7e <icmp_input+0x1de>
        }
        /* free the original p */
        pbuf_free(p);
 801bac2:	6878      	ldr	r0, [r7, #4]
 801bac4:	f7f7 fb56 	bl	8013174 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801bac8:	697b      	ldr	r3, [r7, #20]
 801baca:	607b      	str	r3, [r7, #4]
 801bacc:	e00f      	b.n	801baee <icmp_input+0x14e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801bace:	8bfb      	ldrh	r3, [r7, #30]
 801bad0:	330e      	adds	r3, #14
 801bad2:	4619      	mov	r1, r3
 801bad4:	6878      	ldr	r0, [r7, #4]
 801bad6:	f7f7 fac7 	bl	8013068 <pbuf_remove_header>
 801bada:	4603      	mov	r3, r0
 801badc:	2b00      	cmp	r3, #0
 801bade:	d006      	beq.n	801baee <icmp_input+0x14e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801bae0:	4b2c      	ldr	r3, [pc, #176]	@ (801bb94 <icmp_input+0x1f4>)
 801bae2:	22c7      	movs	r2, #199	@ 0xc7
 801bae4:	492e      	ldr	r1, [pc, #184]	@ (801bba0 <icmp_input+0x200>)
 801bae6:	482d      	ldr	r0, [pc, #180]	@ (801bb9c <icmp_input+0x1fc>)
 801bae8:	f002 fee8 	bl	801e8bc <iprintf>
          goto icmperr;
 801baec:	e047      	b.n	801bb7e <icmp_input+0x1de>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801baee:	687b      	ldr	r3, [r7, #4]
 801baf0:	685b      	ldr	r3, [r3, #4]
 801baf2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801baf4:	8bfb      	ldrh	r3, [r7, #30]
 801baf6:	4619      	mov	r1, r3
 801baf8:	6878      	ldr	r0, [r7, #4]
 801bafa:	f7f7 faa5 	bl	8013048 <pbuf_add_header>
 801bafe:	4603      	mov	r3, r0
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d12b      	bne.n	801bb5c <icmp_input+0x1bc>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	685b      	ldr	r3, [r3, #4]
 801bb08:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801bb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb0c:	681a      	ldr	r2, [r3, #0]
 801bb0e:	68fb      	ldr	r3, [r7, #12]
 801bb10:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801bb12:	4b1e      	ldr	r3, [pc, #120]	@ (801bb8c <icmp_input+0x1ec>)
 801bb14:	691a      	ldr	r2, [r3, #16]
 801bb16:	68fb      	ldr	r3, [r7, #12]
 801bb18:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801bb1a:	693b      	ldr	r3, [r7, #16]
 801bb1c:	2200      	movs	r2, #0
 801bb1e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801bb20:	693b      	ldr	r3, [r7, #16]
 801bb22:	2200      	movs	r2, #0
 801bb24:	709a      	strb	r2, [r3, #2]
 801bb26:	2200      	movs	r2, #0
 801bb28:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801bb2a:	68fb      	ldr	r3, [r7, #12]
 801bb2c:	22ff      	movs	r2, #255	@ 0xff
 801bb2e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801bb30:	68fb      	ldr	r3, [r7, #12]
 801bb32:	2200      	movs	r2, #0
 801bb34:	729a      	strb	r2, [r3, #10]
 801bb36:	2200      	movs	r2, #0
 801bb38:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801bb3a:	683b      	ldr	r3, [r7, #0]
 801bb3c:	9302      	str	r3, [sp, #8]
 801bb3e:	2301      	movs	r3, #1
 801bb40:	9301      	str	r3, [sp, #4]
 801bb42:	2300      	movs	r3, #0
 801bb44:	9300      	str	r3, [sp, #0]
 801bb46:	23ff      	movs	r3, #255	@ 0xff
 801bb48:	2200      	movs	r2, #0
 801bb4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801bb4c:	6878      	ldr	r0, [r7, #4]
 801bb4e:	f000 fb35 	bl	801c1bc <ip4_output_if>
 801bb52:	4603      	mov	r3, r0
 801bb54:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801bb56:	e001      	b.n	801bb5c <icmp_input+0x1bc>
      break;
 801bb58:	bf00      	nop
 801bb5a:	e000      	b.n	801bb5e <icmp_input+0x1be>
      break;
 801bb5c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801bb5e:	6878      	ldr	r0, [r7, #4]
 801bb60:	f7f7 fb08 	bl	8013174 <pbuf_free>
  return;
 801bb64:	e00f      	b.n	801bb86 <icmp_input+0x1e6>
    goto lenerr;
 801bb66:	bf00      	nop
 801bb68:	e002      	b.n	801bb70 <icmp_input+0x1d0>
    goto lenerr;
 801bb6a:	bf00      	nop
 801bb6c:	e000      	b.n	801bb70 <icmp_input+0x1d0>
        goto lenerr;
 801bb6e:	bf00      	nop
lenerr:
  pbuf_free(p);
 801bb70:	6878      	ldr	r0, [r7, #4]
 801bb72:	f7f7 faff 	bl	8013174 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bb76:	e006      	b.n	801bb86 <icmp_input+0x1e6>
          goto icmperr;
 801bb78:	bf00      	nop
 801bb7a:	e000      	b.n	801bb7e <icmp_input+0x1de>
          goto icmperr;
 801bb7c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801bb7e:	6878      	ldr	r0, [r7, #4]
 801bb80:	f7f7 faf8 	bl	8013174 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bb84:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801bb86:	3728      	adds	r7, #40	@ 0x28
 801bb88:	46bd      	mov	sp, r7
 801bb8a:	bd80      	pop	{r7, pc}
 801bb8c:	20064b20 	.word	0x20064b20
 801bb90:	20064b34 	.word	0x20064b34
 801bb94:	08025df4 	.word	0x08025df4
 801bb98:	08025e2c 	.word	0x08025e2c
 801bb9c:	08025e64 	.word	0x08025e64
 801bba0:	08025e8c 	.word	0x08025e8c

0801bba4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801bba4:	b580      	push	{r7, lr}
 801bba6:	b082      	sub	sp, #8
 801bba8:	af00      	add	r7, sp, #0
 801bbaa:	6078      	str	r0, [r7, #4]
 801bbac:	460b      	mov	r3, r1
 801bbae:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801bbb0:	78fb      	ldrb	r3, [r7, #3]
 801bbb2:	461a      	mov	r2, r3
 801bbb4:	2103      	movs	r1, #3
 801bbb6:	6878      	ldr	r0, [r7, #4]
 801bbb8:	f000 f814 	bl	801bbe4 <icmp_send_response>
}
 801bbbc:	bf00      	nop
 801bbbe:	3708      	adds	r7, #8
 801bbc0:	46bd      	mov	sp, r7
 801bbc2:	bd80      	pop	{r7, pc}

0801bbc4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801bbc4:	b580      	push	{r7, lr}
 801bbc6:	b082      	sub	sp, #8
 801bbc8:	af00      	add	r7, sp, #0
 801bbca:	6078      	str	r0, [r7, #4]
 801bbcc:	460b      	mov	r3, r1
 801bbce:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801bbd0:	78fb      	ldrb	r3, [r7, #3]
 801bbd2:	461a      	mov	r2, r3
 801bbd4:	210b      	movs	r1, #11
 801bbd6:	6878      	ldr	r0, [r7, #4]
 801bbd8:	f000 f804 	bl	801bbe4 <icmp_send_response>
}
 801bbdc:	bf00      	nop
 801bbde:	3708      	adds	r7, #8
 801bbe0:	46bd      	mov	sp, r7
 801bbe2:	bd80      	pop	{r7, pc}

0801bbe4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801bbe4:	b580      	push	{r7, lr}
 801bbe6:	b08c      	sub	sp, #48	@ 0x30
 801bbe8:	af04      	add	r7, sp, #16
 801bbea:	6078      	str	r0, [r7, #4]
 801bbec:	460b      	mov	r3, r1
 801bbee:	70fb      	strb	r3, [r7, #3]
 801bbf0:	4613      	mov	r3, r2
 801bbf2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801bbf4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bbf8:	2124      	movs	r1, #36	@ 0x24
 801bbfa:	2022      	movs	r0, #34	@ 0x22
 801bbfc:	f7f6 ffd6 	bl	8012bac <pbuf_alloc>
 801bc00:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801bc02:	69fb      	ldr	r3, [r7, #28]
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	d04c      	beq.n	801bca2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801bc08:	69fb      	ldr	r3, [r7, #28]
 801bc0a:	895b      	ldrh	r3, [r3, #10]
 801bc0c:	2b23      	cmp	r3, #35	@ 0x23
 801bc0e:	d806      	bhi.n	801bc1e <icmp_send_response+0x3a>
 801bc10:	4b26      	ldr	r3, [pc, #152]	@ (801bcac <icmp_send_response+0xc8>)
 801bc12:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801bc16:	4926      	ldr	r1, [pc, #152]	@ (801bcb0 <icmp_send_response+0xcc>)
 801bc18:	4826      	ldr	r0, [pc, #152]	@ (801bcb4 <icmp_send_response+0xd0>)
 801bc1a:	f002 fe4f 	bl	801e8bc <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801bc1e:	687b      	ldr	r3, [r7, #4]
 801bc20:	685b      	ldr	r3, [r3, #4]
 801bc22:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801bc24:	69fb      	ldr	r3, [r7, #28]
 801bc26:	685b      	ldr	r3, [r3, #4]
 801bc28:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801bc2a:	697b      	ldr	r3, [r7, #20]
 801bc2c:	78fa      	ldrb	r2, [r7, #3]
 801bc2e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801bc30:	697b      	ldr	r3, [r7, #20]
 801bc32:	78ba      	ldrb	r2, [r7, #2]
 801bc34:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801bc36:	697b      	ldr	r3, [r7, #20]
 801bc38:	2200      	movs	r2, #0
 801bc3a:	711a      	strb	r2, [r3, #4]
 801bc3c:	2200      	movs	r2, #0
 801bc3e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801bc40:	697b      	ldr	r3, [r7, #20]
 801bc42:	2200      	movs	r2, #0
 801bc44:	719a      	strb	r2, [r3, #6]
 801bc46:	2200      	movs	r2, #0
 801bc48:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801bc4a:	69fb      	ldr	r3, [r7, #28]
 801bc4c:	685b      	ldr	r3, [r3, #4]
 801bc4e:	f103 0008 	add.w	r0, r3, #8
 801bc52:	687b      	ldr	r3, [r7, #4]
 801bc54:	685b      	ldr	r3, [r3, #4]
 801bc56:	221c      	movs	r2, #28
 801bc58:	4619      	mov	r1, r3
 801bc5a:	f003 fa12 	bl	801f082 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801bc5e:	69bb      	ldr	r3, [r7, #24]
 801bc60:	68db      	ldr	r3, [r3, #12]
 801bc62:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801bc64:	f107 030c 	add.w	r3, r7, #12
 801bc68:	4618      	mov	r0, r3
 801bc6a:	f000 f825 	bl	801bcb8 <ip4_route>
 801bc6e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801bc70:	693b      	ldr	r3, [r7, #16]
 801bc72:	2b00      	cmp	r3, #0
 801bc74:	d011      	beq.n	801bc9a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801bc76:	697b      	ldr	r3, [r7, #20]
 801bc78:	2200      	movs	r2, #0
 801bc7a:	709a      	strb	r2, [r3, #2]
 801bc7c:	2200      	movs	r2, #0
 801bc7e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801bc80:	f107 020c 	add.w	r2, r7, #12
 801bc84:	693b      	ldr	r3, [r7, #16]
 801bc86:	9302      	str	r3, [sp, #8]
 801bc88:	2301      	movs	r3, #1
 801bc8a:	9301      	str	r3, [sp, #4]
 801bc8c:	2300      	movs	r3, #0
 801bc8e:	9300      	str	r3, [sp, #0]
 801bc90:	23ff      	movs	r3, #255	@ 0xff
 801bc92:	2100      	movs	r1, #0
 801bc94:	69f8      	ldr	r0, [r7, #28]
 801bc96:	f000 fa91 	bl	801c1bc <ip4_output_if>
  }
  pbuf_free(q);
 801bc9a:	69f8      	ldr	r0, [r7, #28]
 801bc9c:	f7f7 fa6a 	bl	8013174 <pbuf_free>
 801bca0:	e000      	b.n	801bca4 <icmp_send_response+0xc0>
    return;
 801bca2:	bf00      	nop
}
 801bca4:	3720      	adds	r7, #32
 801bca6:	46bd      	mov	sp, r7
 801bca8:	bd80      	pop	{r7, pc}
 801bcaa:	bf00      	nop
 801bcac:	08025df4 	.word	0x08025df4
 801bcb0:	08025ec0 	.word	0x08025ec0
 801bcb4:	08025e64 	.word	0x08025e64

0801bcb8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801bcb8:	b480      	push	{r7}
 801bcba:	b085      	sub	sp, #20
 801bcbc:	af00      	add	r7, sp, #0
 801bcbe:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801bcc0:	4b33      	ldr	r3, [pc, #204]	@ (801bd90 <ip4_route+0xd8>)
 801bcc2:	681b      	ldr	r3, [r3, #0]
 801bcc4:	60fb      	str	r3, [r7, #12]
 801bcc6:	e036      	b.n	801bd36 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bcc8:	68fb      	ldr	r3, [r7, #12]
 801bcca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bcce:	f003 0301 	and.w	r3, r3, #1
 801bcd2:	b2db      	uxtb	r3, r3
 801bcd4:	2b00      	cmp	r3, #0
 801bcd6:	d02b      	beq.n	801bd30 <ip4_route+0x78>
 801bcd8:	68fb      	ldr	r3, [r7, #12]
 801bcda:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bcde:	089b      	lsrs	r3, r3, #2
 801bce0:	f003 0301 	and.w	r3, r3, #1
 801bce4:	b2db      	uxtb	r3, r3
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d022      	beq.n	801bd30 <ip4_route+0x78>
 801bcea:	68fb      	ldr	r3, [r7, #12]
 801bcec:	3304      	adds	r3, #4
 801bcee:	681b      	ldr	r3, [r3, #0]
 801bcf0:	2b00      	cmp	r3, #0
 801bcf2:	d01d      	beq.n	801bd30 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bcf4:	687b      	ldr	r3, [r7, #4]
 801bcf6:	681a      	ldr	r2, [r3, #0]
 801bcf8:	68fb      	ldr	r3, [r7, #12]
 801bcfa:	3304      	adds	r3, #4
 801bcfc:	681b      	ldr	r3, [r3, #0]
 801bcfe:	405a      	eors	r2, r3
 801bd00:	68fb      	ldr	r3, [r7, #12]
 801bd02:	3308      	adds	r3, #8
 801bd04:	681b      	ldr	r3, [r3, #0]
 801bd06:	4013      	ands	r3, r2
 801bd08:	2b00      	cmp	r3, #0
 801bd0a:	d101      	bne.n	801bd10 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801bd0c:	68fb      	ldr	r3, [r7, #12]
 801bd0e:	e038      	b.n	801bd82 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801bd10:	68fb      	ldr	r3, [r7, #12]
 801bd12:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd16:	f003 0302 	and.w	r3, r3, #2
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d108      	bne.n	801bd30 <ip4_route+0x78>
 801bd1e:	687b      	ldr	r3, [r7, #4]
 801bd20:	681a      	ldr	r2, [r3, #0]
 801bd22:	68fb      	ldr	r3, [r7, #12]
 801bd24:	330c      	adds	r3, #12
 801bd26:	681b      	ldr	r3, [r3, #0]
 801bd28:	429a      	cmp	r2, r3
 801bd2a:	d101      	bne.n	801bd30 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801bd2c:	68fb      	ldr	r3, [r7, #12]
 801bd2e:	e028      	b.n	801bd82 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801bd30:	68fb      	ldr	r3, [r7, #12]
 801bd32:	681b      	ldr	r3, [r3, #0]
 801bd34:	60fb      	str	r3, [r7, #12]
 801bd36:	68fb      	ldr	r3, [r7, #12]
 801bd38:	2b00      	cmp	r3, #0
 801bd3a:	d1c5      	bne.n	801bcc8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bd3c:	4b15      	ldr	r3, [pc, #84]	@ (801bd94 <ip4_route+0xdc>)
 801bd3e:	681b      	ldr	r3, [r3, #0]
 801bd40:	2b00      	cmp	r3, #0
 801bd42:	d01a      	beq.n	801bd7a <ip4_route+0xc2>
 801bd44:	4b13      	ldr	r3, [pc, #76]	@ (801bd94 <ip4_route+0xdc>)
 801bd46:	681b      	ldr	r3, [r3, #0]
 801bd48:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd4c:	f003 0301 	and.w	r3, r3, #1
 801bd50:	2b00      	cmp	r3, #0
 801bd52:	d012      	beq.n	801bd7a <ip4_route+0xc2>
 801bd54:	4b0f      	ldr	r3, [pc, #60]	@ (801bd94 <ip4_route+0xdc>)
 801bd56:	681b      	ldr	r3, [r3, #0]
 801bd58:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd5c:	f003 0304 	and.w	r3, r3, #4
 801bd60:	2b00      	cmp	r3, #0
 801bd62:	d00a      	beq.n	801bd7a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bd64:	4b0b      	ldr	r3, [pc, #44]	@ (801bd94 <ip4_route+0xdc>)
 801bd66:	681b      	ldr	r3, [r3, #0]
 801bd68:	3304      	adds	r3, #4
 801bd6a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bd6c:	2b00      	cmp	r3, #0
 801bd6e:	d004      	beq.n	801bd7a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bd70:	687b      	ldr	r3, [r7, #4]
 801bd72:	681b      	ldr	r3, [r3, #0]
 801bd74:	b2db      	uxtb	r3, r3
 801bd76:	2b7f      	cmp	r3, #127	@ 0x7f
 801bd78:	d101      	bne.n	801bd7e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801bd7a:	2300      	movs	r3, #0
 801bd7c:	e001      	b.n	801bd82 <ip4_route+0xca>
  }

  return netif_default;
 801bd7e:	4b05      	ldr	r3, [pc, #20]	@ (801bd94 <ip4_route+0xdc>)
 801bd80:	681b      	ldr	r3, [r3, #0]
}
 801bd82:	4618      	mov	r0, r3
 801bd84:	3714      	adds	r7, #20
 801bd86:	46bd      	mov	sp, r7
 801bd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd8c:	4770      	bx	lr
 801bd8e:	bf00      	nop
 801bd90:	20067d70 	.word	0x20067d70
 801bd94:	20067d74 	.word	0x20067d74

0801bd98 <ip4_canforward>:
 * @param p the packet to forward
 * @return 1: can forward 0: discard
 */
static int
ip4_canforward(struct pbuf *p)
{
 801bd98:	b580      	push	{r7, lr}
 801bd9a:	b084      	sub	sp, #16
 801bd9c:	af00      	add	r7, sp, #0
 801bd9e:	6078      	str	r0, [r7, #4]
  u32_t addr = lwip_htonl(ip4_addr_get_u32(ip4_current_dest_addr()));
 801bda0:	4b1c      	ldr	r3, [pc, #112]	@ (801be14 <ip4_canforward+0x7c>)
 801bda2:	695b      	ldr	r3, [r3, #20]
 801bda4:	4618      	mov	r0, r3
 801bda6:	f7f4 fe21 	bl	80109ec <lwip_htonl>
 801bdaa:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
    return ret;
  }
#endif /* LWIP_HOOK_IP4_CANFORWARD */

  if (p->flags & PBUF_FLAG_LLBCAST) {
 801bdac:	687b      	ldr	r3, [r7, #4]
 801bdae:	7b5b      	ldrb	r3, [r3, #13]
 801bdb0:	f003 0308 	and.w	r3, r3, #8
 801bdb4:	2b00      	cmp	r3, #0
 801bdb6:	d001      	beq.n	801bdbc <ip4_canforward+0x24>
    /* don't route link-layer broadcasts */
    return 0;
 801bdb8:	2300      	movs	r3, #0
 801bdba:	e026      	b.n	801be0a <ip4_canforward+0x72>
  }
  if ((p->flags & PBUF_FLAG_LLMCAST) || IP_MULTICAST(addr)) {
 801bdbc:	687b      	ldr	r3, [r7, #4]
 801bdbe:	7b5b      	ldrb	r3, [r3, #13]
 801bdc0:	f003 0310 	and.w	r3, r3, #16
 801bdc4:	2b00      	cmp	r3, #0
 801bdc6:	d105      	bne.n	801bdd4 <ip4_canforward+0x3c>
 801bdc8:	68fb      	ldr	r3, [r7, #12]
 801bdca:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801bdce:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 801bdd2:	d101      	bne.n	801bdd8 <ip4_canforward+0x40>
    /* don't route link-layer multicasts (use LWIP_HOOK_IP4_CANFORWARD instead) */
    return 0;
 801bdd4:	2300      	movs	r3, #0
 801bdd6:	e018      	b.n	801be0a <ip4_canforward+0x72>
  }
  if (IP_EXPERIMENTAL(addr)) {
 801bdd8:	68fb      	ldr	r3, [r7, #12]
 801bdda:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801bdde:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 801bde2:	d101      	bne.n	801bde8 <ip4_canforward+0x50>
    return 0;
 801bde4:	2300      	movs	r3, #0
 801bde6:	e010      	b.n	801be0a <ip4_canforward+0x72>
  }
  if (IP_CLASSA(addr)) {
 801bde8:	68fb      	ldr	r3, [r7, #12]
 801bdea:	2b00      	cmp	r3, #0
 801bdec:	db0c      	blt.n	801be08 <ip4_canforward+0x70>
    u32_t net = addr & IP_CLASSA_NET;
 801bdee:	68fb      	ldr	r3, [r7, #12]
 801bdf0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 801bdf4:	60bb      	str	r3, [r7, #8]
    if ((net == 0) || (net == ((u32_t)IP_LOOPBACKNET << IP_CLASSA_NSHIFT))) {
 801bdf6:	68bb      	ldr	r3, [r7, #8]
 801bdf8:	2b00      	cmp	r3, #0
 801bdfa:	d003      	beq.n	801be04 <ip4_canforward+0x6c>
 801bdfc:	68bb      	ldr	r3, [r7, #8]
 801bdfe:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801be02:	d101      	bne.n	801be08 <ip4_canforward+0x70>
      /* don't route loopback packets */
      return 0;
 801be04:	2300      	movs	r3, #0
 801be06:	e000      	b.n	801be0a <ip4_canforward+0x72>
    }
  }
  return 1;
 801be08:	2301      	movs	r3, #1
}
 801be0a:	4618      	mov	r0, r3
 801be0c:	3710      	adds	r7, #16
 801be0e:	46bd      	mov	sp, r7
 801be10:	bd80      	pop	{r7, pc}
 801be12:	bf00      	nop
 801be14:	20064b20 	.word	0x20064b20

0801be18 <ip4_forward>:
 * @param iphdr the IP header of the input packet
 * @param inp the netif on which this packet was received
 */
static void
ip4_forward(struct pbuf *p, struct ip_hdr *iphdr, struct netif *inp)
{
 801be18:	b580      	push	{r7, lr}
 801be1a:	b086      	sub	sp, #24
 801be1c:	af00      	add	r7, sp, #0
 801be1e:	60f8      	str	r0, [r7, #12]
 801be20:	60b9      	str	r1, [r7, #8]
 801be22:	607a      	str	r2, [r7, #4]
  struct netif *netif;

  PERF_START;
  LWIP_UNUSED_ARG(inp);

  if (!ip4_canforward(p)) {
 801be24:	68f8      	ldr	r0, [r7, #12]
 801be26:	f7ff ffb7 	bl	801bd98 <ip4_canforward>
 801be2a:	4603      	mov	r3, r0
 801be2c:	2b00      	cmp	r3, #0
 801be2e:	d059      	beq.n	801bee4 <ip4_forward+0xcc>
    goto return_noroute;
  }

  /* RFC3927 2.7: do not forward link-local addresses */
  if (ip4_addr_islinklocal(ip4_current_dest_addr())) {
 801be30:	4b31      	ldr	r3, [pc, #196]	@ (801bef8 <ip4_forward+0xe0>)
 801be32:	695b      	ldr	r3, [r3, #20]
 801be34:	b29b      	uxth	r3, r3
 801be36:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801be3a:	4293      	cmp	r3, r2
 801be3c:	d054      	beq.n	801bee8 <ip4_forward+0xd0>
                           ip4_addr3_16(ip4_current_dest_addr()), ip4_addr4_16(ip4_current_dest_addr())));
    goto return_noroute;
  }

  /* Find network interface where to forward this IP packet to. */
  netif = ip4_route_src(ip4_current_src_addr(), ip4_current_dest_addr());
 801be3e:	482f      	ldr	r0, [pc, #188]	@ (801befc <ip4_forward+0xe4>)
 801be40:	f7ff ff3a 	bl	801bcb8 <ip4_route>
 801be44:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801be46:	697b      	ldr	r3, [r7, #20]
 801be48:	2b00      	cmp	r3, #0
 801be4a:	d04f      	beq.n	801beec <ip4_forward+0xd4>
    goto return_noroute;
  }
#endif /* IP_FORWARD_ALLOW_TX_ON_RX_NETIF */

  /* decrement TTL */
  IPH_TTL_SET(iphdr, IPH_TTL(iphdr) - 1);
 801be4c:	68bb      	ldr	r3, [r7, #8]
 801be4e:	7a1b      	ldrb	r3, [r3, #8]
 801be50:	3b01      	subs	r3, #1
 801be52:	b2da      	uxtb	r2, r3
 801be54:	68bb      	ldr	r3, [r7, #8]
 801be56:	721a      	strb	r2, [r3, #8]
  /* send ICMP if TTL == 0 */
  if (IPH_TTL(iphdr) == 0) {
 801be58:	68bb      	ldr	r3, [r7, #8]
 801be5a:	7a1b      	ldrb	r3, [r3, #8]
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d108      	bne.n	801be72 <ip4_forward+0x5a>
    MIB2_STATS_INC(mib2.ipinhdrerrors);
#if LWIP_ICMP
    /* Don't send ICMP messages in response to ICMP messages */
    if (IPH_PROTO(iphdr) != IP_PROTO_ICMP) {
 801be60:	68bb      	ldr	r3, [r7, #8]
 801be62:	7a5b      	ldrb	r3, [r3, #9]
 801be64:	2b01      	cmp	r3, #1
 801be66:	d043      	beq.n	801bef0 <ip4_forward+0xd8>
      icmp_time_exceeded(p, ICMP_TE_TTL);
 801be68:	2100      	movs	r1, #0
 801be6a:	68f8      	ldr	r0, [r7, #12]
 801be6c:	f7ff feaa 	bl	801bbc4 <icmp_time_exceeded>
    }
#endif /* LWIP_ICMP */
    return;
 801be70:	e03e      	b.n	801bef0 <ip4_forward+0xd8>
  }

  /* Incrementally update the IP checksum. */
  if (IPH_CHKSUM(iphdr) >= PP_HTONS(0xffffU - 0x100)) {
 801be72:	68bb      	ldr	r3, [r7, #8]
 801be74:	895b      	ldrh	r3, [r3, #10]
 801be76:	b29b      	uxth	r3, r3
 801be78:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 801be7c:	4293      	cmp	r3, r2
 801be7e:	d907      	bls.n	801be90 <ip4_forward+0x78>
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100) + 1));
 801be80:	68bb      	ldr	r3, [r7, #8]
 801be82:	895b      	ldrh	r3, [r3, #10]
 801be84:	b29b      	uxth	r3, r3
 801be86:	3302      	adds	r3, #2
 801be88:	b29a      	uxth	r2, r3
 801be8a:	68bb      	ldr	r3, [r7, #8]
 801be8c:	815a      	strh	r2, [r3, #10]
 801be8e:	e006      	b.n	801be9e <ip4_forward+0x86>
  } else {
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100)));
 801be90:	68bb      	ldr	r3, [r7, #8]
 801be92:	895b      	ldrh	r3, [r3, #10]
 801be94:	b29b      	uxth	r3, r3
 801be96:	3301      	adds	r3, #1
 801be98:	b29a      	uxth	r2, r3
 801be9a:	68bb      	ldr	r3, [r7, #8]
 801be9c:	815a      	strh	r2, [r3, #10]
  MIB2_STATS_INC(mib2.ipforwdatagrams);
  IP_STATS_INC(ip.xmit);

  PERF_STOP("ip4_forward");
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801be9e:	697b      	ldr	r3, [r7, #20]
 801bea0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bea2:	2b00      	cmp	r3, #0
 801bea4:	d017      	beq.n	801bed6 <ip4_forward+0xbe>
 801bea6:	68fb      	ldr	r3, [r7, #12]
 801bea8:	891a      	ldrh	r2, [r3, #8]
 801beaa:	697b      	ldr	r3, [r7, #20]
 801beac:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801beae:	429a      	cmp	r2, r3
 801beb0:	d911      	bls.n	801bed6 <ip4_forward+0xbe>
    if ((IPH_OFFSET(iphdr) & PP_NTOHS(IP_DF)) == 0) {
 801beb2:	68bb      	ldr	r3, [r7, #8]
 801beb4:	88db      	ldrh	r3, [r3, #6]
 801beb6:	b29b      	uxth	r3, r3
 801beb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bebc:	2b00      	cmp	r3, #0
 801bebe:	d105      	bne.n	801becc <ip4_forward+0xb4>
#if IP_FRAG
      ip4_frag(p, netif, ip4_current_dest_addr());
 801bec0:	4a0e      	ldr	r2, [pc, #56]	@ (801befc <ip4_forward+0xe4>)
 801bec2:	6979      	ldr	r1, [r7, #20]
 801bec4:	68f8      	ldr	r0, [r7, #12]
 801bec6:	f001 f945 	bl	801d154 <ip4_frag>
#if LWIP_ICMP
      /* send ICMP Destination Unreachable code 4: "Fragmentation Needed and DF Set" */
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
#endif /* LWIP_ICMP */
    }
    return;
 801beca:	e012      	b.n	801bef2 <ip4_forward+0xda>
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
 801becc:	2104      	movs	r1, #4
 801bece:	68f8      	ldr	r0, [r7, #12]
 801bed0:	f7ff fe68 	bl	801bba4 <icmp_dest_unreach>
    return;
 801bed4:	e00d      	b.n	801bef2 <ip4_forward+0xda>
  }
  /* transmit pbuf on chosen interface */
  netif->output(netif, p, ip4_current_dest_addr());
 801bed6:	697b      	ldr	r3, [r7, #20]
 801bed8:	695b      	ldr	r3, [r3, #20]
 801beda:	4a08      	ldr	r2, [pc, #32]	@ (801befc <ip4_forward+0xe4>)
 801bedc:	68f9      	ldr	r1, [r7, #12]
 801bede:	6978      	ldr	r0, [r7, #20]
 801bee0:	4798      	blx	r3
  return;
 801bee2:	e006      	b.n	801bef2 <ip4_forward+0xda>
    goto return_noroute;
 801bee4:	bf00      	nop
 801bee6:	e004      	b.n	801bef2 <ip4_forward+0xda>
    goto return_noroute;
 801bee8:	bf00      	nop
 801beea:	e002      	b.n	801bef2 <ip4_forward+0xda>
    goto return_noroute;
 801beec:	bf00      	nop
 801beee:	e000      	b.n	801bef2 <ip4_forward+0xda>
    return;
 801bef0:	bf00      	nop
return_noroute:
  MIB2_STATS_INC(mib2.ipoutnoroutes);
}
 801bef2:	3718      	adds	r7, #24
 801bef4:	46bd      	mov	sp, r7
 801bef6:	bd80      	pop	{r7, pc}
 801bef8:	20064b20 	.word	0x20064b20
 801befc:	20064b34 	.word	0x20064b34

0801bf00 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801bf00:	b580      	push	{r7, lr}
 801bf02:	b082      	sub	sp, #8
 801bf04:	af00      	add	r7, sp, #0
 801bf06:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bf08:	687b      	ldr	r3, [r7, #4]
 801bf0a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf0e:	f003 0301 	and.w	r3, r3, #1
 801bf12:	b2db      	uxtb	r3, r3
 801bf14:	2b00      	cmp	r3, #0
 801bf16:	d016      	beq.n	801bf46 <ip4_input_accept+0x46>
 801bf18:	687b      	ldr	r3, [r7, #4]
 801bf1a:	3304      	adds	r3, #4
 801bf1c:	681b      	ldr	r3, [r3, #0]
 801bf1e:	2b00      	cmp	r3, #0
 801bf20:	d011      	beq.n	801bf46 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf22:	4b0b      	ldr	r3, [pc, #44]	@ (801bf50 <ip4_input_accept+0x50>)
 801bf24:	695a      	ldr	r2, [r3, #20]
 801bf26:	687b      	ldr	r3, [r7, #4]
 801bf28:	3304      	adds	r3, #4
 801bf2a:	681b      	ldr	r3, [r3, #0]
 801bf2c:	429a      	cmp	r2, r3
 801bf2e:	d008      	beq.n	801bf42 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bf30:	4b07      	ldr	r3, [pc, #28]	@ (801bf50 <ip4_input_accept+0x50>)
 801bf32:	695b      	ldr	r3, [r3, #20]
 801bf34:	6879      	ldr	r1, [r7, #4]
 801bf36:	4618      	mov	r0, r3
 801bf38:	f000 fa18 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801bf3c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf3e:	2b00      	cmp	r3, #0
 801bf40:	d001      	beq.n	801bf46 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801bf42:	2301      	movs	r3, #1
 801bf44:	e000      	b.n	801bf48 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801bf46:	2300      	movs	r3, #0
}
 801bf48:	4618      	mov	r0, r3
 801bf4a:	3708      	adds	r7, #8
 801bf4c:	46bd      	mov	sp, r7
 801bf4e:	bd80      	pop	{r7, pc}
 801bf50:	20064b20 	.word	0x20064b20

0801bf54 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801bf54:	b580      	push	{r7, lr}
 801bf56:	b086      	sub	sp, #24
 801bf58:	af00      	add	r7, sp, #0
 801bf5a:	6078      	str	r0, [r7, #4]
 801bf5c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801bf5e:	687b      	ldr	r3, [r7, #4]
 801bf60:	685b      	ldr	r3, [r3, #4]
 801bf62:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bf64:	697b      	ldr	r3, [r7, #20]
 801bf66:	781b      	ldrb	r3, [r3, #0]
 801bf68:	091b      	lsrs	r3, r3, #4
 801bf6a:	b2db      	uxtb	r3, r3
 801bf6c:	2b04      	cmp	r3, #4
 801bf6e:	d004      	beq.n	801bf7a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801bf70:	6878      	ldr	r0, [r7, #4]
 801bf72:	f7f7 f8ff 	bl	8013174 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801bf76:	2300      	movs	r3, #0
 801bf78:	e117      	b.n	801c1aa <ip4_input+0x256>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801bf7a:	697b      	ldr	r3, [r7, #20]
 801bf7c:	781b      	ldrb	r3, [r3, #0]
 801bf7e:	f003 030f 	and.w	r3, r3, #15
 801bf82:	b2db      	uxtb	r3, r3
 801bf84:	009b      	lsls	r3, r3, #2
 801bf86:	b2db      	uxtb	r3, r3
 801bf88:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bf8a:	697b      	ldr	r3, [r7, #20]
 801bf8c:	885b      	ldrh	r3, [r3, #2]
 801bf8e:	b29b      	uxth	r3, r3
 801bf90:	4618      	mov	r0, r3
 801bf92:	f7f4 fd15 	bl	80109c0 <lwip_htons>
 801bf96:	4603      	mov	r3, r0
 801bf98:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bf9a:	687b      	ldr	r3, [r7, #4]
 801bf9c:	891b      	ldrh	r3, [r3, #8]
 801bf9e:	89ba      	ldrh	r2, [r7, #12]
 801bfa0:	429a      	cmp	r2, r3
 801bfa2:	d204      	bcs.n	801bfae <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801bfa4:	89bb      	ldrh	r3, [r7, #12]
 801bfa6:	4619      	mov	r1, r3
 801bfa8:	6878      	ldr	r0, [r7, #4]
 801bfaa:	f7f6 ff5d 	bl	8012e68 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801bfae:	687b      	ldr	r3, [r7, #4]
 801bfb0:	895b      	ldrh	r3, [r3, #10]
 801bfb2:	89fa      	ldrh	r2, [r7, #14]
 801bfb4:	429a      	cmp	r2, r3
 801bfb6:	d807      	bhi.n	801bfc8 <ip4_input+0x74>
 801bfb8:	687b      	ldr	r3, [r7, #4]
 801bfba:	891b      	ldrh	r3, [r3, #8]
 801bfbc:	89ba      	ldrh	r2, [r7, #12]
 801bfbe:	429a      	cmp	r2, r3
 801bfc0:	d802      	bhi.n	801bfc8 <ip4_input+0x74>
 801bfc2:	89fb      	ldrh	r3, [r7, #14]
 801bfc4:	2b13      	cmp	r3, #19
 801bfc6:	d804      	bhi.n	801bfd2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801bfc8:	6878      	ldr	r0, [r7, #4]
 801bfca:	f7f7 f8d3 	bl	8013174 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801bfce:	2300      	movs	r3, #0
 801bfd0:	e0eb      	b.n	801c1aa <ip4_input+0x256>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801bfd2:	697b      	ldr	r3, [r7, #20]
 801bfd4:	691b      	ldr	r3, [r3, #16]
 801bfd6:	4a77      	ldr	r2, [pc, #476]	@ (801c1b4 <ip4_input+0x260>)
 801bfd8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801bfda:	697b      	ldr	r3, [r7, #20]
 801bfdc:	68db      	ldr	r3, [r3, #12]
 801bfde:	4a75      	ldr	r2, [pc, #468]	@ (801c1b4 <ip4_input+0x260>)
 801bfe0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bfe2:	4b74      	ldr	r3, [pc, #464]	@ (801c1b4 <ip4_input+0x260>)
 801bfe4:	695b      	ldr	r3, [r3, #20]
 801bfe6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bfea:	2be0      	cmp	r3, #224	@ 0xe0
 801bfec:	d112      	bne.n	801c014 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801bfee:	683b      	ldr	r3, [r7, #0]
 801bff0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bff4:	f003 0301 	and.w	r3, r3, #1
 801bff8:	b2db      	uxtb	r3, r3
 801bffa:	2b00      	cmp	r3, #0
 801bffc:	d007      	beq.n	801c00e <ip4_input+0xba>
 801bffe:	683b      	ldr	r3, [r7, #0]
 801c000:	3304      	adds	r3, #4
 801c002:	681b      	ldr	r3, [r3, #0]
 801c004:	2b00      	cmp	r3, #0
 801c006:	d002      	beq.n	801c00e <ip4_input+0xba>
      netif = inp;
 801c008:	683b      	ldr	r3, [r7, #0]
 801c00a:	613b      	str	r3, [r7, #16]
 801c00c:	e02a      	b.n	801c064 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c00e:	2300      	movs	r3, #0
 801c010:	613b      	str	r3, [r7, #16]
 801c012:	e027      	b.n	801c064 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801c014:	6838      	ldr	r0, [r7, #0]
 801c016:	f7ff ff73 	bl	801bf00 <ip4_input_accept>
 801c01a:	4603      	mov	r3, r0
 801c01c:	2b00      	cmp	r3, #0
 801c01e:	d002      	beq.n	801c026 <ip4_input+0xd2>
      netif = inp;
 801c020:	683b      	ldr	r3, [r7, #0]
 801c022:	613b      	str	r3, [r7, #16]
 801c024:	e01e      	b.n	801c064 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c026:	2300      	movs	r3, #0
 801c028:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801c02a:	4b62      	ldr	r3, [pc, #392]	@ (801c1b4 <ip4_input+0x260>)
 801c02c:	695b      	ldr	r3, [r3, #20]
 801c02e:	b2db      	uxtb	r3, r3
 801c030:	2b7f      	cmp	r3, #127	@ 0x7f
 801c032:	d017      	beq.n	801c064 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801c034:	4b60      	ldr	r3, [pc, #384]	@ (801c1b8 <ip4_input+0x264>)
 801c036:	681b      	ldr	r3, [r3, #0]
 801c038:	613b      	str	r3, [r7, #16]
 801c03a:	e00e      	b.n	801c05a <ip4_input+0x106>
          if (netif == inp) {
 801c03c:	693a      	ldr	r2, [r7, #16]
 801c03e:	683b      	ldr	r3, [r7, #0]
 801c040:	429a      	cmp	r2, r3
 801c042:	d006      	beq.n	801c052 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801c044:	6938      	ldr	r0, [r7, #16]
 801c046:	f7ff ff5b 	bl	801bf00 <ip4_input_accept>
 801c04a:	4603      	mov	r3, r0
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d108      	bne.n	801c062 <ip4_input+0x10e>
 801c050:	e000      	b.n	801c054 <ip4_input+0x100>
            continue;
 801c052:	bf00      	nop
        NETIF_FOREACH(netif) {
 801c054:	693b      	ldr	r3, [r7, #16]
 801c056:	681b      	ldr	r3, [r3, #0]
 801c058:	613b      	str	r3, [r7, #16]
 801c05a:	693b      	ldr	r3, [r7, #16]
 801c05c:	2b00      	cmp	r3, #0
 801c05e:	d1ed      	bne.n	801c03c <ip4_input+0xe8>
 801c060:	e000      	b.n	801c064 <ip4_input+0x110>
            break;
 801c062:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c064:	4b53      	ldr	r3, [pc, #332]	@ (801c1b4 <ip4_input+0x260>)
 801c066:	691b      	ldr	r3, [r3, #16]
 801c068:	6839      	ldr	r1, [r7, #0]
 801c06a:	4618      	mov	r0, r3
 801c06c:	f000 f97e 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801c070:	4603      	mov	r3, r0
 801c072:	2b00      	cmp	r3, #0
 801c074:	d105      	bne.n	801c082 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801c076:	4b4f      	ldr	r3, [pc, #316]	@ (801c1b4 <ip4_input+0x260>)
 801c078:	691b      	ldr	r3, [r3, #16]
 801c07a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c07e:	2be0      	cmp	r3, #224	@ 0xe0
 801c080:	d104      	bne.n	801c08c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801c082:	6878      	ldr	r0, [r7, #4]
 801c084:	f7f7 f876 	bl	8013174 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801c088:	2300      	movs	r3, #0
 801c08a:	e08e      	b.n	801c1aa <ip4_input+0x256>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801c08c:	693b      	ldr	r3, [r7, #16]
 801c08e:	2b00      	cmp	r3, #0
 801c090:	d114      	bne.n	801c0bc <ip4_input+0x168>
    /* packet not for us, route or discard */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: packet not for us.\n"));
#if IP_FORWARD
    /* non-broadcast packet? */
    if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), inp)) {
 801c092:	4b48      	ldr	r3, [pc, #288]	@ (801c1b4 <ip4_input+0x260>)
 801c094:	695b      	ldr	r3, [r3, #20]
 801c096:	6839      	ldr	r1, [r7, #0]
 801c098:	4618      	mov	r0, r3
 801c09a:	f000 f967 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801c09e:	4603      	mov	r3, r0
 801c0a0:	2b00      	cmp	r3, #0
 801c0a2:	d106      	bne.n	801c0b2 <ip4_input+0x15e>
      /* try to forward IP packet on (other) interfaces */
      ip4_forward(p, (struct ip_hdr *)p->payload, inp);
 801c0a4:	687b      	ldr	r3, [r7, #4]
 801c0a6:	685b      	ldr	r3, [r3, #4]
 801c0a8:	683a      	ldr	r2, [r7, #0]
 801c0aa:	4619      	mov	r1, r3
 801c0ac:	6878      	ldr	r0, [r7, #4]
 801c0ae:	f7ff feb3 	bl	801be18 <ip4_forward>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801c0b2:	6878      	ldr	r0, [r7, #4]
 801c0b4:	f7f7 f85e 	bl	8013174 <pbuf_free>
    return ERR_OK;
 801c0b8:	2300      	movs	r3, #0
 801c0ba:	e076      	b.n	801c1aa <ip4_input+0x256>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c0bc:	697b      	ldr	r3, [r7, #20]
 801c0be:	88db      	ldrh	r3, [r3, #6]
 801c0c0:	b29b      	uxth	r3, r3
 801c0c2:	461a      	mov	r2, r3
 801c0c4:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801c0c8:	4013      	ands	r3, r2
 801c0ca:	2b00      	cmp	r3, #0
 801c0cc:	d00b      	beq.n	801c0e6 <ip4_input+0x192>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c0ce:	6878      	ldr	r0, [r7, #4]
 801c0d0:	f000 fe4c 	bl	801cd6c <ip4_reass>
 801c0d4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c0d6:	687b      	ldr	r3, [r7, #4]
 801c0d8:	2b00      	cmp	r3, #0
 801c0da:	d101      	bne.n	801c0e0 <ip4_input+0x18c>
      return ERR_OK;
 801c0dc:	2300      	movs	r3, #0
 801c0de:	e064      	b.n	801c1aa <ip4_input+0x256>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801c0e0:	687b      	ldr	r3, [r7, #4]
 801c0e2:	685b      	ldr	r3, [r3, #4]
 801c0e4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c0e6:	4a33      	ldr	r2, [pc, #204]	@ (801c1b4 <ip4_input+0x260>)
 801c0e8:	693b      	ldr	r3, [r7, #16]
 801c0ea:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c0ec:	4a31      	ldr	r2, [pc, #196]	@ (801c1b4 <ip4_input+0x260>)
 801c0ee:	683b      	ldr	r3, [r7, #0]
 801c0f0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c0f2:	4a30      	ldr	r2, [pc, #192]	@ (801c1b4 <ip4_input+0x260>)
 801c0f4:	697b      	ldr	r3, [r7, #20]
 801c0f6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801c0f8:	697b      	ldr	r3, [r7, #20]
 801c0fa:	781b      	ldrb	r3, [r3, #0]
 801c0fc:	f003 030f 	and.w	r3, r3, #15
 801c100:	b2db      	uxtb	r3, r3
 801c102:	009b      	lsls	r3, r3, #2
 801c104:	b2db      	uxtb	r3, r3
 801c106:	461a      	mov	r2, r3
 801c108:	4b2a      	ldr	r3, [pc, #168]	@ (801c1b4 <ip4_input+0x260>)
 801c10a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801c10c:	89fb      	ldrh	r3, [r7, #14]
 801c10e:	4619      	mov	r1, r3
 801c110:	6878      	ldr	r0, [r7, #4]
 801c112:	f7f6 ffa9 	bl	8013068 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801c116:	697b      	ldr	r3, [r7, #20]
 801c118:	7a5b      	ldrb	r3, [r3, #9]
 801c11a:	2b11      	cmp	r3, #17
 801c11c:	d006      	beq.n	801c12c <ip4_input+0x1d8>
 801c11e:	2b11      	cmp	r3, #17
 801c120:	dc13      	bgt.n	801c14a <ip4_input+0x1f6>
 801c122:	2b01      	cmp	r3, #1
 801c124:	d00c      	beq.n	801c140 <ip4_input+0x1ec>
 801c126:	2b06      	cmp	r3, #6
 801c128:	d005      	beq.n	801c136 <ip4_input+0x1e2>
 801c12a:	e00e      	b.n	801c14a <ip4_input+0x1f6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801c12c:	6839      	ldr	r1, [r7, #0]
 801c12e:	6878      	ldr	r0, [r7, #4]
 801c130:	f7fe f808 	bl	801a144 <udp_input>
        break;
 801c134:	e026      	b.n	801c184 <ip4_input+0x230>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801c136:	6839      	ldr	r1, [r7, #0]
 801c138:	6878      	ldr	r0, [r7, #4]
 801c13a:	f7f9 fbc7 	bl	80158cc <tcp_input>
        break;
 801c13e:	e021      	b.n	801c184 <ip4_input+0x230>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801c140:	6839      	ldr	r1, [r7, #0]
 801c142:	6878      	ldr	r0, [r7, #4]
 801c144:	f7ff fc2c 	bl	801b9a0 <icmp_input>
        break;
 801c148:	e01c      	b.n	801c184 <ip4_input+0x230>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c14a:	4b1a      	ldr	r3, [pc, #104]	@ (801c1b4 <ip4_input+0x260>)
 801c14c:	695b      	ldr	r3, [r3, #20]
 801c14e:	6939      	ldr	r1, [r7, #16]
 801c150:	4618      	mov	r0, r3
 801c152:	f000 f90b 	bl	801c36c <ip4_addr_isbroadcast_u32>
 801c156:	4603      	mov	r3, r0
 801c158:	2b00      	cmp	r3, #0
 801c15a:	d10f      	bne.n	801c17c <ip4_input+0x228>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c15c:	4b15      	ldr	r3, [pc, #84]	@ (801c1b4 <ip4_input+0x260>)
 801c15e:	695b      	ldr	r3, [r3, #20]
 801c160:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c164:	2be0      	cmp	r3, #224	@ 0xe0
 801c166:	d009      	beq.n	801c17c <ip4_input+0x228>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801c168:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801c16c:	4619      	mov	r1, r3
 801c16e:	6878      	ldr	r0, [r7, #4]
 801c170:	f7f6 ffed 	bl	801314e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801c174:	2102      	movs	r1, #2
 801c176:	6878      	ldr	r0, [r7, #4]
 801c178:	f7ff fd14 	bl	801bba4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801c17c:	6878      	ldr	r0, [r7, #4]
 801c17e:	f7f6 fff9 	bl	8013174 <pbuf_free>
        break;
 801c182:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801c184:	4b0b      	ldr	r3, [pc, #44]	@ (801c1b4 <ip4_input+0x260>)
 801c186:	2200      	movs	r2, #0
 801c188:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801c18a:	4b0a      	ldr	r3, [pc, #40]	@ (801c1b4 <ip4_input+0x260>)
 801c18c:	2200      	movs	r2, #0
 801c18e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801c190:	4b08      	ldr	r3, [pc, #32]	@ (801c1b4 <ip4_input+0x260>)
 801c192:	2200      	movs	r2, #0
 801c194:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801c196:	4b07      	ldr	r3, [pc, #28]	@ (801c1b4 <ip4_input+0x260>)
 801c198:	2200      	movs	r2, #0
 801c19a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801c19c:	4b05      	ldr	r3, [pc, #20]	@ (801c1b4 <ip4_input+0x260>)
 801c19e:	2200      	movs	r2, #0
 801c1a0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801c1a2:	4b04      	ldr	r3, [pc, #16]	@ (801c1b4 <ip4_input+0x260>)
 801c1a4:	2200      	movs	r2, #0
 801c1a6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801c1a8:	2300      	movs	r3, #0
}
 801c1aa:	4618      	mov	r0, r3
 801c1ac:	3718      	adds	r7, #24
 801c1ae:	46bd      	mov	sp, r7
 801c1b0:	bd80      	pop	{r7, pc}
 801c1b2:	bf00      	nop
 801c1b4:	20064b20 	.word	0x20064b20
 801c1b8:	20067d70 	.word	0x20067d70

0801c1bc <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801c1bc:	b580      	push	{r7, lr}
 801c1be:	b08a      	sub	sp, #40	@ 0x28
 801c1c0:	af04      	add	r7, sp, #16
 801c1c2:	60f8      	str	r0, [r7, #12]
 801c1c4:	60b9      	str	r1, [r7, #8]
 801c1c6:	607a      	str	r2, [r7, #4]
 801c1c8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801c1ca:	68bb      	ldr	r3, [r7, #8]
 801c1cc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801c1ce:	687b      	ldr	r3, [r7, #4]
 801c1d0:	2b00      	cmp	r3, #0
 801c1d2:	d009      	beq.n	801c1e8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801c1d4:	68bb      	ldr	r3, [r7, #8]
 801c1d6:	2b00      	cmp	r3, #0
 801c1d8:	d003      	beq.n	801c1e2 <ip4_output_if+0x26>
 801c1da:	68bb      	ldr	r3, [r7, #8]
 801c1dc:	681b      	ldr	r3, [r3, #0]
 801c1de:	2b00      	cmp	r3, #0
 801c1e0:	d102      	bne.n	801c1e8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801c1e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1e4:	3304      	adds	r3, #4
 801c1e6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801c1e8:	78fa      	ldrb	r2, [r7, #3]
 801c1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1ec:	9302      	str	r3, [sp, #8]
 801c1ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801c1f2:	9301      	str	r3, [sp, #4]
 801c1f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c1f8:	9300      	str	r3, [sp, #0]
 801c1fa:	4613      	mov	r3, r2
 801c1fc:	687a      	ldr	r2, [r7, #4]
 801c1fe:	6979      	ldr	r1, [r7, #20]
 801c200:	68f8      	ldr	r0, [r7, #12]
 801c202:	f000 f805 	bl	801c210 <ip4_output_if_src>
 801c206:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801c208:	4618      	mov	r0, r3
 801c20a:	3718      	adds	r7, #24
 801c20c:	46bd      	mov	sp, r7
 801c20e:	bd80      	pop	{r7, pc}

0801c210 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801c210:	b580      	push	{r7, lr}
 801c212:	b088      	sub	sp, #32
 801c214:	af00      	add	r7, sp, #0
 801c216:	60f8      	str	r0, [r7, #12]
 801c218:	60b9      	str	r1, [r7, #8]
 801c21a:	607a      	str	r2, [r7, #4]
 801c21c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801c21e:	68fb      	ldr	r3, [r7, #12]
 801c220:	7b9b      	ldrb	r3, [r3, #14]
 801c222:	2b01      	cmp	r3, #1
 801c224:	d006      	beq.n	801c234 <ip4_output_if_src+0x24>
 801c226:	4b4b      	ldr	r3, [pc, #300]	@ (801c354 <ip4_output_if_src+0x144>)
 801c228:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801c22c:	494a      	ldr	r1, [pc, #296]	@ (801c358 <ip4_output_if_src+0x148>)
 801c22e:	484b      	ldr	r0, [pc, #300]	@ (801c35c <ip4_output_if_src+0x14c>)
 801c230:	f002 fb44 	bl	801e8bc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801c234:	687b      	ldr	r3, [r7, #4]
 801c236:	2b00      	cmp	r3, #0
 801c238:	d060      	beq.n	801c2fc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801c23a:	2314      	movs	r3, #20
 801c23c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801c23e:	2114      	movs	r1, #20
 801c240:	68f8      	ldr	r0, [r7, #12]
 801c242:	f7f6 ff01 	bl	8013048 <pbuf_add_header>
 801c246:	4603      	mov	r3, r0
 801c248:	2b00      	cmp	r3, #0
 801c24a:	d002      	beq.n	801c252 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c24c:	f06f 0301 	mvn.w	r3, #1
 801c250:	e07c      	b.n	801c34c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801c252:	68fb      	ldr	r3, [r7, #12]
 801c254:	685b      	ldr	r3, [r3, #4]
 801c256:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801c258:	68fb      	ldr	r3, [r7, #12]
 801c25a:	895b      	ldrh	r3, [r3, #10]
 801c25c:	2b13      	cmp	r3, #19
 801c25e:	d806      	bhi.n	801c26e <ip4_output_if_src+0x5e>
 801c260:	4b3c      	ldr	r3, [pc, #240]	@ (801c354 <ip4_output_if_src+0x144>)
 801c262:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801c266:	493e      	ldr	r1, [pc, #248]	@ (801c360 <ip4_output_if_src+0x150>)
 801c268:	483c      	ldr	r0, [pc, #240]	@ (801c35c <ip4_output_if_src+0x14c>)
 801c26a:	f002 fb27 	bl	801e8bc <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801c26e:	69fb      	ldr	r3, [r7, #28]
 801c270:	78fa      	ldrb	r2, [r7, #3]
 801c272:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801c274:	69fb      	ldr	r3, [r7, #28]
 801c276:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801c27a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801c27c:	687b      	ldr	r3, [r7, #4]
 801c27e:	681a      	ldr	r2, [r3, #0]
 801c280:	69fb      	ldr	r3, [r7, #28]
 801c282:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801c284:	8b7b      	ldrh	r3, [r7, #26]
 801c286:	089b      	lsrs	r3, r3, #2
 801c288:	b29b      	uxth	r3, r3
 801c28a:	b2db      	uxtb	r3, r3
 801c28c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c290:	b2da      	uxtb	r2, r3
 801c292:	69fb      	ldr	r3, [r7, #28]
 801c294:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801c296:	69fb      	ldr	r3, [r7, #28]
 801c298:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801c29c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801c29e:	68fb      	ldr	r3, [r7, #12]
 801c2a0:	891b      	ldrh	r3, [r3, #8]
 801c2a2:	4618      	mov	r0, r3
 801c2a4:	f7f4 fb8c 	bl	80109c0 <lwip_htons>
 801c2a8:	4603      	mov	r3, r0
 801c2aa:	461a      	mov	r2, r3
 801c2ac:	69fb      	ldr	r3, [r7, #28]
 801c2ae:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801c2b0:	69fb      	ldr	r3, [r7, #28]
 801c2b2:	2200      	movs	r2, #0
 801c2b4:	719a      	strb	r2, [r3, #6]
 801c2b6:	2200      	movs	r2, #0
 801c2b8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801c2ba:	4b2a      	ldr	r3, [pc, #168]	@ (801c364 <ip4_output_if_src+0x154>)
 801c2bc:	881b      	ldrh	r3, [r3, #0]
 801c2be:	4618      	mov	r0, r3
 801c2c0:	f7f4 fb7e 	bl	80109c0 <lwip_htons>
 801c2c4:	4603      	mov	r3, r0
 801c2c6:	461a      	mov	r2, r3
 801c2c8:	69fb      	ldr	r3, [r7, #28]
 801c2ca:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801c2cc:	4b25      	ldr	r3, [pc, #148]	@ (801c364 <ip4_output_if_src+0x154>)
 801c2ce:	881b      	ldrh	r3, [r3, #0]
 801c2d0:	3301      	adds	r3, #1
 801c2d2:	b29a      	uxth	r2, r3
 801c2d4:	4b23      	ldr	r3, [pc, #140]	@ (801c364 <ip4_output_if_src+0x154>)
 801c2d6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801c2d8:	68bb      	ldr	r3, [r7, #8]
 801c2da:	2b00      	cmp	r3, #0
 801c2dc:	d104      	bne.n	801c2e8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801c2de:	4b22      	ldr	r3, [pc, #136]	@ (801c368 <ip4_output_if_src+0x158>)
 801c2e0:	681a      	ldr	r2, [r3, #0]
 801c2e2:	69fb      	ldr	r3, [r7, #28]
 801c2e4:	60da      	str	r2, [r3, #12]
 801c2e6:	e003      	b.n	801c2f0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801c2e8:	68bb      	ldr	r3, [r7, #8]
 801c2ea:	681a      	ldr	r2, [r3, #0]
 801c2ec:	69fb      	ldr	r3, [r7, #28]
 801c2ee:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801c2f0:	69fb      	ldr	r3, [r7, #28]
 801c2f2:	2200      	movs	r2, #0
 801c2f4:	729a      	strb	r2, [r3, #10]
 801c2f6:	2200      	movs	r2, #0
 801c2f8:	72da      	strb	r2, [r3, #11]
 801c2fa:	e00f      	b.n	801c31c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801c2fc:	68fb      	ldr	r3, [r7, #12]
 801c2fe:	895b      	ldrh	r3, [r3, #10]
 801c300:	2b13      	cmp	r3, #19
 801c302:	d802      	bhi.n	801c30a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c304:	f06f 0301 	mvn.w	r3, #1
 801c308:	e020      	b.n	801c34c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801c30a:	68fb      	ldr	r3, [r7, #12]
 801c30c:	685b      	ldr	r3, [r3, #4]
 801c30e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801c310:	69fb      	ldr	r3, [r7, #28]
 801c312:	691b      	ldr	r3, [r3, #16]
 801c314:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801c316:	f107 0314 	add.w	r3, r7, #20
 801c31a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c31e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c320:	2b00      	cmp	r3, #0
 801c322:	d00c      	beq.n	801c33e <ip4_output_if_src+0x12e>
 801c324:	68fb      	ldr	r3, [r7, #12]
 801c326:	891a      	ldrh	r2, [r3, #8]
 801c328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c32a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c32c:	429a      	cmp	r2, r3
 801c32e:	d906      	bls.n	801c33e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801c330:	687a      	ldr	r2, [r7, #4]
 801c332:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801c334:	68f8      	ldr	r0, [r7, #12]
 801c336:	f000 ff0d 	bl	801d154 <ip4_frag>
 801c33a:	4603      	mov	r3, r0
 801c33c:	e006      	b.n	801c34c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801c33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c340:	695b      	ldr	r3, [r3, #20]
 801c342:	687a      	ldr	r2, [r7, #4]
 801c344:	68f9      	ldr	r1, [r7, #12]
 801c346:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c348:	4798      	blx	r3
 801c34a:	4603      	mov	r3, r0
}
 801c34c:	4618      	mov	r0, r3
 801c34e:	3720      	adds	r7, #32
 801c350:	46bd      	mov	sp, r7
 801c352:	bd80      	pop	{r7, pc}
 801c354:	08025eec 	.word	0x08025eec
 801c358:	08025f20 	.word	0x08025f20
 801c35c:	08025f2c 	.word	0x08025f2c
 801c360:	08025f54 	.word	0x08025f54
 801c364:	200689c6 	.word	0x200689c6
 801c368:	08026408 	.word	0x08026408

0801c36c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801c36c:	b480      	push	{r7}
 801c36e:	b085      	sub	sp, #20
 801c370:	af00      	add	r7, sp, #0
 801c372:	6078      	str	r0, [r7, #4]
 801c374:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801c376:	687b      	ldr	r3, [r7, #4]
 801c378:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c37a:	687b      	ldr	r3, [r7, #4]
 801c37c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c380:	d002      	beq.n	801c388 <ip4_addr_isbroadcast_u32+0x1c>
 801c382:	687b      	ldr	r3, [r7, #4]
 801c384:	2b00      	cmp	r3, #0
 801c386:	d101      	bne.n	801c38c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c388:	2301      	movs	r3, #1
 801c38a:	e02a      	b.n	801c3e2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c38c:	683b      	ldr	r3, [r7, #0]
 801c38e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c392:	f003 0302 	and.w	r3, r3, #2
 801c396:	2b00      	cmp	r3, #0
 801c398:	d101      	bne.n	801c39e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c39a:	2300      	movs	r3, #0
 801c39c:	e021      	b.n	801c3e2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c39e:	683b      	ldr	r3, [r7, #0]
 801c3a0:	3304      	adds	r3, #4
 801c3a2:	681b      	ldr	r3, [r3, #0]
 801c3a4:	687a      	ldr	r2, [r7, #4]
 801c3a6:	429a      	cmp	r2, r3
 801c3a8:	d101      	bne.n	801c3ae <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c3aa:	2300      	movs	r3, #0
 801c3ac:	e019      	b.n	801c3e2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c3ae:	68fa      	ldr	r2, [r7, #12]
 801c3b0:	683b      	ldr	r3, [r7, #0]
 801c3b2:	3304      	adds	r3, #4
 801c3b4:	681b      	ldr	r3, [r3, #0]
 801c3b6:	405a      	eors	r2, r3
 801c3b8:	683b      	ldr	r3, [r7, #0]
 801c3ba:	3308      	adds	r3, #8
 801c3bc:	681b      	ldr	r3, [r3, #0]
 801c3be:	4013      	ands	r3, r2
 801c3c0:	2b00      	cmp	r3, #0
 801c3c2:	d10d      	bne.n	801c3e0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c3c4:	683b      	ldr	r3, [r7, #0]
 801c3c6:	3308      	adds	r3, #8
 801c3c8:	681b      	ldr	r3, [r3, #0]
 801c3ca:	43da      	mvns	r2, r3
 801c3cc:	687b      	ldr	r3, [r7, #4]
 801c3ce:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c3d0:	683b      	ldr	r3, [r7, #0]
 801c3d2:	3308      	adds	r3, #8
 801c3d4:	681b      	ldr	r3, [r3, #0]
 801c3d6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c3d8:	429a      	cmp	r2, r3
 801c3da:	d101      	bne.n	801c3e0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c3dc:	2301      	movs	r3, #1
 801c3de:	e000      	b.n	801c3e2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c3e0:	2300      	movs	r3, #0
  }
}
 801c3e2:	4618      	mov	r0, r3
 801c3e4:	3714      	adds	r7, #20
 801c3e6:	46bd      	mov	sp, r7
 801c3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c3ec:	4770      	bx	lr
	...

0801c3f0 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801c3f0:	b580      	push	{r7, lr}
 801c3f2:	b08a      	sub	sp, #40	@ 0x28
 801c3f4:	af00      	add	r7, sp, #0
 801c3f6:	6078      	str	r0, [r7, #4]
 801c3f8:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801c3fa:	f107 030c 	add.w	r3, r7, #12
 801c3fe:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801c400:	687b      	ldr	r3, [r7, #4]
 801c402:	781b      	ldrb	r3, [r3, #0]
 801c404:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801c408:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c40c:	3301      	adds	r3, #1
 801c40e:	4a89      	ldr	r2, [pc, #548]	@ (801c634 <ip4addr_aton+0x244>)
 801c410:	4413      	add	r3, r2
 801c412:	781b      	ldrb	r3, [r3, #0]
 801c414:	f003 0304 	and.w	r3, r3, #4
 801c418:	2b00      	cmp	r3, #0
 801c41a:	d101      	bne.n	801c420 <ip4addr_aton+0x30>
      return 0;
 801c41c:	2300      	movs	r3, #0
 801c41e:	e105      	b.n	801c62c <ip4addr_aton+0x23c>
    }
    val = 0;
 801c420:	2300      	movs	r3, #0
 801c422:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 801c424:	230a      	movs	r3, #10
 801c426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801c42a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c42e:	2b30      	cmp	r3, #48	@ 0x30
 801c430:	d11c      	bne.n	801c46c <ip4addr_aton+0x7c>
      c = *++cp;
 801c432:	687b      	ldr	r3, [r7, #4]
 801c434:	3301      	adds	r3, #1
 801c436:	607b      	str	r3, [r7, #4]
 801c438:	687b      	ldr	r3, [r7, #4]
 801c43a:	781b      	ldrb	r3, [r3, #0]
 801c43c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 801c440:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c444:	2b78      	cmp	r3, #120	@ 0x78
 801c446:	d003      	beq.n	801c450 <ip4addr_aton+0x60>
 801c448:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c44c:	2b58      	cmp	r3, #88	@ 0x58
 801c44e:	d10a      	bne.n	801c466 <ip4addr_aton+0x76>
        base = 16;
 801c450:	2310      	movs	r3, #16
 801c452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 801c456:	687b      	ldr	r3, [r7, #4]
 801c458:	3301      	adds	r3, #1
 801c45a:	607b      	str	r3, [r7, #4]
 801c45c:	687b      	ldr	r3, [r7, #4]
 801c45e:	781b      	ldrb	r3, [r3, #0]
 801c460:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801c464:	e002      	b.n	801c46c <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801c466:	2308      	movs	r3, #8
 801c468:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801c46c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c470:	3301      	adds	r3, #1
 801c472:	4a70      	ldr	r2, [pc, #448]	@ (801c634 <ip4addr_aton+0x244>)
 801c474:	4413      	add	r3, r2
 801c476:	781b      	ldrb	r3, [r3, #0]
 801c478:	f003 0304 	and.w	r3, r3, #4
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d011      	beq.n	801c4a4 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801c480:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c486:	fb03 f202 	mul.w	r2, r3, r2
 801c48a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c48e:	4413      	add	r3, r2
 801c490:	3b30      	subs	r3, #48	@ 0x30
 801c492:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801c494:	687b      	ldr	r3, [r7, #4]
 801c496:	3301      	adds	r3, #1
 801c498:	607b      	str	r3, [r7, #4]
 801c49a:	687b      	ldr	r3, [r7, #4]
 801c49c:	781b      	ldrb	r3, [r3, #0]
 801c49e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801c4a2:	e7e3      	b.n	801c46c <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801c4a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c4a8:	2b10      	cmp	r3, #16
 801c4aa:	d127      	bne.n	801c4fc <ip4addr_aton+0x10c>
 801c4ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c4b0:	3301      	adds	r3, #1
 801c4b2:	4a60      	ldr	r2, [pc, #384]	@ (801c634 <ip4addr_aton+0x244>)
 801c4b4:	4413      	add	r3, r2
 801c4b6:	781b      	ldrb	r3, [r3, #0]
 801c4b8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801c4bc:	2b00      	cmp	r3, #0
 801c4be:	d01d      	beq.n	801c4fc <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801c4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c4c2:	011b      	lsls	r3, r3, #4
 801c4c4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801c4c8:	f102 010a 	add.w	r1, r2, #10
 801c4cc:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801c4d0:	3201      	adds	r2, #1
 801c4d2:	4858      	ldr	r0, [pc, #352]	@ (801c634 <ip4addr_aton+0x244>)
 801c4d4:	4402      	add	r2, r0
 801c4d6:	7812      	ldrb	r2, [r2, #0]
 801c4d8:	f002 0203 	and.w	r2, r2, #3
 801c4dc:	2a02      	cmp	r2, #2
 801c4de:	d101      	bne.n	801c4e4 <ip4addr_aton+0xf4>
 801c4e0:	2261      	movs	r2, #97	@ 0x61
 801c4e2:	e000      	b.n	801c4e6 <ip4addr_aton+0xf6>
 801c4e4:	2241      	movs	r2, #65	@ 0x41
 801c4e6:	1a8a      	subs	r2, r1, r2
 801c4e8:	4313      	orrs	r3, r2
 801c4ea:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801c4ec:	687b      	ldr	r3, [r7, #4]
 801c4ee:	3301      	adds	r3, #1
 801c4f0:	607b      	str	r3, [r7, #4]
 801c4f2:	687b      	ldr	r3, [r7, #4]
 801c4f4:	781b      	ldrb	r3, [r3, #0]
 801c4f6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 801c4fa:	e7b7      	b.n	801c46c <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801c4fc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c500:	2b2e      	cmp	r3, #46	@ 0x2e
 801c502:	d114      	bne.n	801c52e <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801c504:	f107 030c 	add.w	r3, r7, #12
 801c508:	330c      	adds	r3, #12
 801c50a:	69fa      	ldr	r2, [r7, #28]
 801c50c:	429a      	cmp	r2, r3
 801c50e:	d301      	bcc.n	801c514 <ip4addr_aton+0x124>
        return 0;
 801c510:	2300      	movs	r3, #0
 801c512:	e08b      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801c514:	69fb      	ldr	r3, [r7, #28]
 801c516:	1d1a      	adds	r2, r3, #4
 801c518:	61fa      	str	r2, [r7, #28]
 801c51a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c51c:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801c51e:	687b      	ldr	r3, [r7, #4]
 801c520:	3301      	adds	r3, #1
 801c522:	607b      	str	r3, [r7, #4]
 801c524:	687b      	ldr	r3, [r7, #4]
 801c526:	781b      	ldrb	r3, [r3, #0]
 801c528:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 801c52c:	e76c      	b.n	801c408 <ip4addr_aton+0x18>
    } else {
      break;
 801c52e:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801c530:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c534:	2b00      	cmp	r3, #0
 801c536:	d00b      	beq.n	801c550 <ip4addr_aton+0x160>
 801c538:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c53c:	3301      	adds	r3, #1
 801c53e:	4a3d      	ldr	r2, [pc, #244]	@ (801c634 <ip4addr_aton+0x244>)
 801c540:	4413      	add	r3, r2
 801c542:	781b      	ldrb	r3, [r3, #0]
 801c544:	f003 0308 	and.w	r3, r3, #8
 801c548:	2b00      	cmp	r3, #0
 801c54a:	d101      	bne.n	801c550 <ip4addr_aton+0x160>
    return 0;
 801c54c:	2300      	movs	r3, #0
 801c54e:	e06d      	b.n	801c62c <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801c550:	f107 030c 	add.w	r3, r7, #12
 801c554:	69fa      	ldr	r2, [r7, #28]
 801c556:	1ad3      	subs	r3, r2, r3
 801c558:	109b      	asrs	r3, r3, #2
 801c55a:	3301      	adds	r3, #1
 801c55c:	2b04      	cmp	r3, #4
 801c55e:	d853      	bhi.n	801c608 <ip4addr_aton+0x218>
 801c560:	a201      	add	r2, pc, #4	@ (adr r2, 801c568 <ip4addr_aton+0x178>)
 801c562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c566:	bf00      	nop
 801c568:	0801c57d 	.word	0x0801c57d
 801c56c:	0801c617 	.word	0x0801c617
 801c570:	0801c581 	.word	0x0801c581
 801c574:	0801c5a3 	.word	0x0801c5a3
 801c578:	0801c5d1 	.word	0x0801c5d1

    case 0:
      return 0;       /* initial nondigit */
 801c57c:	2300      	movs	r3, #0
 801c57e:	e055      	b.n	801c62c <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801c580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c582:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801c586:	d301      	bcc.n	801c58c <ip4addr_aton+0x19c>
        return 0;
 801c588:	2300      	movs	r3, #0
 801c58a:	e04f      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801c58c:	68fb      	ldr	r3, [r7, #12]
 801c58e:	2bff      	cmp	r3, #255	@ 0xff
 801c590:	d901      	bls.n	801c596 <ip4addr_aton+0x1a6>
        return 0;
 801c592:	2300      	movs	r3, #0
 801c594:	e04a      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801c596:	68fb      	ldr	r3, [r7, #12]
 801c598:	061b      	lsls	r3, r3, #24
 801c59a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c59c:	4313      	orrs	r3, r2
 801c59e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801c5a0:	e03a      	b.n	801c618 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801c5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c5a8:	d301      	bcc.n	801c5ae <ip4addr_aton+0x1be>
        return 0;
 801c5aa:	2300      	movs	r3, #0
 801c5ac:	e03e      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801c5ae:	68fb      	ldr	r3, [r7, #12]
 801c5b0:	2bff      	cmp	r3, #255	@ 0xff
 801c5b2:	d802      	bhi.n	801c5ba <ip4addr_aton+0x1ca>
 801c5b4:	693b      	ldr	r3, [r7, #16]
 801c5b6:	2bff      	cmp	r3, #255	@ 0xff
 801c5b8:	d901      	bls.n	801c5be <ip4addr_aton+0x1ce>
        return 0;
 801c5ba:	2300      	movs	r3, #0
 801c5bc:	e036      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801c5be:	68fb      	ldr	r3, [r7, #12]
 801c5c0:	061a      	lsls	r2, r3, #24
 801c5c2:	693b      	ldr	r3, [r7, #16]
 801c5c4:	041b      	lsls	r3, r3, #16
 801c5c6:	4313      	orrs	r3, r2
 801c5c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c5ca:	4313      	orrs	r3, r2
 801c5cc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801c5ce:	e023      	b.n	801c618 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801c5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5d2:	2bff      	cmp	r3, #255	@ 0xff
 801c5d4:	d901      	bls.n	801c5da <ip4addr_aton+0x1ea>
        return 0;
 801c5d6:	2300      	movs	r3, #0
 801c5d8:	e028      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801c5da:	68fb      	ldr	r3, [r7, #12]
 801c5dc:	2bff      	cmp	r3, #255	@ 0xff
 801c5de:	d805      	bhi.n	801c5ec <ip4addr_aton+0x1fc>
 801c5e0:	693b      	ldr	r3, [r7, #16]
 801c5e2:	2bff      	cmp	r3, #255	@ 0xff
 801c5e4:	d802      	bhi.n	801c5ec <ip4addr_aton+0x1fc>
 801c5e6:	697b      	ldr	r3, [r7, #20]
 801c5e8:	2bff      	cmp	r3, #255	@ 0xff
 801c5ea:	d901      	bls.n	801c5f0 <ip4addr_aton+0x200>
        return 0;
 801c5ec:	2300      	movs	r3, #0
 801c5ee:	e01d      	b.n	801c62c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801c5f0:	68fb      	ldr	r3, [r7, #12]
 801c5f2:	061a      	lsls	r2, r3, #24
 801c5f4:	693b      	ldr	r3, [r7, #16]
 801c5f6:	041b      	lsls	r3, r3, #16
 801c5f8:	431a      	orrs	r2, r3
 801c5fa:	697b      	ldr	r3, [r7, #20]
 801c5fc:	021b      	lsls	r3, r3, #8
 801c5fe:	4313      	orrs	r3, r2
 801c600:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c602:	4313      	orrs	r3, r2
 801c604:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801c606:	e007      	b.n	801c618 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801c608:	4b0b      	ldr	r3, [pc, #44]	@ (801c638 <ip4addr_aton+0x248>)
 801c60a:	22f9      	movs	r2, #249	@ 0xf9
 801c60c:	490b      	ldr	r1, [pc, #44]	@ (801c63c <ip4addr_aton+0x24c>)
 801c60e:	480c      	ldr	r0, [pc, #48]	@ (801c640 <ip4addr_aton+0x250>)
 801c610:	f002 f954 	bl	801e8bc <iprintf>
      break;
 801c614:	e000      	b.n	801c618 <ip4addr_aton+0x228>
      break;
 801c616:	bf00      	nop
  }
  if (addr) {
 801c618:	683b      	ldr	r3, [r7, #0]
 801c61a:	2b00      	cmp	r3, #0
 801c61c:	d005      	beq.n	801c62a <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801c61e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c620:	f7f4 f9e4 	bl	80109ec <lwip_htonl>
 801c624:	4602      	mov	r2, r0
 801c626:	683b      	ldr	r3, [r7, #0]
 801c628:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801c62a:	2301      	movs	r3, #1
}
 801c62c:	4618      	mov	r0, r3
 801c62e:	3728      	adds	r7, #40	@ 0x28
 801c630:	46bd      	mov	sp, r7
 801c632:	bd80      	pop	{r7, pc}
 801c634:	080266aa 	.word	0x080266aa
 801c638:	08025f84 	.word	0x08025f84
 801c63c:	08025fc0 	.word	0x08025fc0
 801c640:	08025fcc 	.word	0x08025fcc

0801c644 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801c644:	b580      	push	{r7, lr}
 801c646:	b082      	sub	sp, #8
 801c648:	af00      	add	r7, sp, #0
 801c64a:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801c64c:	2210      	movs	r2, #16
 801c64e:	4904      	ldr	r1, [pc, #16]	@ (801c660 <ip4addr_ntoa+0x1c>)
 801c650:	6878      	ldr	r0, [r7, #4]
 801c652:	f000 f807 	bl	801c664 <ip4addr_ntoa_r>
 801c656:	4603      	mov	r3, r0
}
 801c658:	4618      	mov	r0, r3
 801c65a:	3708      	adds	r7, #8
 801c65c:	46bd      	mov	sp, r7
 801c65e:	bd80      	pop	{r7, pc}
 801c660:	200689c8 	.word	0x200689c8

0801c664 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801c664:	b480      	push	{r7}
 801c666:	b08d      	sub	sp, #52	@ 0x34
 801c668:	af00      	add	r7, sp, #0
 801c66a:	60f8      	str	r0, [r7, #12]
 801c66c:	60b9      	str	r1, [r7, #8]
 801c66e:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801c670:	2300      	movs	r3, #0
 801c672:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801c674:	68fb      	ldr	r3, [r7, #12]
 801c676:	681b      	ldr	r3, [r3, #0]
 801c678:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801c67a:	68bb      	ldr	r3, [r7, #8]
 801c67c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 801c67e:	f107 0318 	add.w	r3, r7, #24
 801c682:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801c684:	2300      	movs	r3, #0
 801c686:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c68a:	e058      	b.n	801c73e <ip4addr_ntoa_r+0xda>
    i = 0;
 801c68c:	2300      	movs	r3, #0
 801c68e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 801c692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c694:	781a      	ldrb	r2, [r3, #0]
 801c696:	4b32      	ldr	r3, [pc, #200]	@ (801c760 <ip4addr_ntoa_r+0xfc>)
 801c698:	fba3 1302 	umull	r1, r3, r3, r2
 801c69c:	08d9      	lsrs	r1, r3, #3
 801c69e:	460b      	mov	r3, r1
 801c6a0:	009b      	lsls	r3, r3, #2
 801c6a2:	440b      	add	r3, r1
 801c6a4:	005b      	lsls	r3, r3, #1
 801c6a6:	1ad3      	subs	r3, r2, r3
 801c6a8:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801c6aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6ac:	781b      	ldrb	r3, [r3, #0]
 801c6ae:	4a2c      	ldr	r2, [pc, #176]	@ (801c760 <ip4addr_ntoa_r+0xfc>)
 801c6b0:	fba2 2303 	umull	r2, r3, r2, r3
 801c6b4:	08db      	lsrs	r3, r3, #3
 801c6b6:	b2da      	uxtb	r2, r3
 801c6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6ba:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801c6bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c6c0:	1c5a      	adds	r2, r3, #1
 801c6c2:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801c6c6:	4619      	mov	r1, r3
 801c6c8:	7ffb      	ldrb	r3, [r7, #31]
 801c6ca:	3330      	adds	r3, #48	@ 0x30
 801c6cc:	b2da      	uxtb	r2, r3
 801c6ce:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 801c6d2:	443b      	add	r3, r7
 801c6d4:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801c6d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6da:	781b      	ldrb	r3, [r3, #0]
 801c6dc:	2b00      	cmp	r3, #0
 801c6de:	d1d8      	bne.n	801c692 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801c6e0:	e011      	b.n	801c706 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 801c6e2:	6a3b      	ldr	r3, [r7, #32]
 801c6e4:	1c5a      	adds	r2, r3, #1
 801c6e6:	623a      	str	r2, [r7, #32]
 801c6e8:	687a      	ldr	r2, [r7, #4]
 801c6ea:	429a      	cmp	r2, r3
 801c6ec:	dc01      	bgt.n	801c6f2 <ip4addr_ntoa_r+0x8e>
        return NULL;
 801c6ee:	2300      	movs	r3, #0
 801c6f0:	e030      	b.n	801c754 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 801c6f2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801c6f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6f8:	1c59      	adds	r1, r3, #1
 801c6fa:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c6fc:	3230      	adds	r2, #48	@ 0x30
 801c6fe:	443a      	add	r2, r7
 801c700:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801c704:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801c706:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c70a:	1e5a      	subs	r2, r3, #1
 801c70c:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801c710:	2b00      	cmp	r3, #0
 801c712:	d1e6      	bne.n	801c6e2 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801c714:	6a3b      	ldr	r3, [r7, #32]
 801c716:	1c5a      	adds	r2, r3, #1
 801c718:	623a      	str	r2, [r7, #32]
 801c71a:	687a      	ldr	r2, [r7, #4]
 801c71c:	429a      	cmp	r2, r3
 801c71e:	dc01      	bgt.n	801c724 <ip4addr_ntoa_r+0xc0>
      return NULL;
 801c720:	2300      	movs	r3, #0
 801c722:	e017      	b.n	801c754 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 801c724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c726:	1c5a      	adds	r2, r3, #1
 801c728:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c72a:	222e      	movs	r2, #46	@ 0x2e
 801c72c:	701a      	strb	r2, [r3, #0]
    ap++;
 801c72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c730:	3301      	adds	r3, #1
 801c732:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801c734:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c738:	3301      	adds	r3, #1
 801c73a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c73e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c742:	2b03      	cmp	r3, #3
 801c744:	d9a2      	bls.n	801c68c <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801c746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c748:	3b01      	subs	r3, #1
 801c74a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c74e:	2200      	movs	r2, #0
 801c750:	701a      	strb	r2, [r3, #0]
  return buf;
 801c752:	68bb      	ldr	r3, [r7, #8]
}
 801c754:	4618      	mov	r0, r3
 801c756:	3734      	adds	r7, #52	@ 0x34
 801c758:	46bd      	mov	sp, r7
 801c75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c75e:	4770      	bx	lr
 801c760:	cccccccd 	.word	0xcccccccd

0801c764 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c764:	b580      	push	{r7, lr}
 801c766:	b084      	sub	sp, #16
 801c768:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c76a:	2300      	movs	r3, #0
 801c76c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c76e:	4b12      	ldr	r3, [pc, #72]	@ (801c7b8 <ip_reass_tmr+0x54>)
 801c770:	681b      	ldr	r3, [r3, #0]
 801c772:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c774:	e018      	b.n	801c7a8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c776:	68fb      	ldr	r3, [r7, #12]
 801c778:	7fdb      	ldrb	r3, [r3, #31]
 801c77a:	2b00      	cmp	r3, #0
 801c77c:	d00b      	beq.n	801c796 <ip_reass_tmr+0x32>
      r->timer--;
 801c77e:	68fb      	ldr	r3, [r7, #12]
 801c780:	7fdb      	ldrb	r3, [r3, #31]
 801c782:	3b01      	subs	r3, #1
 801c784:	b2da      	uxtb	r2, r3
 801c786:	68fb      	ldr	r3, [r7, #12]
 801c788:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801c78a:	68fb      	ldr	r3, [r7, #12]
 801c78c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c78e:	68fb      	ldr	r3, [r7, #12]
 801c790:	681b      	ldr	r3, [r3, #0]
 801c792:	60fb      	str	r3, [r7, #12]
 801c794:	e008      	b.n	801c7a8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c796:	68fb      	ldr	r3, [r7, #12]
 801c798:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c79a:	68fb      	ldr	r3, [r7, #12]
 801c79c:	681b      	ldr	r3, [r3, #0]
 801c79e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c7a0:	68b9      	ldr	r1, [r7, #8]
 801c7a2:	6878      	ldr	r0, [r7, #4]
 801c7a4:	f000 f80a 	bl	801c7bc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c7a8:	68fb      	ldr	r3, [r7, #12]
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d1e3      	bne.n	801c776 <ip_reass_tmr+0x12>
    }
  }
}
 801c7ae:	bf00      	nop
 801c7b0:	bf00      	nop
 801c7b2:	3710      	adds	r7, #16
 801c7b4:	46bd      	mov	sp, r7
 801c7b6:	bd80      	pop	{r7, pc}
 801c7b8:	200689d8 	.word	0x200689d8

0801c7bc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c7bc:	b580      	push	{r7, lr}
 801c7be:	b088      	sub	sp, #32
 801c7c0:	af00      	add	r7, sp, #0
 801c7c2:	6078      	str	r0, [r7, #4]
 801c7c4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c7c6:	2300      	movs	r3, #0
 801c7c8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c7ca:	683a      	ldr	r2, [r7, #0]
 801c7cc:	687b      	ldr	r3, [r7, #4]
 801c7ce:	429a      	cmp	r2, r3
 801c7d0:	d105      	bne.n	801c7de <ip_reass_free_complete_datagram+0x22>
 801c7d2:	4b45      	ldr	r3, [pc, #276]	@ (801c8e8 <ip_reass_free_complete_datagram+0x12c>)
 801c7d4:	22ab      	movs	r2, #171	@ 0xab
 801c7d6:	4945      	ldr	r1, [pc, #276]	@ (801c8ec <ip_reass_free_complete_datagram+0x130>)
 801c7d8:	4845      	ldr	r0, [pc, #276]	@ (801c8f0 <ip_reass_free_complete_datagram+0x134>)
 801c7da:	f002 f86f 	bl	801e8bc <iprintf>
  if (prev != NULL) {
 801c7de:	683b      	ldr	r3, [r7, #0]
 801c7e0:	2b00      	cmp	r3, #0
 801c7e2:	d00a      	beq.n	801c7fa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c7e4:	683b      	ldr	r3, [r7, #0]
 801c7e6:	681b      	ldr	r3, [r3, #0]
 801c7e8:	687a      	ldr	r2, [r7, #4]
 801c7ea:	429a      	cmp	r2, r3
 801c7ec:	d005      	beq.n	801c7fa <ip_reass_free_complete_datagram+0x3e>
 801c7ee:	4b3e      	ldr	r3, [pc, #248]	@ (801c8e8 <ip_reass_free_complete_datagram+0x12c>)
 801c7f0:	22ad      	movs	r2, #173	@ 0xad
 801c7f2:	4940      	ldr	r1, [pc, #256]	@ (801c8f4 <ip_reass_free_complete_datagram+0x138>)
 801c7f4:	483e      	ldr	r0, [pc, #248]	@ (801c8f0 <ip_reass_free_complete_datagram+0x134>)
 801c7f6:	f002 f861 	bl	801e8bc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c7fa:	687b      	ldr	r3, [r7, #4]
 801c7fc:	685b      	ldr	r3, [r3, #4]
 801c7fe:	685b      	ldr	r3, [r3, #4]
 801c800:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c802:	697b      	ldr	r3, [r7, #20]
 801c804:	889b      	ldrh	r3, [r3, #4]
 801c806:	b29b      	uxth	r3, r3
 801c808:	2b00      	cmp	r3, #0
 801c80a:	d12a      	bne.n	801c862 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c80c:	687b      	ldr	r3, [r7, #4]
 801c80e:	685b      	ldr	r3, [r3, #4]
 801c810:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c812:	697b      	ldr	r3, [r7, #20]
 801c814:	681a      	ldr	r2, [r3, #0]
 801c816:	687b      	ldr	r3, [r7, #4]
 801c818:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c81a:	69bb      	ldr	r3, [r7, #24]
 801c81c:	6858      	ldr	r0, [r3, #4]
 801c81e:	687b      	ldr	r3, [r7, #4]
 801c820:	3308      	adds	r3, #8
 801c822:	2214      	movs	r2, #20
 801c824:	4619      	mov	r1, r3
 801c826:	f002 fc2c 	bl	801f082 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c82a:	2101      	movs	r1, #1
 801c82c:	69b8      	ldr	r0, [r7, #24]
 801c82e:	f7ff f9c9 	bl	801bbc4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c832:	69b8      	ldr	r0, [r7, #24]
 801c834:	f7f6 fd2c 	bl	8013290 <pbuf_clen>
 801c838:	4603      	mov	r3, r0
 801c83a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c83c:	8bfa      	ldrh	r2, [r7, #30]
 801c83e:	8a7b      	ldrh	r3, [r7, #18]
 801c840:	4413      	add	r3, r2
 801c842:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c846:	db05      	blt.n	801c854 <ip_reass_free_complete_datagram+0x98>
 801c848:	4b27      	ldr	r3, [pc, #156]	@ (801c8e8 <ip_reass_free_complete_datagram+0x12c>)
 801c84a:	22bc      	movs	r2, #188	@ 0xbc
 801c84c:	492a      	ldr	r1, [pc, #168]	@ (801c8f8 <ip_reass_free_complete_datagram+0x13c>)
 801c84e:	4828      	ldr	r0, [pc, #160]	@ (801c8f0 <ip_reass_free_complete_datagram+0x134>)
 801c850:	f002 f834 	bl	801e8bc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c854:	8bfa      	ldrh	r2, [r7, #30]
 801c856:	8a7b      	ldrh	r3, [r7, #18]
 801c858:	4413      	add	r3, r2
 801c85a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c85c:	69b8      	ldr	r0, [r7, #24]
 801c85e:	f7f6 fc89 	bl	8013174 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c862:	687b      	ldr	r3, [r7, #4]
 801c864:	685b      	ldr	r3, [r3, #4]
 801c866:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c868:	e01f      	b.n	801c8aa <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c86a:	69bb      	ldr	r3, [r7, #24]
 801c86c:	685b      	ldr	r3, [r3, #4]
 801c86e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c870:	69bb      	ldr	r3, [r7, #24]
 801c872:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c874:	697b      	ldr	r3, [r7, #20]
 801c876:	681b      	ldr	r3, [r3, #0]
 801c878:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c87a:	68f8      	ldr	r0, [r7, #12]
 801c87c:	f7f6 fd08 	bl	8013290 <pbuf_clen>
 801c880:	4603      	mov	r3, r0
 801c882:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c884:	8bfa      	ldrh	r2, [r7, #30]
 801c886:	8a7b      	ldrh	r3, [r7, #18]
 801c888:	4413      	add	r3, r2
 801c88a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c88e:	db05      	blt.n	801c89c <ip_reass_free_complete_datagram+0xe0>
 801c890:	4b15      	ldr	r3, [pc, #84]	@ (801c8e8 <ip_reass_free_complete_datagram+0x12c>)
 801c892:	22cc      	movs	r2, #204	@ 0xcc
 801c894:	4918      	ldr	r1, [pc, #96]	@ (801c8f8 <ip_reass_free_complete_datagram+0x13c>)
 801c896:	4816      	ldr	r0, [pc, #88]	@ (801c8f0 <ip_reass_free_complete_datagram+0x134>)
 801c898:	f002 f810 	bl	801e8bc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c89c:	8bfa      	ldrh	r2, [r7, #30]
 801c89e:	8a7b      	ldrh	r3, [r7, #18]
 801c8a0:	4413      	add	r3, r2
 801c8a2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c8a4:	68f8      	ldr	r0, [r7, #12]
 801c8a6:	f7f6 fc65 	bl	8013174 <pbuf_free>
  while (p != NULL) {
 801c8aa:	69bb      	ldr	r3, [r7, #24]
 801c8ac:	2b00      	cmp	r3, #0
 801c8ae:	d1dc      	bne.n	801c86a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c8b0:	6839      	ldr	r1, [r7, #0]
 801c8b2:	6878      	ldr	r0, [r7, #4]
 801c8b4:	f000 f8c2 	bl	801ca3c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c8b8:	4b10      	ldr	r3, [pc, #64]	@ (801c8fc <ip_reass_free_complete_datagram+0x140>)
 801c8ba:	881b      	ldrh	r3, [r3, #0]
 801c8bc:	8bfa      	ldrh	r2, [r7, #30]
 801c8be:	429a      	cmp	r2, r3
 801c8c0:	d905      	bls.n	801c8ce <ip_reass_free_complete_datagram+0x112>
 801c8c2:	4b09      	ldr	r3, [pc, #36]	@ (801c8e8 <ip_reass_free_complete_datagram+0x12c>)
 801c8c4:	22d2      	movs	r2, #210	@ 0xd2
 801c8c6:	490e      	ldr	r1, [pc, #56]	@ (801c900 <ip_reass_free_complete_datagram+0x144>)
 801c8c8:	4809      	ldr	r0, [pc, #36]	@ (801c8f0 <ip_reass_free_complete_datagram+0x134>)
 801c8ca:	f001 fff7 	bl	801e8bc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c8ce:	4b0b      	ldr	r3, [pc, #44]	@ (801c8fc <ip_reass_free_complete_datagram+0x140>)
 801c8d0:	881a      	ldrh	r2, [r3, #0]
 801c8d2:	8bfb      	ldrh	r3, [r7, #30]
 801c8d4:	1ad3      	subs	r3, r2, r3
 801c8d6:	b29a      	uxth	r2, r3
 801c8d8:	4b08      	ldr	r3, [pc, #32]	@ (801c8fc <ip_reass_free_complete_datagram+0x140>)
 801c8da:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c8dc:	8bfb      	ldrh	r3, [r7, #30]
}
 801c8de:	4618      	mov	r0, r3
 801c8e0:	3720      	adds	r7, #32
 801c8e2:	46bd      	mov	sp, r7
 801c8e4:	bd80      	pop	{r7, pc}
 801c8e6:	bf00      	nop
 801c8e8:	08025ff4 	.word	0x08025ff4
 801c8ec:	08026030 	.word	0x08026030
 801c8f0:	0802603c 	.word	0x0802603c
 801c8f4:	08026064 	.word	0x08026064
 801c8f8:	08026078 	.word	0x08026078
 801c8fc:	200689dc 	.word	0x200689dc
 801c900:	08026098 	.word	0x08026098

0801c904 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c904:	b580      	push	{r7, lr}
 801c906:	b08a      	sub	sp, #40	@ 0x28
 801c908:	af00      	add	r7, sp, #0
 801c90a:	6078      	str	r0, [r7, #4]
 801c90c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c90e:	2300      	movs	r3, #0
 801c910:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c912:	2300      	movs	r3, #0
 801c914:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c916:	2300      	movs	r3, #0
 801c918:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c91a:	2300      	movs	r3, #0
 801c91c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c91e:	2300      	movs	r3, #0
 801c920:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c922:	4b28      	ldr	r3, [pc, #160]	@ (801c9c4 <ip_reass_remove_oldest_datagram+0xc0>)
 801c924:	681b      	ldr	r3, [r3, #0]
 801c926:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c928:	e030      	b.n	801c98c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c92c:	695a      	ldr	r2, [r3, #20]
 801c92e:	687b      	ldr	r3, [r7, #4]
 801c930:	68db      	ldr	r3, [r3, #12]
 801c932:	429a      	cmp	r2, r3
 801c934:	d10c      	bne.n	801c950 <ip_reass_remove_oldest_datagram+0x4c>
 801c936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c938:	699a      	ldr	r2, [r3, #24]
 801c93a:	687b      	ldr	r3, [r7, #4]
 801c93c:	691b      	ldr	r3, [r3, #16]
 801c93e:	429a      	cmp	r2, r3
 801c940:	d106      	bne.n	801c950 <ip_reass_remove_oldest_datagram+0x4c>
 801c942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c944:	899a      	ldrh	r2, [r3, #12]
 801c946:	687b      	ldr	r3, [r7, #4]
 801c948:	889b      	ldrh	r3, [r3, #4]
 801c94a:	b29b      	uxth	r3, r3
 801c94c:	429a      	cmp	r2, r3
 801c94e:	d014      	beq.n	801c97a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c950:	693b      	ldr	r3, [r7, #16]
 801c952:	3301      	adds	r3, #1
 801c954:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c956:	6a3b      	ldr	r3, [r7, #32]
 801c958:	2b00      	cmp	r3, #0
 801c95a:	d104      	bne.n	801c966 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c95e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c960:	69fb      	ldr	r3, [r7, #28]
 801c962:	61bb      	str	r3, [r7, #24]
 801c964:	e009      	b.n	801c97a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c968:	7fda      	ldrb	r2, [r3, #31]
 801c96a:	6a3b      	ldr	r3, [r7, #32]
 801c96c:	7fdb      	ldrb	r3, [r3, #31]
 801c96e:	429a      	cmp	r2, r3
 801c970:	d803      	bhi.n	801c97a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c974:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c976:	69fb      	ldr	r3, [r7, #28]
 801c978:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c97c:	681b      	ldr	r3, [r3, #0]
 801c97e:	2b00      	cmp	r3, #0
 801c980:	d001      	beq.n	801c986 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c984:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c988:	681b      	ldr	r3, [r3, #0]
 801c98a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c98e:	2b00      	cmp	r3, #0
 801c990:	d1cb      	bne.n	801c92a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c992:	6a3b      	ldr	r3, [r7, #32]
 801c994:	2b00      	cmp	r3, #0
 801c996:	d008      	beq.n	801c9aa <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c998:	69b9      	ldr	r1, [r7, #24]
 801c99a:	6a38      	ldr	r0, [r7, #32]
 801c99c:	f7ff ff0e 	bl	801c7bc <ip_reass_free_complete_datagram>
 801c9a0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c9a2:	697a      	ldr	r2, [r7, #20]
 801c9a4:	68fb      	ldr	r3, [r7, #12]
 801c9a6:	4413      	add	r3, r2
 801c9a8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c9aa:	697a      	ldr	r2, [r7, #20]
 801c9ac:	683b      	ldr	r3, [r7, #0]
 801c9ae:	429a      	cmp	r2, r3
 801c9b0:	da02      	bge.n	801c9b8 <ip_reass_remove_oldest_datagram+0xb4>
 801c9b2:	693b      	ldr	r3, [r7, #16]
 801c9b4:	2b01      	cmp	r3, #1
 801c9b6:	dcac      	bgt.n	801c912 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c9b8:	697b      	ldr	r3, [r7, #20]
}
 801c9ba:	4618      	mov	r0, r3
 801c9bc:	3728      	adds	r7, #40	@ 0x28
 801c9be:	46bd      	mov	sp, r7
 801c9c0:	bd80      	pop	{r7, pc}
 801c9c2:	bf00      	nop
 801c9c4:	200689d8 	.word	0x200689d8

0801c9c8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c9c8:	b580      	push	{r7, lr}
 801c9ca:	b084      	sub	sp, #16
 801c9cc:	af00      	add	r7, sp, #0
 801c9ce:	6078      	str	r0, [r7, #4]
 801c9d0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c9d2:	2004      	movs	r0, #4
 801c9d4:	f7f5 fcb4 	bl	8012340 <memp_malloc>
 801c9d8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c9da:	68fb      	ldr	r3, [r7, #12]
 801c9dc:	2b00      	cmp	r3, #0
 801c9de:	d110      	bne.n	801ca02 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c9e0:	6839      	ldr	r1, [r7, #0]
 801c9e2:	6878      	ldr	r0, [r7, #4]
 801c9e4:	f7ff ff8e 	bl	801c904 <ip_reass_remove_oldest_datagram>
 801c9e8:	4602      	mov	r2, r0
 801c9ea:	683b      	ldr	r3, [r7, #0]
 801c9ec:	4293      	cmp	r3, r2
 801c9ee:	dc03      	bgt.n	801c9f8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c9f0:	2004      	movs	r0, #4
 801c9f2:	f7f5 fca5 	bl	8012340 <memp_malloc>
 801c9f6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c9f8:	68fb      	ldr	r3, [r7, #12]
 801c9fa:	2b00      	cmp	r3, #0
 801c9fc:	d101      	bne.n	801ca02 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c9fe:	2300      	movs	r3, #0
 801ca00:	e016      	b.n	801ca30 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ca02:	2220      	movs	r2, #32
 801ca04:	2100      	movs	r1, #0
 801ca06:	68f8      	ldr	r0, [r7, #12]
 801ca08:	f002 f95e 	bl	801ecc8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801ca0c:	68fb      	ldr	r3, [r7, #12]
 801ca0e:	220f      	movs	r2, #15
 801ca10:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801ca12:	4b09      	ldr	r3, [pc, #36]	@ (801ca38 <ip_reass_enqueue_new_datagram+0x70>)
 801ca14:	681a      	ldr	r2, [r3, #0]
 801ca16:	68fb      	ldr	r3, [r7, #12]
 801ca18:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801ca1a:	4a07      	ldr	r2, [pc, #28]	@ (801ca38 <ip_reass_enqueue_new_datagram+0x70>)
 801ca1c:	68fb      	ldr	r3, [r7, #12]
 801ca1e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	3308      	adds	r3, #8
 801ca24:	2214      	movs	r2, #20
 801ca26:	6879      	ldr	r1, [r7, #4]
 801ca28:	4618      	mov	r0, r3
 801ca2a:	f002 fb2a 	bl	801f082 <memcpy>
  return ipr;
 801ca2e:	68fb      	ldr	r3, [r7, #12]
}
 801ca30:	4618      	mov	r0, r3
 801ca32:	3710      	adds	r7, #16
 801ca34:	46bd      	mov	sp, r7
 801ca36:	bd80      	pop	{r7, pc}
 801ca38:	200689d8 	.word	0x200689d8

0801ca3c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801ca3c:	b580      	push	{r7, lr}
 801ca3e:	b082      	sub	sp, #8
 801ca40:	af00      	add	r7, sp, #0
 801ca42:	6078      	str	r0, [r7, #4]
 801ca44:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801ca46:	4b10      	ldr	r3, [pc, #64]	@ (801ca88 <ip_reass_dequeue_datagram+0x4c>)
 801ca48:	681b      	ldr	r3, [r3, #0]
 801ca4a:	687a      	ldr	r2, [r7, #4]
 801ca4c:	429a      	cmp	r2, r3
 801ca4e:	d104      	bne.n	801ca5a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801ca50:	687b      	ldr	r3, [r7, #4]
 801ca52:	681b      	ldr	r3, [r3, #0]
 801ca54:	4a0c      	ldr	r2, [pc, #48]	@ (801ca88 <ip_reass_dequeue_datagram+0x4c>)
 801ca56:	6013      	str	r3, [r2, #0]
 801ca58:	e00d      	b.n	801ca76 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801ca5a:	683b      	ldr	r3, [r7, #0]
 801ca5c:	2b00      	cmp	r3, #0
 801ca5e:	d106      	bne.n	801ca6e <ip_reass_dequeue_datagram+0x32>
 801ca60:	4b0a      	ldr	r3, [pc, #40]	@ (801ca8c <ip_reass_dequeue_datagram+0x50>)
 801ca62:	f240 1245 	movw	r2, #325	@ 0x145
 801ca66:	490a      	ldr	r1, [pc, #40]	@ (801ca90 <ip_reass_dequeue_datagram+0x54>)
 801ca68:	480a      	ldr	r0, [pc, #40]	@ (801ca94 <ip_reass_dequeue_datagram+0x58>)
 801ca6a:	f001 ff27 	bl	801e8bc <iprintf>
    prev->next = ipr->next;
 801ca6e:	687b      	ldr	r3, [r7, #4]
 801ca70:	681a      	ldr	r2, [r3, #0]
 801ca72:	683b      	ldr	r3, [r7, #0]
 801ca74:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801ca76:	6879      	ldr	r1, [r7, #4]
 801ca78:	2004      	movs	r0, #4
 801ca7a:	f7f5 fcd7 	bl	801242c <memp_free>
}
 801ca7e:	bf00      	nop
 801ca80:	3708      	adds	r7, #8
 801ca82:	46bd      	mov	sp, r7
 801ca84:	bd80      	pop	{r7, pc}
 801ca86:	bf00      	nop
 801ca88:	200689d8 	.word	0x200689d8
 801ca8c:	08025ff4 	.word	0x08025ff4
 801ca90:	080260bc 	.word	0x080260bc
 801ca94:	0802603c 	.word	0x0802603c

0801ca98 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801ca98:	b580      	push	{r7, lr}
 801ca9a:	b08c      	sub	sp, #48	@ 0x30
 801ca9c:	af00      	add	r7, sp, #0
 801ca9e:	60f8      	str	r0, [r7, #12]
 801caa0:	60b9      	str	r1, [r7, #8]
 801caa2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801caa4:	2300      	movs	r3, #0
 801caa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801caa8:	2301      	movs	r3, #1
 801caaa:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801caac:	68bb      	ldr	r3, [r7, #8]
 801caae:	685b      	ldr	r3, [r3, #4]
 801cab0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801cab2:	69fb      	ldr	r3, [r7, #28]
 801cab4:	885b      	ldrh	r3, [r3, #2]
 801cab6:	b29b      	uxth	r3, r3
 801cab8:	4618      	mov	r0, r3
 801caba:	f7f3 ff81 	bl	80109c0 <lwip_htons>
 801cabe:	4603      	mov	r3, r0
 801cac0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801cac2:	69fb      	ldr	r3, [r7, #28]
 801cac4:	781b      	ldrb	r3, [r3, #0]
 801cac6:	f003 030f 	and.w	r3, r3, #15
 801caca:	b2db      	uxtb	r3, r3
 801cacc:	009b      	lsls	r3, r3, #2
 801cace:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801cad0:	7e7b      	ldrb	r3, [r7, #25]
 801cad2:	b29b      	uxth	r3, r3
 801cad4:	8b7a      	ldrh	r2, [r7, #26]
 801cad6:	429a      	cmp	r2, r3
 801cad8:	d202      	bcs.n	801cae0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cada:	f04f 33ff 	mov.w	r3, #4294967295
 801cade:	e135      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801cae0:	7e7b      	ldrb	r3, [r7, #25]
 801cae2:	b29b      	uxth	r3, r3
 801cae4:	8b7a      	ldrh	r2, [r7, #26]
 801cae6:	1ad3      	subs	r3, r2, r3
 801cae8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801caea:	69fb      	ldr	r3, [r7, #28]
 801caec:	88db      	ldrh	r3, [r3, #6]
 801caee:	b29b      	uxth	r3, r3
 801caf0:	4618      	mov	r0, r3
 801caf2:	f7f3 ff65 	bl	80109c0 <lwip_htons>
 801caf6:	4603      	mov	r3, r0
 801caf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cafc:	b29b      	uxth	r3, r3
 801cafe:	00db      	lsls	r3, r3, #3
 801cb00:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801cb02:	68bb      	ldr	r3, [r7, #8]
 801cb04:	685b      	ldr	r3, [r3, #4]
 801cb06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801cb08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb0a:	2200      	movs	r2, #0
 801cb0c:	701a      	strb	r2, [r3, #0]
 801cb0e:	2200      	movs	r2, #0
 801cb10:	705a      	strb	r2, [r3, #1]
 801cb12:	2200      	movs	r2, #0
 801cb14:	709a      	strb	r2, [r3, #2]
 801cb16:	2200      	movs	r2, #0
 801cb18:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801cb1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb1c:	8afa      	ldrh	r2, [r7, #22]
 801cb1e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801cb20:	8afa      	ldrh	r2, [r7, #22]
 801cb22:	8b7b      	ldrh	r3, [r7, #26]
 801cb24:	4413      	add	r3, r2
 801cb26:	b29a      	uxth	r2, r3
 801cb28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb2a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801cb2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb2e:	88db      	ldrh	r3, [r3, #6]
 801cb30:	b29b      	uxth	r3, r3
 801cb32:	8afa      	ldrh	r2, [r7, #22]
 801cb34:	429a      	cmp	r2, r3
 801cb36:	d902      	bls.n	801cb3e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cb38:	f04f 33ff 	mov.w	r3, #4294967295
 801cb3c:	e106      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801cb3e:	68fb      	ldr	r3, [r7, #12]
 801cb40:	685b      	ldr	r3, [r3, #4]
 801cb42:	627b      	str	r3, [r7, #36]	@ 0x24
 801cb44:	e068      	b.n	801cc18 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801cb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb48:	685b      	ldr	r3, [r3, #4]
 801cb4a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801cb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb4e:	889b      	ldrh	r3, [r3, #4]
 801cb50:	b29a      	uxth	r2, r3
 801cb52:	693b      	ldr	r3, [r7, #16]
 801cb54:	889b      	ldrh	r3, [r3, #4]
 801cb56:	b29b      	uxth	r3, r3
 801cb58:	429a      	cmp	r2, r3
 801cb5a:	d235      	bcs.n	801cbc8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801cb5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cb60:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801cb62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb64:	2b00      	cmp	r3, #0
 801cb66:	d020      	beq.n	801cbaa <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801cb68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb6a:	889b      	ldrh	r3, [r3, #4]
 801cb6c:	b29a      	uxth	r2, r3
 801cb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb70:	88db      	ldrh	r3, [r3, #6]
 801cb72:	b29b      	uxth	r3, r3
 801cb74:	429a      	cmp	r2, r3
 801cb76:	d307      	bcc.n	801cb88 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801cb78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb7a:	88db      	ldrh	r3, [r3, #6]
 801cb7c:	b29a      	uxth	r2, r3
 801cb7e:	693b      	ldr	r3, [r7, #16]
 801cb80:	889b      	ldrh	r3, [r3, #4]
 801cb82:	b29b      	uxth	r3, r3
 801cb84:	429a      	cmp	r2, r3
 801cb86:	d902      	bls.n	801cb8e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cb88:	f04f 33ff 	mov.w	r3, #4294967295
 801cb8c:	e0de      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801cb8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb90:	68ba      	ldr	r2, [r7, #8]
 801cb92:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801cb94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb96:	88db      	ldrh	r3, [r3, #6]
 801cb98:	b29a      	uxth	r2, r3
 801cb9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb9c:	889b      	ldrh	r3, [r3, #4]
 801cb9e:	b29b      	uxth	r3, r3
 801cba0:	429a      	cmp	r2, r3
 801cba2:	d03d      	beq.n	801cc20 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801cba4:	2300      	movs	r3, #0
 801cba6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801cba8:	e03a      	b.n	801cc20 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801cbaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbac:	88db      	ldrh	r3, [r3, #6]
 801cbae:	b29a      	uxth	r2, r3
 801cbb0:	693b      	ldr	r3, [r7, #16]
 801cbb2:	889b      	ldrh	r3, [r3, #4]
 801cbb4:	b29b      	uxth	r3, r3
 801cbb6:	429a      	cmp	r2, r3
 801cbb8:	d902      	bls.n	801cbc0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cbba:	f04f 33ff 	mov.w	r3, #4294967295
 801cbbe:	e0c5      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801cbc0:	68fb      	ldr	r3, [r7, #12]
 801cbc2:	68ba      	ldr	r2, [r7, #8]
 801cbc4:	605a      	str	r2, [r3, #4]
      break;
 801cbc6:	e02b      	b.n	801cc20 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801cbc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbca:	889b      	ldrh	r3, [r3, #4]
 801cbcc:	b29a      	uxth	r2, r3
 801cbce:	693b      	ldr	r3, [r7, #16]
 801cbd0:	889b      	ldrh	r3, [r3, #4]
 801cbd2:	b29b      	uxth	r3, r3
 801cbd4:	429a      	cmp	r2, r3
 801cbd6:	d102      	bne.n	801cbde <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cbd8:	f04f 33ff 	mov.w	r3, #4294967295
 801cbdc:	e0b6      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801cbde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbe0:	889b      	ldrh	r3, [r3, #4]
 801cbe2:	b29a      	uxth	r2, r3
 801cbe4:	693b      	ldr	r3, [r7, #16]
 801cbe6:	88db      	ldrh	r3, [r3, #6]
 801cbe8:	b29b      	uxth	r3, r3
 801cbea:	429a      	cmp	r2, r3
 801cbec:	d202      	bcs.n	801cbf4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cbee:	f04f 33ff 	mov.w	r3, #4294967295
 801cbf2:	e0ab      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801cbf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbf6:	2b00      	cmp	r3, #0
 801cbf8:	d009      	beq.n	801cc0e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801cbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbfc:	88db      	ldrh	r3, [r3, #6]
 801cbfe:	b29a      	uxth	r2, r3
 801cc00:	693b      	ldr	r3, [r7, #16]
 801cc02:	889b      	ldrh	r3, [r3, #4]
 801cc04:	b29b      	uxth	r3, r3
 801cc06:	429a      	cmp	r2, r3
 801cc08:	d001      	beq.n	801cc0e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801cc0a:	2300      	movs	r3, #0
 801cc0c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801cc0e:	693b      	ldr	r3, [r7, #16]
 801cc10:	681b      	ldr	r3, [r3, #0]
 801cc12:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801cc14:	693b      	ldr	r3, [r7, #16]
 801cc16:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801cc18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc1a:	2b00      	cmp	r3, #0
 801cc1c:	d193      	bne.n	801cb46 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801cc1e:	e000      	b.n	801cc22 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801cc20:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801cc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	d12d      	bne.n	801cc84 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801cc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc2a:	2b00      	cmp	r3, #0
 801cc2c:	d01c      	beq.n	801cc68 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801cc2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc30:	88db      	ldrh	r3, [r3, #6]
 801cc32:	b29a      	uxth	r2, r3
 801cc34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc36:	889b      	ldrh	r3, [r3, #4]
 801cc38:	b29b      	uxth	r3, r3
 801cc3a:	429a      	cmp	r2, r3
 801cc3c:	d906      	bls.n	801cc4c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801cc3e:	4b45      	ldr	r3, [pc, #276]	@ (801cd54 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cc40:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801cc44:	4944      	ldr	r1, [pc, #272]	@ (801cd58 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801cc46:	4845      	ldr	r0, [pc, #276]	@ (801cd5c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cc48:	f001 fe38 	bl	801e8bc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801cc4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc4e:	68ba      	ldr	r2, [r7, #8]
 801cc50:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801cc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc54:	88db      	ldrh	r3, [r3, #6]
 801cc56:	b29a      	uxth	r2, r3
 801cc58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc5a:	889b      	ldrh	r3, [r3, #4]
 801cc5c:	b29b      	uxth	r3, r3
 801cc5e:	429a      	cmp	r2, r3
 801cc60:	d010      	beq.n	801cc84 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801cc62:	2300      	movs	r3, #0
 801cc64:	623b      	str	r3, [r7, #32]
 801cc66:	e00d      	b.n	801cc84 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801cc68:	68fb      	ldr	r3, [r7, #12]
 801cc6a:	685b      	ldr	r3, [r3, #4]
 801cc6c:	2b00      	cmp	r3, #0
 801cc6e:	d006      	beq.n	801cc7e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801cc70:	4b38      	ldr	r3, [pc, #224]	@ (801cd54 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cc72:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801cc76:	493a      	ldr	r1, [pc, #232]	@ (801cd60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801cc78:	4838      	ldr	r0, [pc, #224]	@ (801cd5c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cc7a:	f001 fe1f 	bl	801e8bc <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801cc7e:	68fb      	ldr	r3, [r7, #12]
 801cc80:	68ba      	ldr	r2, [r7, #8]
 801cc82:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801cc84:	687b      	ldr	r3, [r7, #4]
 801cc86:	2b00      	cmp	r3, #0
 801cc88:	d105      	bne.n	801cc96 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801cc8a:	68fb      	ldr	r3, [r7, #12]
 801cc8c:	7f9b      	ldrb	r3, [r3, #30]
 801cc8e:	f003 0301 	and.w	r3, r3, #1
 801cc92:	2b00      	cmp	r3, #0
 801cc94:	d059      	beq.n	801cd4a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801cc96:	6a3b      	ldr	r3, [r7, #32]
 801cc98:	2b00      	cmp	r3, #0
 801cc9a:	d04f      	beq.n	801cd3c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801cc9c:	68fb      	ldr	r3, [r7, #12]
 801cc9e:	685b      	ldr	r3, [r3, #4]
 801cca0:	2b00      	cmp	r3, #0
 801cca2:	d006      	beq.n	801ccb2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801cca4:	68fb      	ldr	r3, [r7, #12]
 801cca6:	685b      	ldr	r3, [r3, #4]
 801cca8:	685b      	ldr	r3, [r3, #4]
 801ccaa:	889b      	ldrh	r3, [r3, #4]
 801ccac:	b29b      	uxth	r3, r3
 801ccae:	2b00      	cmp	r3, #0
 801ccb0:	d002      	beq.n	801ccb8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801ccb2:	2300      	movs	r3, #0
 801ccb4:	623b      	str	r3, [r7, #32]
 801ccb6:	e041      	b.n	801cd3c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801ccb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccba:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801ccbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccbe:	681b      	ldr	r3, [r3, #0]
 801ccc0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801ccc2:	e012      	b.n	801ccea <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801ccc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccc6:	685b      	ldr	r3, [r3, #4]
 801ccc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801ccca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cccc:	88db      	ldrh	r3, [r3, #6]
 801ccce:	b29a      	uxth	r2, r3
 801ccd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccd2:	889b      	ldrh	r3, [r3, #4]
 801ccd4:	b29b      	uxth	r3, r3
 801ccd6:	429a      	cmp	r2, r3
 801ccd8:	d002      	beq.n	801cce0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801ccda:	2300      	movs	r3, #0
 801ccdc:	623b      	str	r3, [r7, #32]
            break;
 801ccde:	e007      	b.n	801ccf0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801cce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cce2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801cce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cce6:	681b      	ldr	r3, [r3, #0]
 801cce8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801ccea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccec:	2b00      	cmp	r3, #0
 801ccee:	d1e9      	bne.n	801ccc4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801ccf0:	6a3b      	ldr	r3, [r7, #32]
 801ccf2:	2b00      	cmp	r3, #0
 801ccf4:	d022      	beq.n	801cd3c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801ccf6:	68fb      	ldr	r3, [r7, #12]
 801ccf8:	685b      	ldr	r3, [r3, #4]
 801ccfa:	2b00      	cmp	r3, #0
 801ccfc:	d106      	bne.n	801cd0c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801ccfe:	4b15      	ldr	r3, [pc, #84]	@ (801cd54 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cd00:	f240 12df 	movw	r2, #479	@ 0x1df
 801cd04:	4917      	ldr	r1, [pc, #92]	@ (801cd64 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801cd06:	4815      	ldr	r0, [pc, #84]	@ (801cd5c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cd08:	f001 fdd8 	bl	801e8bc <iprintf>
          LWIP_ASSERT("sanity check",
 801cd0c:	68fb      	ldr	r3, [r7, #12]
 801cd0e:	685b      	ldr	r3, [r3, #4]
 801cd10:	685b      	ldr	r3, [r3, #4]
 801cd12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cd14:	429a      	cmp	r2, r3
 801cd16:	d106      	bne.n	801cd26 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801cd18:	4b0e      	ldr	r3, [pc, #56]	@ (801cd54 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cd1a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801cd1e:	4911      	ldr	r1, [pc, #68]	@ (801cd64 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801cd20:	480e      	ldr	r0, [pc, #56]	@ (801cd5c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cd22:	f001 fdcb 	bl	801e8bc <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801cd26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd28:	681b      	ldr	r3, [r3, #0]
 801cd2a:	2b00      	cmp	r3, #0
 801cd2c:	d006      	beq.n	801cd3c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801cd2e:	4b09      	ldr	r3, [pc, #36]	@ (801cd54 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cd30:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801cd34:	490c      	ldr	r1, [pc, #48]	@ (801cd68 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801cd36:	4809      	ldr	r0, [pc, #36]	@ (801cd5c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cd38:	f001 fdc0 	bl	801e8bc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801cd3c:	6a3b      	ldr	r3, [r7, #32]
 801cd3e:	2b00      	cmp	r3, #0
 801cd40:	bf14      	ite	ne
 801cd42:	2301      	movne	r3, #1
 801cd44:	2300      	moveq	r3, #0
 801cd46:	b2db      	uxtb	r3, r3
 801cd48:	e000      	b.n	801cd4c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801cd4a:	2300      	movs	r3, #0
}
 801cd4c:	4618      	mov	r0, r3
 801cd4e:	3730      	adds	r7, #48	@ 0x30
 801cd50:	46bd      	mov	sp, r7
 801cd52:	bd80      	pop	{r7, pc}
 801cd54:	08025ff4 	.word	0x08025ff4
 801cd58:	080260d8 	.word	0x080260d8
 801cd5c:	0802603c 	.word	0x0802603c
 801cd60:	080260f8 	.word	0x080260f8
 801cd64:	08026130 	.word	0x08026130
 801cd68:	08026140 	.word	0x08026140

0801cd6c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801cd6c:	b580      	push	{r7, lr}
 801cd6e:	b08e      	sub	sp, #56	@ 0x38
 801cd70:	af00      	add	r7, sp, #0
 801cd72:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801cd74:	687b      	ldr	r3, [r7, #4]
 801cd76:	685b      	ldr	r3, [r3, #4]
 801cd78:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801cd7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd7c:	781b      	ldrb	r3, [r3, #0]
 801cd7e:	f003 030f 	and.w	r3, r3, #15
 801cd82:	b2db      	uxtb	r3, r3
 801cd84:	009b      	lsls	r3, r3, #2
 801cd86:	b2db      	uxtb	r3, r3
 801cd88:	2b14      	cmp	r3, #20
 801cd8a:	f040 8171 	bne.w	801d070 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801cd8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd90:	88db      	ldrh	r3, [r3, #6]
 801cd92:	b29b      	uxth	r3, r3
 801cd94:	4618      	mov	r0, r3
 801cd96:	f7f3 fe13 	bl	80109c0 <lwip_htons>
 801cd9a:	4603      	mov	r3, r0
 801cd9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cda0:	b29b      	uxth	r3, r3
 801cda2:	00db      	lsls	r3, r3, #3
 801cda4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801cda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cda8:	885b      	ldrh	r3, [r3, #2]
 801cdaa:	b29b      	uxth	r3, r3
 801cdac:	4618      	mov	r0, r3
 801cdae:	f7f3 fe07 	bl	80109c0 <lwip_htons>
 801cdb2:	4603      	mov	r3, r0
 801cdb4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801cdb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cdb8:	781b      	ldrb	r3, [r3, #0]
 801cdba:	f003 030f 	and.w	r3, r3, #15
 801cdbe:	b2db      	uxtb	r3, r3
 801cdc0:	009b      	lsls	r3, r3, #2
 801cdc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801cdc6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cdca:	b29b      	uxth	r3, r3
 801cdcc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801cdce:	429a      	cmp	r2, r3
 801cdd0:	f0c0 8150 	bcc.w	801d074 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801cdd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cdd8:	b29b      	uxth	r3, r3
 801cdda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801cddc:	1ad3      	subs	r3, r2, r3
 801cdde:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801cde0:	6878      	ldr	r0, [r7, #4]
 801cde2:	f7f6 fa55 	bl	8013290 <pbuf_clen>
 801cde6:	4603      	mov	r3, r0
 801cde8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801cdea:	4b8c      	ldr	r3, [pc, #560]	@ (801d01c <ip4_reass+0x2b0>)
 801cdec:	881b      	ldrh	r3, [r3, #0]
 801cdee:	461a      	mov	r2, r3
 801cdf0:	8c3b      	ldrh	r3, [r7, #32]
 801cdf2:	4413      	add	r3, r2
 801cdf4:	2b0a      	cmp	r3, #10
 801cdf6:	dd10      	ble.n	801ce1a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801cdf8:	8c3b      	ldrh	r3, [r7, #32]
 801cdfa:	4619      	mov	r1, r3
 801cdfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cdfe:	f7ff fd81 	bl	801c904 <ip_reass_remove_oldest_datagram>
 801ce02:	4603      	mov	r3, r0
 801ce04:	2b00      	cmp	r3, #0
 801ce06:	f000 8137 	beq.w	801d078 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801ce0a:	4b84      	ldr	r3, [pc, #528]	@ (801d01c <ip4_reass+0x2b0>)
 801ce0c:	881b      	ldrh	r3, [r3, #0]
 801ce0e:	461a      	mov	r2, r3
 801ce10:	8c3b      	ldrh	r3, [r7, #32]
 801ce12:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ce14:	2b0a      	cmp	r3, #10
 801ce16:	f300 812f 	bgt.w	801d078 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ce1a:	4b81      	ldr	r3, [pc, #516]	@ (801d020 <ip4_reass+0x2b4>)
 801ce1c:	681b      	ldr	r3, [r3, #0]
 801ce1e:	633b      	str	r3, [r7, #48]	@ 0x30
 801ce20:	e015      	b.n	801ce4e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801ce22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce24:	695a      	ldr	r2, [r3, #20]
 801ce26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce28:	68db      	ldr	r3, [r3, #12]
 801ce2a:	429a      	cmp	r2, r3
 801ce2c:	d10c      	bne.n	801ce48 <ip4_reass+0xdc>
 801ce2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce30:	699a      	ldr	r2, [r3, #24]
 801ce32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce34:	691b      	ldr	r3, [r3, #16]
 801ce36:	429a      	cmp	r2, r3
 801ce38:	d106      	bne.n	801ce48 <ip4_reass+0xdc>
 801ce3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce3c:	899a      	ldrh	r2, [r3, #12]
 801ce3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce40:	889b      	ldrh	r3, [r3, #4]
 801ce42:	b29b      	uxth	r3, r3
 801ce44:	429a      	cmp	r2, r3
 801ce46:	d006      	beq.n	801ce56 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ce48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce4a:	681b      	ldr	r3, [r3, #0]
 801ce4c:	633b      	str	r3, [r7, #48]	@ 0x30
 801ce4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce50:	2b00      	cmp	r3, #0
 801ce52:	d1e6      	bne.n	801ce22 <ip4_reass+0xb6>
 801ce54:	e000      	b.n	801ce58 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ce56:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ce58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce5a:	2b00      	cmp	r3, #0
 801ce5c:	d109      	bne.n	801ce72 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ce5e:	8c3b      	ldrh	r3, [r7, #32]
 801ce60:	4619      	mov	r1, r3
 801ce62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ce64:	f7ff fdb0 	bl	801c9c8 <ip_reass_enqueue_new_datagram>
 801ce68:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ce6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce6c:	2b00      	cmp	r3, #0
 801ce6e:	d11c      	bne.n	801ceaa <ip4_reass+0x13e>
      goto nullreturn;
 801ce70:	e105      	b.n	801d07e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ce72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce74:	88db      	ldrh	r3, [r3, #6]
 801ce76:	b29b      	uxth	r3, r3
 801ce78:	4618      	mov	r0, r3
 801ce7a:	f7f3 fda1 	bl	80109c0 <lwip_htons>
 801ce7e:	4603      	mov	r3, r0
 801ce80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ce84:	2b00      	cmp	r3, #0
 801ce86:	d110      	bne.n	801ceaa <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ce88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce8a:	89db      	ldrh	r3, [r3, #14]
 801ce8c:	4618      	mov	r0, r3
 801ce8e:	f7f3 fd97 	bl	80109c0 <lwip_htons>
 801ce92:	4603      	mov	r3, r0
 801ce94:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ce98:	2b00      	cmp	r3, #0
 801ce9a:	d006      	beq.n	801ceaa <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801ce9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce9e:	3308      	adds	r3, #8
 801cea0:	2214      	movs	r2, #20
 801cea2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801cea4:	4618      	mov	r0, r3
 801cea6:	f002 f8ec 	bl	801f082 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801ceaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ceac:	88db      	ldrh	r3, [r3, #6]
 801ceae:	b29b      	uxth	r3, r3
 801ceb0:	f003 0320 	and.w	r3, r3, #32
 801ceb4:	2b00      	cmp	r3, #0
 801ceb6:	bf0c      	ite	eq
 801ceb8:	2301      	moveq	r3, #1
 801ceba:	2300      	movne	r3, #0
 801cebc:	b2db      	uxtb	r3, r3
 801cebe:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801cec0:	69fb      	ldr	r3, [r7, #28]
 801cec2:	2b00      	cmp	r3, #0
 801cec4:	d00e      	beq.n	801cee4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801cec6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cec8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801ceca:	4413      	add	r3, r2
 801cecc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801cece:	8b7a      	ldrh	r2, [r7, #26]
 801ced0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801ced2:	429a      	cmp	r2, r3
 801ced4:	f0c0 80a0 	bcc.w	801d018 <ip4_reass+0x2ac>
 801ced8:	8b7b      	ldrh	r3, [r7, #26]
 801ceda:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801cede:	4293      	cmp	r3, r2
 801cee0:	f200 809a 	bhi.w	801d018 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801cee4:	69fa      	ldr	r2, [r7, #28]
 801cee6:	6879      	ldr	r1, [r7, #4]
 801cee8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ceea:	f7ff fdd5 	bl	801ca98 <ip_reass_chain_frag_into_datagram_and_validate>
 801ceee:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801cef0:	697b      	ldr	r3, [r7, #20]
 801cef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cef6:	f000 809b 	beq.w	801d030 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801cefa:	4b48      	ldr	r3, [pc, #288]	@ (801d01c <ip4_reass+0x2b0>)
 801cefc:	881a      	ldrh	r2, [r3, #0]
 801cefe:	8c3b      	ldrh	r3, [r7, #32]
 801cf00:	4413      	add	r3, r2
 801cf02:	b29a      	uxth	r2, r3
 801cf04:	4b45      	ldr	r3, [pc, #276]	@ (801d01c <ip4_reass+0x2b0>)
 801cf06:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801cf08:	69fb      	ldr	r3, [r7, #28]
 801cf0a:	2b00      	cmp	r3, #0
 801cf0c:	d00d      	beq.n	801cf2a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801cf0e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cf10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cf12:	4413      	add	r3, r2
 801cf14:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801cf16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf18:	8a7a      	ldrh	r2, [r7, #18]
 801cf1a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801cf1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf1e:	7f9b      	ldrb	r3, [r3, #30]
 801cf20:	f043 0301 	orr.w	r3, r3, #1
 801cf24:	b2da      	uxtb	r2, r3
 801cf26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf28:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801cf2a:	697b      	ldr	r3, [r7, #20]
 801cf2c:	2b01      	cmp	r3, #1
 801cf2e:	d171      	bne.n	801d014 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801cf30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf32:	8b9b      	ldrh	r3, [r3, #28]
 801cf34:	3314      	adds	r3, #20
 801cf36:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801cf38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf3a:	685b      	ldr	r3, [r3, #4]
 801cf3c:	685b      	ldr	r3, [r3, #4]
 801cf3e:	681b      	ldr	r3, [r3, #0]
 801cf40:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801cf42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf44:	685b      	ldr	r3, [r3, #4]
 801cf46:	685b      	ldr	r3, [r3, #4]
 801cf48:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801cf4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf4c:	3308      	adds	r3, #8
 801cf4e:	2214      	movs	r2, #20
 801cf50:	4619      	mov	r1, r3
 801cf52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cf54:	f002 f895 	bl	801f082 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801cf58:	8a3b      	ldrh	r3, [r7, #16]
 801cf5a:	4618      	mov	r0, r3
 801cf5c:	f7f3 fd30 	bl	80109c0 <lwip_htons>
 801cf60:	4603      	mov	r3, r0
 801cf62:	461a      	mov	r2, r3
 801cf64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf66:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801cf68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf6a:	2200      	movs	r2, #0
 801cf6c:	719a      	strb	r2, [r3, #6]
 801cf6e:	2200      	movs	r2, #0
 801cf70:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801cf72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf74:	2200      	movs	r2, #0
 801cf76:	729a      	strb	r2, [r3, #10]
 801cf78:	2200      	movs	r2, #0
 801cf7a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801cf7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf7e:	685b      	ldr	r3, [r3, #4]
 801cf80:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801cf82:	e00d      	b.n	801cfa0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801cf84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cf86:	685b      	ldr	r3, [r3, #4]
 801cf88:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801cf8a:	2114      	movs	r1, #20
 801cf8c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801cf8e:	f7f6 f86b 	bl	8013068 <pbuf_remove_header>
      pbuf_cat(p, r);
 801cf92:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cf94:	6878      	ldr	r0, [r7, #4]
 801cf96:	f7f6 f9bb 	bl	8013310 <pbuf_cat>
      r = iprh->next_pbuf;
 801cf9a:	68fb      	ldr	r3, [r7, #12]
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801cfa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cfa2:	2b00      	cmp	r3, #0
 801cfa4:	d1ee      	bne.n	801cf84 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801cfa6:	4b1e      	ldr	r3, [pc, #120]	@ (801d020 <ip4_reass+0x2b4>)
 801cfa8:	681b      	ldr	r3, [r3, #0]
 801cfaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cfac:	429a      	cmp	r2, r3
 801cfae:	d102      	bne.n	801cfb6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801cfb0:	2300      	movs	r3, #0
 801cfb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cfb4:	e010      	b.n	801cfd8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801cfb6:	4b1a      	ldr	r3, [pc, #104]	@ (801d020 <ip4_reass+0x2b4>)
 801cfb8:	681b      	ldr	r3, [r3, #0]
 801cfba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cfbc:	e007      	b.n	801cfce <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801cfbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfc0:	681b      	ldr	r3, [r3, #0]
 801cfc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cfc4:	429a      	cmp	r2, r3
 801cfc6:	d006      	beq.n	801cfd6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801cfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfca:	681b      	ldr	r3, [r3, #0]
 801cfcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cfce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfd0:	2b00      	cmp	r3, #0
 801cfd2:	d1f4      	bne.n	801cfbe <ip4_reass+0x252>
 801cfd4:	e000      	b.n	801cfd8 <ip4_reass+0x26c>
          break;
 801cfd6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801cfd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801cfda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cfdc:	f7ff fd2e 	bl	801ca3c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801cfe0:	6878      	ldr	r0, [r7, #4]
 801cfe2:	f7f6 f955 	bl	8013290 <pbuf_clen>
 801cfe6:	4603      	mov	r3, r0
 801cfe8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801cfea:	4b0c      	ldr	r3, [pc, #48]	@ (801d01c <ip4_reass+0x2b0>)
 801cfec:	881b      	ldrh	r3, [r3, #0]
 801cfee:	8c3a      	ldrh	r2, [r7, #32]
 801cff0:	429a      	cmp	r2, r3
 801cff2:	d906      	bls.n	801d002 <ip4_reass+0x296>
 801cff4:	4b0b      	ldr	r3, [pc, #44]	@ (801d024 <ip4_reass+0x2b8>)
 801cff6:	f240 229b 	movw	r2, #667	@ 0x29b
 801cffa:	490b      	ldr	r1, [pc, #44]	@ (801d028 <ip4_reass+0x2bc>)
 801cffc:	480b      	ldr	r0, [pc, #44]	@ (801d02c <ip4_reass+0x2c0>)
 801cffe:	f001 fc5d 	bl	801e8bc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d002:	4b06      	ldr	r3, [pc, #24]	@ (801d01c <ip4_reass+0x2b0>)
 801d004:	881a      	ldrh	r2, [r3, #0]
 801d006:	8c3b      	ldrh	r3, [r7, #32]
 801d008:	1ad3      	subs	r3, r2, r3
 801d00a:	b29a      	uxth	r2, r3
 801d00c:	4b03      	ldr	r3, [pc, #12]	@ (801d01c <ip4_reass+0x2b0>)
 801d00e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d010:	687b      	ldr	r3, [r7, #4]
 801d012:	e038      	b.n	801d086 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d014:	2300      	movs	r3, #0
 801d016:	e036      	b.n	801d086 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801d018:	bf00      	nop
 801d01a:	e00a      	b.n	801d032 <ip4_reass+0x2c6>
 801d01c:	200689dc 	.word	0x200689dc
 801d020:	200689d8 	.word	0x200689d8
 801d024:	08025ff4 	.word	0x08025ff4
 801d028:	08026164 	.word	0x08026164
 801d02c:	0802603c 	.word	0x0802603c
    goto nullreturn_ipr;
 801d030:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d034:	2b00      	cmp	r3, #0
 801d036:	d106      	bne.n	801d046 <ip4_reass+0x2da>
 801d038:	4b15      	ldr	r3, [pc, #84]	@ (801d090 <ip4_reass+0x324>)
 801d03a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801d03e:	4915      	ldr	r1, [pc, #84]	@ (801d094 <ip4_reass+0x328>)
 801d040:	4815      	ldr	r0, [pc, #84]	@ (801d098 <ip4_reass+0x32c>)
 801d042:	f001 fc3b 	bl	801e8bc <iprintf>
  if (ipr->p == NULL) {
 801d046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d048:	685b      	ldr	r3, [r3, #4]
 801d04a:	2b00      	cmp	r3, #0
 801d04c:	d116      	bne.n	801d07c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d04e:	4b13      	ldr	r3, [pc, #76]	@ (801d09c <ip4_reass+0x330>)
 801d050:	681b      	ldr	r3, [r3, #0]
 801d052:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d054:	429a      	cmp	r2, r3
 801d056:	d006      	beq.n	801d066 <ip4_reass+0x2fa>
 801d058:	4b0d      	ldr	r3, [pc, #52]	@ (801d090 <ip4_reass+0x324>)
 801d05a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801d05e:	4910      	ldr	r1, [pc, #64]	@ (801d0a0 <ip4_reass+0x334>)
 801d060:	480d      	ldr	r0, [pc, #52]	@ (801d098 <ip4_reass+0x32c>)
 801d062:	f001 fc2b 	bl	801e8bc <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d066:	2100      	movs	r1, #0
 801d068:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d06a:	f7ff fce7 	bl	801ca3c <ip_reass_dequeue_datagram>
 801d06e:	e006      	b.n	801d07e <ip4_reass+0x312>
    goto nullreturn;
 801d070:	bf00      	nop
 801d072:	e004      	b.n	801d07e <ip4_reass+0x312>
    goto nullreturn;
 801d074:	bf00      	nop
 801d076:	e002      	b.n	801d07e <ip4_reass+0x312>
      goto nullreturn;
 801d078:	bf00      	nop
 801d07a:	e000      	b.n	801d07e <ip4_reass+0x312>
  }

nullreturn:
 801d07c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d07e:	6878      	ldr	r0, [r7, #4]
 801d080:	f7f6 f878 	bl	8013174 <pbuf_free>
  return NULL;
 801d084:	2300      	movs	r3, #0
}
 801d086:	4618      	mov	r0, r3
 801d088:	3738      	adds	r7, #56	@ 0x38
 801d08a:	46bd      	mov	sp, r7
 801d08c:	bd80      	pop	{r7, pc}
 801d08e:	bf00      	nop
 801d090:	08025ff4 	.word	0x08025ff4
 801d094:	08026180 	.word	0x08026180
 801d098:	0802603c 	.word	0x0802603c
 801d09c:	200689d8 	.word	0x200689d8
 801d0a0:	0802618c 	.word	0x0802618c

0801d0a4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801d0a4:	b580      	push	{r7, lr}
 801d0a6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801d0a8:	2005      	movs	r0, #5
 801d0aa:	f7f5 f949 	bl	8012340 <memp_malloc>
 801d0ae:	4603      	mov	r3, r0
}
 801d0b0:	4618      	mov	r0, r3
 801d0b2:	bd80      	pop	{r7, pc}

0801d0b4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801d0b4:	b580      	push	{r7, lr}
 801d0b6:	b082      	sub	sp, #8
 801d0b8:	af00      	add	r7, sp, #0
 801d0ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801d0bc:	687b      	ldr	r3, [r7, #4]
 801d0be:	2b00      	cmp	r3, #0
 801d0c0:	d106      	bne.n	801d0d0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801d0c2:	4b07      	ldr	r3, [pc, #28]	@ (801d0e0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801d0c4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801d0c8:	4906      	ldr	r1, [pc, #24]	@ (801d0e4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801d0ca:	4807      	ldr	r0, [pc, #28]	@ (801d0e8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801d0cc:	f001 fbf6 	bl	801e8bc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801d0d0:	6879      	ldr	r1, [r7, #4]
 801d0d2:	2005      	movs	r0, #5
 801d0d4:	f7f5 f9aa 	bl	801242c <memp_free>
}
 801d0d8:	bf00      	nop
 801d0da:	3708      	adds	r7, #8
 801d0dc:	46bd      	mov	sp, r7
 801d0de:	bd80      	pop	{r7, pc}
 801d0e0:	08025ff4 	.word	0x08025ff4
 801d0e4:	080261ac 	.word	0x080261ac
 801d0e8:	0802603c 	.word	0x0802603c

0801d0ec <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801d0ec:	b580      	push	{r7, lr}
 801d0ee:	b084      	sub	sp, #16
 801d0f0:	af00      	add	r7, sp, #0
 801d0f2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801d0f4:	687b      	ldr	r3, [r7, #4]
 801d0f6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801d0f8:	68fb      	ldr	r3, [r7, #12]
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	d106      	bne.n	801d10c <ipfrag_free_pbuf_custom+0x20>
 801d0fe:	4b11      	ldr	r3, [pc, #68]	@ (801d144 <ipfrag_free_pbuf_custom+0x58>)
 801d100:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801d104:	4910      	ldr	r1, [pc, #64]	@ (801d148 <ipfrag_free_pbuf_custom+0x5c>)
 801d106:	4811      	ldr	r0, [pc, #68]	@ (801d14c <ipfrag_free_pbuf_custom+0x60>)
 801d108:	f001 fbd8 	bl	801e8bc <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801d10c:	68fa      	ldr	r2, [r7, #12]
 801d10e:	687b      	ldr	r3, [r7, #4]
 801d110:	429a      	cmp	r2, r3
 801d112:	d006      	beq.n	801d122 <ipfrag_free_pbuf_custom+0x36>
 801d114:	4b0b      	ldr	r3, [pc, #44]	@ (801d144 <ipfrag_free_pbuf_custom+0x58>)
 801d116:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801d11a:	490d      	ldr	r1, [pc, #52]	@ (801d150 <ipfrag_free_pbuf_custom+0x64>)
 801d11c:	480b      	ldr	r0, [pc, #44]	@ (801d14c <ipfrag_free_pbuf_custom+0x60>)
 801d11e:	f001 fbcd 	bl	801e8bc <iprintf>
  if (pcr->original != NULL) {
 801d122:	68fb      	ldr	r3, [r7, #12]
 801d124:	695b      	ldr	r3, [r3, #20]
 801d126:	2b00      	cmp	r3, #0
 801d128:	d004      	beq.n	801d134 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801d12a:	68fb      	ldr	r3, [r7, #12]
 801d12c:	695b      	ldr	r3, [r3, #20]
 801d12e:	4618      	mov	r0, r3
 801d130:	f7f6 f820 	bl	8013174 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801d134:	68f8      	ldr	r0, [r7, #12]
 801d136:	f7ff ffbd 	bl	801d0b4 <ip_frag_free_pbuf_custom_ref>
}
 801d13a:	bf00      	nop
 801d13c:	3710      	adds	r7, #16
 801d13e:	46bd      	mov	sp, r7
 801d140:	bd80      	pop	{r7, pc}
 801d142:	bf00      	nop
 801d144:	08025ff4 	.word	0x08025ff4
 801d148:	080261b8 	.word	0x080261b8
 801d14c:	0802603c 	.word	0x0802603c
 801d150:	080261c4 	.word	0x080261c4

0801d154 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801d154:	b580      	push	{r7, lr}
 801d156:	b094      	sub	sp, #80	@ 0x50
 801d158:	af02      	add	r7, sp, #8
 801d15a:	60f8      	str	r0, [r7, #12]
 801d15c:	60b9      	str	r1, [r7, #8]
 801d15e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801d160:	2300      	movs	r3, #0
 801d162:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801d166:	68bb      	ldr	r3, [r7, #8]
 801d168:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d16a:	3b14      	subs	r3, #20
 801d16c:	2b00      	cmp	r3, #0
 801d16e:	da00      	bge.n	801d172 <ip4_frag+0x1e>
 801d170:	3307      	adds	r3, #7
 801d172:	10db      	asrs	r3, r3, #3
 801d174:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801d176:	2314      	movs	r3, #20
 801d178:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801d17a:	68fb      	ldr	r3, [r7, #12]
 801d17c:	685b      	ldr	r3, [r3, #4]
 801d17e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801d180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d182:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801d184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d186:	781b      	ldrb	r3, [r3, #0]
 801d188:	f003 030f 	and.w	r3, r3, #15
 801d18c:	b2db      	uxtb	r3, r3
 801d18e:	009b      	lsls	r3, r3, #2
 801d190:	b2db      	uxtb	r3, r3
 801d192:	2b14      	cmp	r3, #20
 801d194:	d002      	beq.n	801d19c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801d196:	f06f 0305 	mvn.w	r3, #5
 801d19a:	e110      	b.n	801d3be <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801d19c:	68fb      	ldr	r3, [r7, #12]
 801d19e:	895b      	ldrh	r3, [r3, #10]
 801d1a0:	2b13      	cmp	r3, #19
 801d1a2:	d809      	bhi.n	801d1b8 <ip4_frag+0x64>
 801d1a4:	4b88      	ldr	r3, [pc, #544]	@ (801d3c8 <ip4_frag+0x274>)
 801d1a6:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801d1aa:	4988      	ldr	r1, [pc, #544]	@ (801d3cc <ip4_frag+0x278>)
 801d1ac:	4888      	ldr	r0, [pc, #544]	@ (801d3d0 <ip4_frag+0x27c>)
 801d1ae:	f001 fb85 	bl	801e8bc <iprintf>
 801d1b2:	f06f 0305 	mvn.w	r3, #5
 801d1b6:	e102      	b.n	801d3be <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801d1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d1ba:	88db      	ldrh	r3, [r3, #6]
 801d1bc:	b29b      	uxth	r3, r3
 801d1be:	4618      	mov	r0, r3
 801d1c0:	f7f3 fbfe 	bl	80109c0 <lwip_htons>
 801d1c4:	4603      	mov	r3, r0
 801d1c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801d1c8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d1ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d1ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801d1d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d1d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801d1d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801d1da:	68fb      	ldr	r3, [r7, #12]
 801d1dc:	891b      	ldrh	r3, [r3, #8]
 801d1de:	3b14      	subs	r3, #20
 801d1e0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801d1e4:	e0e1      	b.n	801d3aa <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801d1e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d1e8:	00db      	lsls	r3, r3, #3
 801d1ea:	b29b      	uxth	r3, r3
 801d1ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d1f0:	4293      	cmp	r3, r2
 801d1f2:	bf28      	it	cs
 801d1f4:	4613      	movcs	r3, r2
 801d1f6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801d1f8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d1fc:	2114      	movs	r1, #20
 801d1fe:	200e      	movs	r0, #14
 801d200:	f7f5 fcd4 	bl	8012bac <pbuf_alloc>
 801d204:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801d206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d208:	2b00      	cmp	r3, #0
 801d20a:	f000 80d5 	beq.w	801d3b8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801d20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d210:	895b      	ldrh	r3, [r3, #10]
 801d212:	2b13      	cmp	r3, #19
 801d214:	d806      	bhi.n	801d224 <ip4_frag+0xd0>
 801d216:	4b6c      	ldr	r3, [pc, #432]	@ (801d3c8 <ip4_frag+0x274>)
 801d218:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801d21c:	496d      	ldr	r1, [pc, #436]	@ (801d3d4 <ip4_frag+0x280>)
 801d21e:	486c      	ldr	r0, [pc, #432]	@ (801d3d0 <ip4_frag+0x27c>)
 801d220:	f001 fb4c 	bl	801e8bc <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801d224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d226:	685b      	ldr	r3, [r3, #4]
 801d228:	2214      	movs	r2, #20
 801d22a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d22c:	4618      	mov	r0, r3
 801d22e:	f001 ff28 	bl	801f082 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d234:	685b      	ldr	r3, [r3, #4]
 801d236:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801d238:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d23a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801d23e:	e064      	b.n	801d30a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801d240:	68fb      	ldr	r3, [r7, #12]
 801d242:	895a      	ldrh	r2, [r3, #10]
 801d244:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801d246:	1ad3      	subs	r3, r2, r3
 801d248:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801d24a:	68fb      	ldr	r3, [r7, #12]
 801d24c:	895b      	ldrh	r3, [r3, #10]
 801d24e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801d250:	429a      	cmp	r2, r3
 801d252:	d906      	bls.n	801d262 <ip4_frag+0x10e>
 801d254:	4b5c      	ldr	r3, [pc, #368]	@ (801d3c8 <ip4_frag+0x274>)
 801d256:	f240 322d 	movw	r2, #813	@ 0x32d
 801d25a:	495f      	ldr	r1, [pc, #380]	@ (801d3d8 <ip4_frag+0x284>)
 801d25c:	485c      	ldr	r0, [pc, #368]	@ (801d3d0 <ip4_frag+0x27c>)
 801d25e:	f001 fb2d 	bl	801e8bc <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801d262:	8bfa      	ldrh	r2, [r7, #30]
 801d264:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d268:	4293      	cmp	r3, r2
 801d26a:	bf28      	it	cs
 801d26c:	4613      	movcs	r3, r2
 801d26e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801d272:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d276:	2b00      	cmp	r3, #0
 801d278:	d105      	bne.n	801d286 <ip4_frag+0x132>
        poff = 0;
 801d27a:	2300      	movs	r3, #0
 801d27c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801d27e:	68fb      	ldr	r3, [r7, #12]
 801d280:	681b      	ldr	r3, [r3, #0]
 801d282:	60fb      	str	r3, [r7, #12]
        continue;
 801d284:	e041      	b.n	801d30a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801d286:	f7ff ff0d 	bl	801d0a4 <ip_frag_alloc_pbuf_custom_ref>
 801d28a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801d28c:	69bb      	ldr	r3, [r7, #24]
 801d28e:	2b00      	cmp	r3, #0
 801d290:	d103      	bne.n	801d29a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801d292:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d294:	f7f5 ff6e 	bl	8013174 <pbuf_free>
        goto memerr;
 801d298:	e08f      	b.n	801d3ba <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801d29a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801d29c:	68fb      	ldr	r3, [r7, #12]
 801d29e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801d2a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801d2a2:	4413      	add	r3, r2
 801d2a4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801d2a8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801d2ac:	9201      	str	r2, [sp, #4]
 801d2ae:	9300      	str	r3, [sp, #0]
 801d2b0:	4603      	mov	r3, r0
 801d2b2:	2241      	movs	r2, #65	@ 0x41
 801d2b4:	2000      	movs	r0, #0
 801d2b6:	f7f5 fda3 	bl	8012e00 <pbuf_alloced_custom>
 801d2ba:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801d2bc:	697b      	ldr	r3, [r7, #20]
 801d2be:	2b00      	cmp	r3, #0
 801d2c0:	d106      	bne.n	801d2d0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801d2c2:	69b8      	ldr	r0, [r7, #24]
 801d2c4:	f7ff fef6 	bl	801d0b4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801d2c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d2ca:	f7f5 ff53 	bl	8013174 <pbuf_free>
        goto memerr;
 801d2ce:	e074      	b.n	801d3ba <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801d2d0:	68f8      	ldr	r0, [r7, #12]
 801d2d2:	f7f5 fff5 	bl	80132c0 <pbuf_ref>
      pcr->original = p;
 801d2d6:	69bb      	ldr	r3, [r7, #24]
 801d2d8:	68fa      	ldr	r2, [r7, #12]
 801d2da:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801d2dc:	69bb      	ldr	r3, [r7, #24]
 801d2de:	4a3f      	ldr	r2, [pc, #252]	@ (801d3dc <ip4_frag+0x288>)
 801d2e0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801d2e2:	6979      	ldr	r1, [r7, #20]
 801d2e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d2e6:	f7f6 f813 	bl	8013310 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801d2ea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801d2ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d2f2:	1ad3      	subs	r3, r2, r3
 801d2f4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801d2f8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d2fc:	2b00      	cmp	r3, #0
 801d2fe:	d004      	beq.n	801d30a <ip4_frag+0x1b6>
        poff = 0;
 801d300:	2300      	movs	r3, #0
 801d302:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801d304:	68fb      	ldr	r3, [r7, #12]
 801d306:	681b      	ldr	r3, [r3, #0]
 801d308:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801d30a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d30e:	2b00      	cmp	r3, #0
 801d310:	d196      	bne.n	801d240 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801d312:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801d314:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d318:	4413      	add	r3, r2
 801d31a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801d31c:	68bb      	ldr	r3, [r7, #8]
 801d31e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d320:	f1a3 0213 	sub.w	r2, r3, #19
 801d324:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d328:	429a      	cmp	r2, r3
 801d32a:	bfcc      	ite	gt
 801d32c:	2301      	movgt	r3, #1
 801d32e:	2300      	movle	r3, #0
 801d330:	b2db      	uxtb	r3, r3
 801d332:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801d334:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801d338:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d33c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801d33e:	6a3b      	ldr	r3, [r7, #32]
 801d340:	2b00      	cmp	r3, #0
 801d342:	d002      	beq.n	801d34a <ip4_frag+0x1f6>
 801d344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d346:	2b00      	cmp	r3, #0
 801d348:	d003      	beq.n	801d352 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801d34a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d34c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801d350:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801d352:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d354:	4618      	mov	r0, r3
 801d356:	f7f3 fb33 	bl	80109c0 <lwip_htons>
 801d35a:	4603      	mov	r3, r0
 801d35c:	461a      	mov	r2, r3
 801d35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d360:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801d362:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d364:	3314      	adds	r3, #20
 801d366:	b29b      	uxth	r3, r3
 801d368:	4618      	mov	r0, r3
 801d36a:	f7f3 fb29 	bl	80109c0 <lwip_htons>
 801d36e:	4603      	mov	r3, r0
 801d370:	461a      	mov	r2, r3
 801d372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d374:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801d376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d378:	2200      	movs	r2, #0
 801d37a:	729a      	strb	r2, [r3, #10]
 801d37c:	2200      	movs	r2, #0
 801d37e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801d380:	68bb      	ldr	r3, [r7, #8]
 801d382:	695b      	ldr	r3, [r3, #20]
 801d384:	687a      	ldr	r2, [r7, #4]
 801d386:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d388:	68b8      	ldr	r0, [r7, #8]
 801d38a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801d38c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d38e:	f7f5 fef1 	bl	8013174 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801d392:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d396:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d398:	1ad3      	subs	r3, r2, r3
 801d39a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801d39e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801d3a2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d3a4:	4413      	add	r3, r2
 801d3a6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801d3aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d3ae:	2b00      	cmp	r3, #0
 801d3b0:	f47f af19 	bne.w	801d1e6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801d3b4:	2300      	movs	r3, #0
 801d3b6:	e002      	b.n	801d3be <ip4_frag+0x26a>
      goto memerr;
 801d3b8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801d3ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d3be:	4618      	mov	r0, r3
 801d3c0:	3748      	adds	r7, #72	@ 0x48
 801d3c2:	46bd      	mov	sp, r7
 801d3c4:	bd80      	pop	{r7, pc}
 801d3c6:	bf00      	nop
 801d3c8:	08025ff4 	.word	0x08025ff4
 801d3cc:	080261d0 	.word	0x080261d0
 801d3d0:	0802603c 	.word	0x0802603c
 801d3d4:	080261ec 	.word	0x080261ec
 801d3d8:	0802620c 	.word	0x0802620c
 801d3dc:	0801d0ed 	.word	0x0801d0ed

0801d3e0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801d3e0:	b580      	push	{r7, lr}
 801d3e2:	b086      	sub	sp, #24
 801d3e4:	af00      	add	r7, sp, #0
 801d3e6:	6078      	str	r0, [r7, #4]
 801d3e8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801d3ea:	230e      	movs	r3, #14
 801d3ec:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801d3ee:	687b      	ldr	r3, [r7, #4]
 801d3f0:	895b      	ldrh	r3, [r3, #10]
 801d3f2:	2b0e      	cmp	r3, #14
 801d3f4:	d96e      	bls.n	801d4d4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801d3f6:	687b      	ldr	r3, [r7, #4]
 801d3f8:	7bdb      	ldrb	r3, [r3, #15]
 801d3fa:	2b00      	cmp	r3, #0
 801d3fc:	d106      	bne.n	801d40c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801d3fe:	683b      	ldr	r3, [r7, #0]
 801d400:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801d404:	3301      	adds	r3, #1
 801d406:	b2da      	uxtb	r2, r3
 801d408:	687b      	ldr	r3, [r7, #4]
 801d40a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801d40c:	687b      	ldr	r3, [r7, #4]
 801d40e:	685b      	ldr	r3, [r3, #4]
 801d410:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801d412:	693b      	ldr	r3, [r7, #16]
 801d414:	7b1a      	ldrb	r2, [r3, #12]
 801d416:	7b5b      	ldrb	r3, [r3, #13]
 801d418:	021b      	lsls	r3, r3, #8
 801d41a:	4313      	orrs	r3, r2
 801d41c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801d41e:	693b      	ldr	r3, [r7, #16]
 801d420:	781b      	ldrb	r3, [r3, #0]
 801d422:	f003 0301 	and.w	r3, r3, #1
 801d426:	2b00      	cmp	r3, #0
 801d428:	d023      	beq.n	801d472 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801d42a:	693b      	ldr	r3, [r7, #16]
 801d42c:	781b      	ldrb	r3, [r3, #0]
 801d42e:	2b01      	cmp	r3, #1
 801d430:	d10f      	bne.n	801d452 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d432:	693b      	ldr	r3, [r7, #16]
 801d434:	785b      	ldrb	r3, [r3, #1]
 801d436:	2b00      	cmp	r3, #0
 801d438:	d11b      	bne.n	801d472 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801d43a:	693b      	ldr	r3, [r7, #16]
 801d43c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d43e:	2b5e      	cmp	r3, #94	@ 0x5e
 801d440:	d117      	bne.n	801d472 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801d442:	687b      	ldr	r3, [r7, #4]
 801d444:	7b5b      	ldrb	r3, [r3, #13]
 801d446:	f043 0310 	orr.w	r3, r3, #16
 801d44a:	b2da      	uxtb	r2, r3
 801d44c:	687b      	ldr	r3, [r7, #4]
 801d44e:	735a      	strb	r2, [r3, #13]
 801d450:	e00f      	b.n	801d472 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801d452:	693b      	ldr	r3, [r7, #16]
 801d454:	2206      	movs	r2, #6
 801d456:	4928      	ldr	r1, [pc, #160]	@ (801d4f8 <ethernet_input+0x118>)
 801d458:	4618      	mov	r0, r3
 801d45a:	f001 fc0b 	bl	801ec74 <memcmp>
 801d45e:	4603      	mov	r3, r0
 801d460:	2b00      	cmp	r3, #0
 801d462:	d106      	bne.n	801d472 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801d464:	687b      	ldr	r3, [r7, #4]
 801d466:	7b5b      	ldrb	r3, [r3, #13]
 801d468:	f043 0308 	orr.w	r3, r3, #8
 801d46c:	b2da      	uxtb	r2, r3
 801d46e:	687b      	ldr	r3, [r7, #4]
 801d470:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801d472:	89fb      	ldrh	r3, [r7, #14]
 801d474:	2b08      	cmp	r3, #8
 801d476:	d003      	beq.n	801d480 <ethernet_input+0xa0>
 801d478:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801d47c:	d014      	beq.n	801d4a8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801d47e:	e032      	b.n	801d4e6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d480:	683b      	ldr	r3, [r7, #0]
 801d482:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d486:	f003 0308 	and.w	r3, r3, #8
 801d48a:	2b00      	cmp	r3, #0
 801d48c:	d024      	beq.n	801d4d8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d48e:	8afb      	ldrh	r3, [r7, #22]
 801d490:	4619      	mov	r1, r3
 801d492:	6878      	ldr	r0, [r7, #4]
 801d494:	f7f5 fde8 	bl	8013068 <pbuf_remove_header>
 801d498:	4603      	mov	r3, r0
 801d49a:	2b00      	cmp	r3, #0
 801d49c:	d11e      	bne.n	801d4dc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801d49e:	6839      	ldr	r1, [r7, #0]
 801d4a0:	6878      	ldr	r0, [r7, #4]
 801d4a2:	f7fe fd57 	bl	801bf54 <ip4_input>
      break;
 801d4a6:	e013      	b.n	801d4d0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d4a8:	683b      	ldr	r3, [r7, #0]
 801d4aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d4ae:	f003 0308 	and.w	r3, r3, #8
 801d4b2:	2b00      	cmp	r3, #0
 801d4b4:	d014      	beq.n	801d4e0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d4b6:	8afb      	ldrh	r3, [r7, #22]
 801d4b8:	4619      	mov	r1, r3
 801d4ba:	6878      	ldr	r0, [r7, #4]
 801d4bc:	f7f5 fdd4 	bl	8013068 <pbuf_remove_header>
 801d4c0:	4603      	mov	r3, r0
 801d4c2:	2b00      	cmp	r3, #0
 801d4c4:	d10e      	bne.n	801d4e4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801d4c6:	6839      	ldr	r1, [r7, #0]
 801d4c8:	6878      	ldr	r0, [r7, #4]
 801d4ca:	f7fd fe45 	bl	801b158 <etharp_input>
      break;
 801d4ce:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801d4d0:	2300      	movs	r3, #0
 801d4d2:	e00c      	b.n	801d4ee <ethernet_input+0x10e>
    goto free_and_return;
 801d4d4:	bf00      	nop
 801d4d6:	e006      	b.n	801d4e6 <ethernet_input+0x106>
        goto free_and_return;
 801d4d8:	bf00      	nop
 801d4da:	e004      	b.n	801d4e6 <ethernet_input+0x106>
        goto free_and_return;
 801d4dc:	bf00      	nop
 801d4de:	e002      	b.n	801d4e6 <ethernet_input+0x106>
        goto free_and_return;
 801d4e0:	bf00      	nop
 801d4e2:	e000      	b.n	801d4e6 <ethernet_input+0x106>
        goto free_and_return;
 801d4e4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801d4e6:	6878      	ldr	r0, [r7, #4]
 801d4e8:	f7f5 fe44 	bl	8013174 <pbuf_free>
  return ERR_OK;
 801d4ec:	2300      	movs	r3, #0
}
 801d4ee:	4618      	mov	r0, r3
 801d4f0:	3718      	adds	r7, #24
 801d4f2:	46bd      	mov	sp, r7
 801d4f4:	bd80      	pop	{r7, pc}
 801d4f6:	bf00      	nop
 801d4f8:	0802640c 	.word	0x0802640c

0801d4fc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801d4fc:	b580      	push	{r7, lr}
 801d4fe:	b086      	sub	sp, #24
 801d500:	af00      	add	r7, sp, #0
 801d502:	60f8      	str	r0, [r7, #12]
 801d504:	60b9      	str	r1, [r7, #8]
 801d506:	607a      	str	r2, [r7, #4]
 801d508:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801d50a:	8c3b      	ldrh	r3, [r7, #32]
 801d50c:	4618      	mov	r0, r3
 801d50e:	f7f3 fa57 	bl	80109c0 <lwip_htons>
 801d512:	4603      	mov	r3, r0
 801d514:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801d516:	210e      	movs	r1, #14
 801d518:	68b8      	ldr	r0, [r7, #8]
 801d51a:	f7f5 fd95 	bl	8013048 <pbuf_add_header>
 801d51e:	4603      	mov	r3, r0
 801d520:	2b00      	cmp	r3, #0
 801d522:	d125      	bne.n	801d570 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801d524:	68bb      	ldr	r3, [r7, #8]
 801d526:	685b      	ldr	r3, [r3, #4]
 801d528:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801d52a:	693b      	ldr	r3, [r7, #16]
 801d52c:	8afa      	ldrh	r2, [r7, #22]
 801d52e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801d530:	693b      	ldr	r3, [r7, #16]
 801d532:	2206      	movs	r2, #6
 801d534:	6839      	ldr	r1, [r7, #0]
 801d536:	4618      	mov	r0, r3
 801d538:	f001 fda3 	bl	801f082 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801d53c:	693b      	ldr	r3, [r7, #16]
 801d53e:	3306      	adds	r3, #6
 801d540:	2206      	movs	r2, #6
 801d542:	6879      	ldr	r1, [r7, #4]
 801d544:	4618      	mov	r0, r3
 801d546:	f001 fd9c 	bl	801f082 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801d54a:	68fb      	ldr	r3, [r7, #12]
 801d54c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d550:	2b06      	cmp	r3, #6
 801d552:	d006      	beq.n	801d562 <ethernet_output+0x66>
 801d554:	4b0a      	ldr	r3, [pc, #40]	@ (801d580 <ethernet_output+0x84>)
 801d556:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801d55a:	490a      	ldr	r1, [pc, #40]	@ (801d584 <ethernet_output+0x88>)
 801d55c:	480a      	ldr	r0, [pc, #40]	@ (801d588 <ethernet_output+0x8c>)
 801d55e:	f001 f9ad 	bl	801e8bc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801d562:	68fb      	ldr	r3, [r7, #12]
 801d564:	699b      	ldr	r3, [r3, #24]
 801d566:	68b9      	ldr	r1, [r7, #8]
 801d568:	68f8      	ldr	r0, [r7, #12]
 801d56a:	4798      	blx	r3
 801d56c:	4603      	mov	r3, r0
 801d56e:	e002      	b.n	801d576 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801d570:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801d572:	f06f 0301 	mvn.w	r3, #1
}
 801d576:	4618      	mov	r0, r3
 801d578:	3718      	adds	r7, #24
 801d57a:	46bd      	mov	sp, r7
 801d57c:	bd80      	pop	{r7, pc}
 801d57e:	bf00      	nop
 801d580:	0802621c 	.word	0x0802621c
 801d584:	08026254 	.word	0x08026254
 801d588:	08026288 	.word	0x08026288

0801d58c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801d58c:	b580      	push	{r7, lr}
 801d58e:	b086      	sub	sp, #24
 801d590:	af00      	add	r7, sp, #0
 801d592:	6078      	str	r0, [r7, #4]
 801d594:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801d596:	683b      	ldr	r3, [r7, #0]
 801d598:	60bb      	str	r3, [r7, #8]
 801d59a:	2304      	movs	r3, #4
 801d59c:	60fb      	str	r3, [r7, #12]
 801d59e:	2300      	movs	r3, #0
 801d5a0:	613b      	str	r3, [r7, #16]
 801d5a2:	2300      	movs	r3, #0
 801d5a4:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801d5a6:	f107 0308 	add.w	r3, r7, #8
 801d5aa:	2100      	movs	r1, #0
 801d5ac:	4618      	mov	r0, r3
 801d5ae:	f7ed fe0a 	bl	800b1c6 <osMessageCreate>
 801d5b2:	4602      	mov	r2, r0
 801d5b4:	687b      	ldr	r3, [r7, #4]
 801d5b6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801d5b8:	687b      	ldr	r3, [r7, #4]
 801d5ba:	681b      	ldr	r3, [r3, #0]
 801d5bc:	2b00      	cmp	r3, #0
 801d5be:	d102      	bne.n	801d5c6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801d5c0:	f04f 33ff 	mov.w	r3, #4294967295
 801d5c4:	e000      	b.n	801d5c8 <sys_mbox_new+0x3c>

  return ERR_OK;
 801d5c6:	2300      	movs	r3, #0
}
 801d5c8:	4618      	mov	r0, r3
 801d5ca:	3718      	adds	r7, #24
 801d5cc:	46bd      	mov	sp, r7
 801d5ce:	bd80      	pop	{r7, pc}

0801d5d0 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801d5d0:	b580      	push	{r7, lr}
 801d5d2:	b082      	sub	sp, #8
 801d5d4:	af00      	add	r7, sp, #0
 801d5d6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801d5d8:	687b      	ldr	r3, [r7, #4]
 801d5da:	681b      	ldr	r3, [r3, #0]
 801d5dc:	4618      	mov	r0, r3
 801d5de:	f7ed fecf 	bl	800b380 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801d5e2:	687b      	ldr	r3, [r7, #4]
 801d5e4:	681b      	ldr	r3, [r3, #0]
 801d5e6:	4618      	mov	r0, r3
 801d5e8:	f7ed fee0 	bl	800b3ac <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801d5ec:	bf00      	nop
 801d5ee:	3708      	adds	r7, #8
 801d5f0:	46bd      	mov	sp, r7
 801d5f2:	bd80      	pop	{r7, pc}

0801d5f4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801d5f4:	b580      	push	{r7, lr}
 801d5f6:	b084      	sub	sp, #16
 801d5f8:	af00      	add	r7, sp, #0
 801d5fa:	6078      	str	r0, [r7, #4]
 801d5fc:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801d5fe:	687b      	ldr	r3, [r7, #4]
 801d600:	681b      	ldr	r3, [r3, #0]
 801d602:	6839      	ldr	r1, [r7, #0]
 801d604:	2200      	movs	r2, #0
 801d606:	4618      	mov	r0, r3
 801d608:	f7ed fe06 	bl	800b218 <osMessagePut>
 801d60c:	4603      	mov	r3, r0
 801d60e:	2b00      	cmp	r3, #0
 801d610:	d102      	bne.n	801d618 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801d612:	2300      	movs	r3, #0
 801d614:	73fb      	strb	r3, [r7, #15]
 801d616:	e001      	b.n	801d61c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801d618:	23ff      	movs	r3, #255	@ 0xff
 801d61a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801d61c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d620:	4618      	mov	r0, r3
 801d622:	3710      	adds	r7, #16
 801d624:	46bd      	mov	sp, r7
 801d626:	bd80      	pop	{r7, pc}

0801d628 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801d628:	b580      	push	{r7, lr}
 801d62a:	b08c      	sub	sp, #48	@ 0x30
 801d62c:	af00      	add	r7, sp, #0
 801d62e:	61f8      	str	r0, [r7, #28]
 801d630:	61b9      	str	r1, [r7, #24]
 801d632:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801d634:	f7ed fbe5 	bl	800ae02 <osKernelSysTick>
 801d638:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d63a:	697b      	ldr	r3, [r7, #20]
 801d63c:	2b00      	cmp	r3, #0
 801d63e:	d017      	beq.n	801d670 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801d640:	69fb      	ldr	r3, [r7, #28]
 801d642:	6819      	ldr	r1, [r3, #0]
 801d644:	f107 0320 	add.w	r3, r7, #32
 801d648:	697a      	ldr	r2, [r7, #20]
 801d64a:	4618      	mov	r0, r3
 801d64c:	f7ed fe24 	bl	800b298 <osMessageGet>

    if(event.status == osEventMessage)
 801d650:	6a3b      	ldr	r3, [r7, #32]
 801d652:	2b10      	cmp	r3, #16
 801d654:	d109      	bne.n	801d66a <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801d656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d658:	461a      	mov	r2, r3
 801d65a:	69bb      	ldr	r3, [r7, #24]
 801d65c:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801d65e:	f7ed fbd0 	bl	800ae02 <osKernelSysTick>
 801d662:	4602      	mov	r2, r0
 801d664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d666:	1ad3      	subs	r3, r2, r3
 801d668:	e019      	b.n	801d69e <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d66a:	f04f 33ff 	mov.w	r3, #4294967295
 801d66e:	e016      	b.n	801d69e <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801d670:	69fb      	ldr	r3, [r7, #28]
 801d672:	6819      	ldr	r1, [r3, #0]
 801d674:	463b      	mov	r3, r7
 801d676:	f04f 32ff 	mov.w	r2, #4294967295
 801d67a:	4618      	mov	r0, r3
 801d67c:	f7ed fe0c 	bl	800b298 <osMessageGet>
 801d680:	f107 0320 	add.w	r3, r7, #32
 801d684:	463a      	mov	r2, r7
 801d686:	ca07      	ldmia	r2, {r0, r1, r2}
 801d688:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801d68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d68e:	461a      	mov	r2, r3
 801d690:	69bb      	ldr	r3, [r7, #24]
 801d692:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801d694:	f7ed fbb5 	bl	800ae02 <osKernelSysTick>
 801d698:	4602      	mov	r2, r0
 801d69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d69c:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d69e:	4618      	mov	r0, r3
 801d6a0:	3730      	adds	r7, #48	@ 0x30
 801d6a2:	46bd      	mov	sp, r7
 801d6a4:	bd80      	pop	{r7, pc}

0801d6a6 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801d6a6:	b580      	push	{r7, lr}
 801d6a8:	b086      	sub	sp, #24
 801d6aa:	af00      	add	r7, sp, #0
 801d6ac:	6078      	str	r0, [r7, #4]
 801d6ae:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801d6b0:	687b      	ldr	r3, [r7, #4]
 801d6b2:	6819      	ldr	r1, [r3, #0]
 801d6b4:	f107 030c 	add.w	r3, r7, #12
 801d6b8:	2200      	movs	r2, #0
 801d6ba:	4618      	mov	r0, r3
 801d6bc:	f7ed fdec 	bl	800b298 <osMessageGet>

  if(event.status == osEventMessage)
 801d6c0:	68fb      	ldr	r3, [r7, #12]
 801d6c2:	2b10      	cmp	r3, #16
 801d6c4:	d105      	bne.n	801d6d2 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801d6c6:	693b      	ldr	r3, [r7, #16]
 801d6c8:	461a      	mov	r2, r3
 801d6ca:	683b      	ldr	r3, [r7, #0]
 801d6cc:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801d6ce:	2300      	movs	r3, #0
 801d6d0:	e001      	b.n	801d6d6 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801d6d2:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801d6d6:	4618      	mov	r0, r3
 801d6d8:	3718      	adds	r7, #24
 801d6da:	46bd      	mov	sp, r7
 801d6dc:	bd80      	pop	{r7, pc}

0801d6de <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801d6de:	b480      	push	{r7}
 801d6e0:	b083      	sub	sp, #12
 801d6e2:	af00      	add	r7, sp, #0
 801d6e4:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801d6e6:	687b      	ldr	r3, [r7, #4]
 801d6e8:	681b      	ldr	r3, [r3, #0]
 801d6ea:	2b00      	cmp	r3, #0
 801d6ec:	d101      	bne.n	801d6f2 <sys_mbox_valid+0x14>
    return 0;
 801d6ee:	2300      	movs	r3, #0
 801d6f0:	e000      	b.n	801d6f4 <sys_mbox_valid+0x16>
  else
    return 1;
 801d6f2:	2301      	movs	r3, #1
}
 801d6f4:	4618      	mov	r0, r3
 801d6f6:	370c      	adds	r7, #12
 801d6f8:	46bd      	mov	sp, r7
 801d6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6fe:	4770      	bx	lr

0801d700 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801d700:	b480      	push	{r7}
 801d702:	b083      	sub	sp, #12
 801d704:	af00      	add	r7, sp, #0
 801d706:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801d708:	687b      	ldr	r3, [r7, #4]
 801d70a:	2200      	movs	r2, #0
 801d70c:	601a      	str	r2, [r3, #0]
}
 801d70e:	bf00      	nop
 801d710:	370c      	adds	r7, #12
 801d712:	46bd      	mov	sp, r7
 801d714:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d718:	4770      	bx	lr

0801d71a <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801d71a:	b580      	push	{r7, lr}
 801d71c:	b084      	sub	sp, #16
 801d71e:	af00      	add	r7, sp, #0
 801d720:	6078      	str	r0, [r7, #4]
 801d722:	460b      	mov	r3, r1
 801d724:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801d726:	2300      	movs	r3, #0
 801d728:	60bb      	str	r3, [r7, #8]
 801d72a:	2300      	movs	r3, #0
 801d72c:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801d72e:	f107 0308 	add.w	r3, r7, #8
 801d732:	2101      	movs	r1, #1
 801d734:	4618      	mov	r0, r3
 801d736:	f7ed fc7d 	bl	800b034 <osSemaphoreCreate>
 801d73a:	4602      	mov	r2, r0
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801d740:	687b      	ldr	r3, [r7, #4]
 801d742:	681b      	ldr	r3, [r3, #0]
 801d744:	2b00      	cmp	r3, #0
 801d746:	d102      	bne.n	801d74e <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d748:	f04f 33ff 	mov.w	r3, #4294967295
 801d74c:	e009      	b.n	801d762 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801d74e:	78fb      	ldrb	r3, [r7, #3]
 801d750:	2b00      	cmp	r3, #0
 801d752:	d105      	bne.n	801d760 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801d754:	687b      	ldr	r3, [r7, #4]
 801d756:	681b      	ldr	r3, [r3, #0]
 801d758:	2100      	movs	r1, #0
 801d75a:	4618      	mov	r0, r3
 801d75c:	f7ed fc9c 	bl	800b098 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801d760:	2300      	movs	r3, #0
}
 801d762:	4618      	mov	r0, r3
 801d764:	3710      	adds	r7, #16
 801d766:	46bd      	mov	sp, r7
 801d768:	bd80      	pop	{r7, pc}

0801d76a <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801d76a:	b580      	push	{r7, lr}
 801d76c:	b084      	sub	sp, #16
 801d76e:	af00      	add	r7, sp, #0
 801d770:	6078      	str	r0, [r7, #4]
 801d772:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801d774:	f7ed fb45 	bl	800ae02 <osKernelSysTick>
 801d778:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d77a:	683b      	ldr	r3, [r7, #0]
 801d77c:	2b00      	cmp	r3, #0
 801d77e:	d011      	beq.n	801d7a4 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801d780:	687b      	ldr	r3, [r7, #4]
 801d782:	681b      	ldr	r3, [r3, #0]
 801d784:	6839      	ldr	r1, [r7, #0]
 801d786:	4618      	mov	r0, r3
 801d788:	f7ed fc86 	bl	800b098 <osSemaphoreWait>
 801d78c:	4603      	mov	r3, r0
 801d78e:	2b00      	cmp	r3, #0
 801d790:	d105      	bne.n	801d79e <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801d792:	f7ed fb36 	bl	800ae02 <osKernelSysTick>
 801d796:	4602      	mov	r2, r0
 801d798:	68fb      	ldr	r3, [r7, #12]
 801d79a:	1ad3      	subs	r3, r2, r3
 801d79c:	e012      	b.n	801d7c4 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d79e:	f04f 33ff 	mov.w	r3, #4294967295
 801d7a2:	e00f      	b.n	801d7c4 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801d7a4:	bf00      	nop
 801d7a6:	687b      	ldr	r3, [r7, #4]
 801d7a8:	681b      	ldr	r3, [r3, #0]
 801d7aa:	f04f 31ff 	mov.w	r1, #4294967295
 801d7ae:	4618      	mov	r0, r3
 801d7b0:	f7ed fc72 	bl	800b098 <osSemaphoreWait>
 801d7b4:	4603      	mov	r3, r0
 801d7b6:	2b00      	cmp	r3, #0
 801d7b8:	d1f5      	bne.n	801d7a6 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801d7ba:	f7ed fb22 	bl	800ae02 <osKernelSysTick>
 801d7be:	4602      	mov	r2, r0
 801d7c0:	68fb      	ldr	r3, [r7, #12]
 801d7c2:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d7c4:	4618      	mov	r0, r3
 801d7c6:	3710      	adds	r7, #16
 801d7c8:	46bd      	mov	sp, r7
 801d7ca:	bd80      	pop	{r7, pc}

0801d7cc <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801d7cc:	b580      	push	{r7, lr}
 801d7ce:	b082      	sub	sp, #8
 801d7d0:	af00      	add	r7, sp, #0
 801d7d2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801d7d4:	687b      	ldr	r3, [r7, #4]
 801d7d6:	681b      	ldr	r3, [r3, #0]
 801d7d8:	4618      	mov	r0, r3
 801d7da:	f7ed fcab 	bl	800b134 <osSemaphoreRelease>
}
 801d7de:	bf00      	nop
 801d7e0:	3708      	adds	r7, #8
 801d7e2:	46bd      	mov	sp, r7
 801d7e4:	bd80      	pop	{r7, pc}

0801d7e6 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801d7e6:	b580      	push	{r7, lr}
 801d7e8:	b082      	sub	sp, #8
 801d7ea:	af00      	add	r7, sp, #0
 801d7ec:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801d7ee:	687b      	ldr	r3, [r7, #4]
 801d7f0:	681b      	ldr	r3, [r3, #0]
 801d7f2:	4618      	mov	r0, r3
 801d7f4:	f7ed fcd4 	bl	800b1a0 <osSemaphoreDelete>
}
 801d7f8:	bf00      	nop
 801d7fa:	3708      	adds	r7, #8
 801d7fc:	46bd      	mov	sp, r7
 801d7fe:	bd80      	pop	{r7, pc}

0801d800 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801d800:	b480      	push	{r7}
 801d802:	b083      	sub	sp, #12
 801d804:	af00      	add	r7, sp, #0
 801d806:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801d808:	687b      	ldr	r3, [r7, #4]
 801d80a:	681b      	ldr	r3, [r3, #0]
 801d80c:	2b00      	cmp	r3, #0
 801d80e:	d101      	bne.n	801d814 <sys_sem_valid+0x14>
    return 0;
 801d810:	2300      	movs	r3, #0
 801d812:	e000      	b.n	801d816 <sys_sem_valid+0x16>
  else
    return 1;
 801d814:	2301      	movs	r3, #1
}
 801d816:	4618      	mov	r0, r3
 801d818:	370c      	adds	r7, #12
 801d81a:	46bd      	mov	sp, r7
 801d81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d820:	4770      	bx	lr

0801d822 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801d822:	b480      	push	{r7}
 801d824:	b083      	sub	sp, #12
 801d826:	af00      	add	r7, sp, #0
 801d828:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801d82a:	687b      	ldr	r3, [r7, #4]
 801d82c:	2200      	movs	r2, #0
 801d82e:	601a      	str	r2, [r3, #0]
}
 801d830:	bf00      	nop
 801d832:	370c      	adds	r7, #12
 801d834:	46bd      	mov	sp, r7
 801d836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d83a:	4770      	bx	lr

0801d83c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d83c:	b580      	push	{r7, lr}
 801d83e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801d840:	4803      	ldr	r0, [pc, #12]	@ (801d850 <sys_init+0x14>)
 801d842:	f7ed fb5a 	bl	800aefa <osMutexCreate>
 801d846:	4603      	mov	r3, r0
 801d848:	4a02      	ldr	r2, [pc, #8]	@ (801d854 <sys_init+0x18>)
 801d84a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801d84c:	bf00      	nop
 801d84e:	bd80      	pop	{r7, pc}
 801d850:	0802641c 	.word	0x0802641c
 801d854:	200689e0 	.word	0x200689e0

0801d858 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d858:	b580      	push	{r7, lr}
 801d85a:	b084      	sub	sp, #16
 801d85c:	af00      	add	r7, sp, #0
 801d85e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801d860:	2300      	movs	r3, #0
 801d862:	60bb      	str	r3, [r7, #8]
 801d864:	2300      	movs	r3, #0
 801d866:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801d868:	f107 0308 	add.w	r3, r7, #8
 801d86c:	4618      	mov	r0, r3
 801d86e:	f7ed fb44 	bl	800aefa <osMutexCreate>
 801d872:	4602      	mov	r2, r0
 801d874:	687b      	ldr	r3, [r7, #4]
 801d876:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801d878:	687b      	ldr	r3, [r7, #4]
 801d87a:	681b      	ldr	r3, [r3, #0]
 801d87c:	2b00      	cmp	r3, #0
 801d87e:	d102      	bne.n	801d886 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d880:	f04f 33ff 	mov.w	r3, #4294967295
 801d884:	e000      	b.n	801d888 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d886:	2300      	movs	r3, #0
}
 801d888:	4618      	mov	r0, r3
 801d88a:	3710      	adds	r7, #16
 801d88c:	46bd      	mov	sp, r7
 801d88e:	bd80      	pop	{r7, pc}

0801d890 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d890:	b580      	push	{r7, lr}
 801d892:	b082      	sub	sp, #8
 801d894:	af00      	add	r7, sp, #0
 801d896:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801d898:	687b      	ldr	r3, [r7, #4]
 801d89a:	681b      	ldr	r3, [r3, #0]
 801d89c:	f04f 31ff 	mov.w	r1, #4294967295
 801d8a0:	4618      	mov	r0, r3
 801d8a2:	f7ed fb43 	bl	800af2c <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801d8a6:	bf00      	nop
 801d8a8:	3708      	adds	r7, #8
 801d8aa:	46bd      	mov	sp, r7
 801d8ac:	bd80      	pop	{r7, pc}

0801d8ae <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d8ae:	b580      	push	{r7, lr}
 801d8b0:	b082      	sub	sp, #8
 801d8b2:	af00      	add	r7, sp, #0
 801d8b4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d8b6:	687b      	ldr	r3, [r7, #4]
 801d8b8:	681b      	ldr	r3, [r3, #0]
 801d8ba:	4618      	mov	r0, r3
 801d8bc:	f7ed fb84 	bl	800afc8 <osMutexRelease>
}
 801d8c0:	bf00      	nop
 801d8c2:	3708      	adds	r7, #8
 801d8c4:	46bd      	mov	sp, r7
 801d8c6:	bd80      	pop	{r7, pc}

0801d8c8 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d8c8:	b580      	push	{r7, lr}
 801d8ca:	b08c      	sub	sp, #48	@ 0x30
 801d8cc:	af00      	add	r7, sp, #0
 801d8ce:	60f8      	str	r0, [r7, #12]
 801d8d0:	60b9      	str	r1, [r7, #8]
 801d8d2:	607a      	str	r2, [r7, #4]
 801d8d4:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801d8d6:	f107 0314 	add.w	r3, r7, #20
 801d8da:	2200      	movs	r2, #0
 801d8dc:	601a      	str	r2, [r3, #0]
 801d8de:	605a      	str	r2, [r3, #4]
 801d8e0:	609a      	str	r2, [r3, #8]
 801d8e2:	60da      	str	r2, [r3, #12]
 801d8e4:	611a      	str	r2, [r3, #16]
 801d8e6:	615a      	str	r2, [r3, #20]
 801d8e8:	619a      	str	r2, [r3, #24]
 801d8ea:	68fb      	ldr	r3, [r7, #12]
 801d8ec:	617b      	str	r3, [r7, #20]
 801d8ee:	68bb      	ldr	r3, [r7, #8]
 801d8f0:	61bb      	str	r3, [r7, #24]
 801d8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d8f4:	b21b      	sxth	r3, r3
 801d8f6:	83bb      	strh	r3, [r7, #28]
 801d8f8:	683b      	ldr	r3, [r7, #0]
 801d8fa:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801d8fc:	f107 0314 	add.w	r3, r7, #20
 801d900:	6879      	ldr	r1, [r7, #4]
 801d902:	4618      	mov	r0, r3
 801d904:	f7ed fa8d 	bl	800ae22 <osThreadCreate>
 801d908:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801d90a:	4618      	mov	r0, r3
 801d90c:	3730      	adds	r7, #48	@ 0x30
 801d90e:	46bd      	mov	sp, r7
 801d910:	bd80      	pop	{r7, pc}
	...

0801d914 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d914:	b580      	push	{r7, lr}
 801d916:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801d918:	4b04      	ldr	r3, [pc, #16]	@ (801d92c <sys_arch_protect+0x18>)
 801d91a:	681b      	ldr	r3, [r3, #0]
 801d91c:	f04f 31ff 	mov.w	r1, #4294967295
 801d920:	4618      	mov	r0, r3
 801d922:	f7ed fb03 	bl	800af2c <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801d926:	2301      	movs	r3, #1
}
 801d928:	4618      	mov	r0, r3
 801d92a:	bd80      	pop	{r7, pc}
 801d92c:	200689e0 	.word	0x200689e0

0801d930 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d930:	b580      	push	{r7, lr}
 801d932:	b082      	sub	sp, #8
 801d934:	af00      	add	r7, sp, #0
 801d936:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d938:	4b04      	ldr	r3, [pc, #16]	@ (801d94c <sys_arch_unprotect+0x1c>)
 801d93a:	681b      	ldr	r3, [r3, #0]
 801d93c:	4618      	mov	r0, r3
 801d93e:	f7ed fb43 	bl	800afc8 <osMutexRelease>
}
 801d942:	bf00      	nop
 801d944:	3708      	adds	r7, #8
 801d946:	46bd      	mov	sp, r7
 801d948:	bd80      	pop	{r7, pc}
 801d94a:	bf00      	nop
 801d94c:	200689e0 	.word	0x200689e0

0801d950 <rand>:
 801d950:	4b16      	ldr	r3, [pc, #88]	@ (801d9ac <rand+0x5c>)
 801d952:	b510      	push	{r4, lr}
 801d954:	681c      	ldr	r4, [r3, #0]
 801d956:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801d958:	b9b3      	cbnz	r3, 801d988 <rand+0x38>
 801d95a:	2018      	movs	r0, #24
 801d95c:	f002 f9f4 	bl	801fd48 <malloc>
 801d960:	4602      	mov	r2, r0
 801d962:	6320      	str	r0, [r4, #48]	@ 0x30
 801d964:	b920      	cbnz	r0, 801d970 <rand+0x20>
 801d966:	4b12      	ldr	r3, [pc, #72]	@ (801d9b0 <rand+0x60>)
 801d968:	4812      	ldr	r0, [pc, #72]	@ (801d9b4 <rand+0x64>)
 801d96a:	2152      	movs	r1, #82	@ 0x52
 801d96c:	f001 fb9e 	bl	801f0ac <__assert_func>
 801d970:	4911      	ldr	r1, [pc, #68]	@ (801d9b8 <rand+0x68>)
 801d972:	4b12      	ldr	r3, [pc, #72]	@ (801d9bc <rand+0x6c>)
 801d974:	e9c0 1300 	strd	r1, r3, [r0]
 801d978:	4b11      	ldr	r3, [pc, #68]	@ (801d9c0 <rand+0x70>)
 801d97a:	6083      	str	r3, [r0, #8]
 801d97c:	230b      	movs	r3, #11
 801d97e:	8183      	strh	r3, [r0, #12]
 801d980:	2100      	movs	r1, #0
 801d982:	2001      	movs	r0, #1
 801d984:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801d988:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d98a:	480e      	ldr	r0, [pc, #56]	@ (801d9c4 <rand+0x74>)
 801d98c:	690b      	ldr	r3, [r1, #16]
 801d98e:	694c      	ldr	r4, [r1, #20]
 801d990:	4a0d      	ldr	r2, [pc, #52]	@ (801d9c8 <rand+0x78>)
 801d992:	4358      	muls	r0, r3
 801d994:	fb02 0004 	mla	r0, r2, r4, r0
 801d998:	fba3 3202 	umull	r3, r2, r3, r2
 801d99c:	3301      	adds	r3, #1
 801d99e:	eb40 0002 	adc.w	r0, r0, r2
 801d9a2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801d9a6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801d9aa:	bd10      	pop	{r4, pc}
 801d9ac:	2000004c 	.word	0x2000004c
 801d9b0:	08026424 	.word	0x08026424
 801d9b4:	0802643b 	.word	0x0802643b
 801d9b8:	abcd330e 	.word	0xabcd330e
 801d9bc:	e66d1234 	.word	0xe66d1234
 801d9c0:	0005deec 	.word	0x0005deec
 801d9c4:	5851f42d 	.word	0x5851f42d
 801d9c8:	4c957f2d 	.word	0x4c957f2d

0801d9cc <_strtol_l.isra.0>:
 801d9cc:	2b24      	cmp	r3, #36	@ 0x24
 801d9ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d9d2:	4686      	mov	lr, r0
 801d9d4:	4690      	mov	r8, r2
 801d9d6:	d801      	bhi.n	801d9dc <_strtol_l.isra.0+0x10>
 801d9d8:	2b01      	cmp	r3, #1
 801d9da:	d106      	bne.n	801d9ea <_strtol_l.isra.0+0x1e>
 801d9dc:	f001 fb24 	bl	801f028 <__errno>
 801d9e0:	2316      	movs	r3, #22
 801d9e2:	6003      	str	r3, [r0, #0]
 801d9e4:	2000      	movs	r0, #0
 801d9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d9ea:	4834      	ldr	r0, [pc, #208]	@ (801dabc <_strtol_l.isra.0+0xf0>)
 801d9ec:	460d      	mov	r5, r1
 801d9ee:	462a      	mov	r2, r5
 801d9f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801d9f4:	5d06      	ldrb	r6, [r0, r4]
 801d9f6:	f016 0608 	ands.w	r6, r6, #8
 801d9fa:	d1f8      	bne.n	801d9ee <_strtol_l.isra.0+0x22>
 801d9fc:	2c2d      	cmp	r4, #45	@ 0x2d
 801d9fe:	d110      	bne.n	801da22 <_strtol_l.isra.0+0x56>
 801da00:	782c      	ldrb	r4, [r5, #0]
 801da02:	2601      	movs	r6, #1
 801da04:	1c95      	adds	r5, r2, #2
 801da06:	f033 0210 	bics.w	r2, r3, #16
 801da0a:	d115      	bne.n	801da38 <_strtol_l.isra.0+0x6c>
 801da0c:	2c30      	cmp	r4, #48	@ 0x30
 801da0e:	d10d      	bne.n	801da2c <_strtol_l.isra.0+0x60>
 801da10:	782a      	ldrb	r2, [r5, #0]
 801da12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801da16:	2a58      	cmp	r2, #88	@ 0x58
 801da18:	d108      	bne.n	801da2c <_strtol_l.isra.0+0x60>
 801da1a:	786c      	ldrb	r4, [r5, #1]
 801da1c:	3502      	adds	r5, #2
 801da1e:	2310      	movs	r3, #16
 801da20:	e00a      	b.n	801da38 <_strtol_l.isra.0+0x6c>
 801da22:	2c2b      	cmp	r4, #43	@ 0x2b
 801da24:	bf04      	itt	eq
 801da26:	782c      	ldrbeq	r4, [r5, #0]
 801da28:	1c95      	addeq	r5, r2, #2
 801da2a:	e7ec      	b.n	801da06 <_strtol_l.isra.0+0x3a>
 801da2c:	2b00      	cmp	r3, #0
 801da2e:	d1f6      	bne.n	801da1e <_strtol_l.isra.0+0x52>
 801da30:	2c30      	cmp	r4, #48	@ 0x30
 801da32:	bf14      	ite	ne
 801da34:	230a      	movne	r3, #10
 801da36:	2308      	moveq	r3, #8
 801da38:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801da3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 801da40:	2200      	movs	r2, #0
 801da42:	fbbc f9f3 	udiv	r9, ip, r3
 801da46:	4610      	mov	r0, r2
 801da48:	fb03 ca19 	mls	sl, r3, r9, ip
 801da4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801da50:	2f09      	cmp	r7, #9
 801da52:	d80f      	bhi.n	801da74 <_strtol_l.isra.0+0xa8>
 801da54:	463c      	mov	r4, r7
 801da56:	42a3      	cmp	r3, r4
 801da58:	dd1b      	ble.n	801da92 <_strtol_l.isra.0+0xc6>
 801da5a:	1c57      	adds	r7, r2, #1
 801da5c:	d007      	beq.n	801da6e <_strtol_l.isra.0+0xa2>
 801da5e:	4581      	cmp	r9, r0
 801da60:	d314      	bcc.n	801da8c <_strtol_l.isra.0+0xc0>
 801da62:	d101      	bne.n	801da68 <_strtol_l.isra.0+0x9c>
 801da64:	45a2      	cmp	sl, r4
 801da66:	db11      	blt.n	801da8c <_strtol_l.isra.0+0xc0>
 801da68:	fb00 4003 	mla	r0, r0, r3, r4
 801da6c:	2201      	movs	r2, #1
 801da6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801da72:	e7eb      	b.n	801da4c <_strtol_l.isra.0+0x80>
 801da74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801da78:	2f19      	cmp	r7, #25
 801da7a:	d801      	bhi.n	801da80 <_strtol_l.isra.0+0xb4>
 801da7c:	3c37      	subs	r4, #55	@ 0x37
 801da7e:	e7ea      	b.n	801da56 <_strtol_l.isra.0+0x8a>
 801da80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801da84:	2f19      	cmp	r7, #25
 801da86:	d804      	bhi.n	801da92 <_strtol_l.isra.0+0xc6>
 801da88:	3c57      	subs	r4, #87	@ 0x57
 801da8a:	e7e4      	b.n	801da56 <_strtol_l.isra.0+0x8a>
 801da8c:	f04f 32ff 	mov.w	r2, #4294967295
 801da90:	e7ed      	b.n	801da6e <_strtol_l.isra.0+0xa2>
 801da92:	1c53      	adds	r3, r2, #1
 801da94:	d108      	bne.n	801daa8 <_strtol_l.isra.0+0xdc>
 801da96:	2322      	movs	r3, #34	@ 0x22
 801da98:	f8ce 3000 	str.w	r3, [lr]
 801da9c:	4660      	mov	r0, ip
 801da9e:	f1b8 0f00 	cmp.w	r8, #0
 801daa2:	d0a0      	beq.n	801d9e6 <_strtol_l.isra.0+0x1a>
 801daa4:	1e69      	subs	r1, r5, #1
 801daa6:	e006      	b.n	801dab6 <_strtol_l.isra.0+0xea>
 801daa8:	b106      	cbz	r6, 801daac <_strtol_l.isra.0+0xe0>
 801daaa:	4240      	negs	r0, r0
 801daac:	f1b8 0f00 	cmp.w	r8, #0
 801dab0:	d099      	beq.n	801d9e6 <_strtol_l.isra.0+0x1a>
 801dab2:	2a00      	cmp	r2, #0
 801dab4:	d1f6      	bne.n	801daa4 <_strtol_l.isra.0+0xd8>
 801dab6:	f8c8 1000 	str.w	r1, [r8]
 801daba:	e794      	b.n	801d9e6 <_strtol_l.isra.0+0x1a>
 801dabc:	080266ab 	.word	0x080266ab

0801dac0 <_strtol_r>:
 801dac0:	f7ff bf84 	b.w	801d9cc <_strtol_l.isra.0>

0801dac4 <__cvt>:
 801dac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dac6:	ed2d 8b02 	vpush	{d8}
 801daca:	eeb0 8b40 	vmov.f64	d8, d0
 801dace:	b085      	sub	sp, #20
 801dad0:	4617      	mov	r7, r2
 801dad2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801dad4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801dad6:	ee18 2a90 	vmov	r2, s17
 801dada:	f025 0520 	bic.w	r5, r5, #32
 801dade:	2a00      	cmp	r2, #0
 801dae0:	bfb6      	itet	lt
 801dae2:	222d      	movlt	r2, #45	@ 0x2d
 801dae4:	2200      	movge	r2, #0
 801dae6:	eeb1 8b40 	vneglt.f64	d8, d0
 801daea:	2d46      	cmp	r5, #70	@ 0x46
 801daec:	460c      	mov	r4, r1
 801daee:	701a      	strb	r2, [r3, #0]
 801daf0:	d004      	beq.n	801dafc <__cvt+0x38>
 801daf2:	2d45      	cmp	r5, #69	@ 0x45
 801daf4:	d100      	bne.n	801daf8 <__cvt+0x34>
 801daf6:	3401      	adds	r4, #1
 801daf8:	2102      	movs	r1, #2
 801dafa:	e000      	b.n	801dafe <__cvt+0x3a>
 801dafc:	2103      	movs	r1, #3
 801dafe:	ab03      	add	r3, sp, #12
 801db00:	9301      	str	r3, [sp, #4]
 801db02:	ab02      	add	r3, sp, #8
 801db04:	9300      	str	r3, [sp, #0]
 801db06:	4622      	mov	r2, r4
 801db08:	4633      	mov	r3, r6
 801db0a:	eeb0 0b48 	vmov.f64	d0, d8
 801db0e:	f001 fb73 	bl	801f1f8 <_dtoa_r>
 801db12:	2d47      	cmp	r5, #71	@ 0x47
 801db14:	d114      	bne.n	801db40 <__cvt+0x7c>
 801db16:	07fb      	lsls	r3, r7, #31
 801db18:	d50a      	bpl.n	801db30 <__cvt+0x6c>
 801db1a:	1902      	adds	r2, r0, r4
 801db1c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801db20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db24:	bf08      	it	eq
 801db26:	9203      	streq	r2, [sp, #12]
 801db28:	2130      	movs	r1, #48	@ 0x30
 801db2a:	9b03      	ldr	r3, [sp, #12]
 801db2c:	4293      	cmp	r3, r2
 801db2e:	d319      	bcc.n	801db64 <__cvt+0xa0>
 801db30:	9b03      	ldr	r3, [sp, #12]
 801db32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801db34:	1a1b      	subs	r3, r3, r0
 801db36:	6013      	str	r3, [r2, #0]
 801db38:	b005      	add	sp, #20
 801db3a:	ecbd 8b02 	vpop	{d8}
 801db3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801db40:	2d46      	cmp	r5, #70	@ 0x46
 801db42:	eb00 0204 	add.w	r2, r0, r4
 801db46:	d1e9      	bne.n	801db1c <__cvt+0x58>
 801db48:	7803      	ldrb	r3, [r0, #0]
 801db4a:	2b30      	cmp	r3, #48	@ 0x30
 801db4c:	d107      	bne.n	801db5e <__cvt+0x9a>
 801db4e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801db52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db56:	bf1c      	itt	ne
 801db58:	f1c4 0401 	rsbne	r4, r4, #1
 801db5c:	6034      	strne	r4, [r6, #0]
 801db5e:	6833      	ldr	r3, [r6, #0]
 801db60:	441a      	add	r2, r3
 801db62:	e7db      	b.n	801db1c <__cvt+0x58>
 801db64:	1c5c      	adds	r4, r3, #1
 801db66:	9403      	str	r4, [sp, #12]
 801db68:	7019      	strb	r1, [r3, #0]
 801db6a:	e7de      	b.n	801db2a <__cvt+0x66>

0801db6c <__exponent>:
 801db6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801db6e:	2900      	cmp	r1, #0
 801db70:	bfba      	itte	lt
 801db72:	4249      	neglt	r1, r1
 801db74:	232d      	movlt	r3, #45	@ 0x2d
 801db76:	232b      	movge	r3, #43	@ 0x2b
 801db78:	2909      	cmp	r1, #9
 801db7a:	7002      	strb	r2, [r0, #0]
 801db7c:	7043      	strb	r3, [r0, #1]
 801db7e:	dd29      	ble.n	801dbd4 <__exponent+0x68>
 801db80:	f10d 0307 	add.w	r3, sp, #7
 801db84:	461d      	mov	r5, r3
 801db86:	270a      	movs	r7, #10
 801db88:	461a      	mov	r2, r3
 801db8a:	fbb1 f6f7 	udiv	r6, r1, r7
 801db8e:	fb07 1416 	mls	r4, r7, r6, r1
 801db92:	3430      	adds	r4, #48	@ 0x30
 801db94:	f802 4c01 	strb.w	r4, [r2, #-1]
 801db98:	460c      	mov	r4, r1
 801db9a:	2c63      	cmp	r4, #99	@ 0x63
 801db9c:	f103 33ff 	add.w	r3, r3, #4294967295
 801dba0:	4631      	mov	r1, r6
 801dba2:	dcf1      	bgt.n	801db88 <__exponent+0x1c>
 801dba4:	3130      	adds	r1, #48	@ 0x30
 801dba6:	1e94      	subs	r4, r2, #2
 801dba8:	f803 1c01 	strb.w	r1, [r3, #-1]
 801dbac:	1c41      	adds	r1, r0, #1
 801dbae:	4623      	mov	r3, r4
 801dbb0:	42ab      	cmp	r3, r5
 801dbb2:	d30a      	bcc.n	801dbca <__exponent+0x5e>
 801dbb4:	f10d 0309 	add.w	r3, sp, #9
 801dbb8:	1a9b      	subs	r3, r3, r2
 801dbba:	42ac      	cmp	r4, r5
 801dbbc:	bf88      	it	hi
 801dbbe:	2300      	movhi	r3, #0
 801dbc0:	3302      	adds	r3, #2
 801dbc2:	4403      	add	r3, r0
 801dbc4:	1a18      	subs	r0, r3, r0
 801dbc6:	b003      	add	sp, #12
 801dbc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dbca:	f813 6b01 	ldrb.w	r6, [r3], #1
 801dbce:	f801 6f01 	strb.w	r6, [r1, #1]!
 801dbd2:	e7ed      	b.n	801dbb0 <__exponent+0x44>
 801dbd4:	2330      	movs	r3, #48	@ 0x30
 801dbd6:	3130      	adds	r1, #48	@ 0x30
 801dbd8:	7083      	strb	r3, [r0, #2]
 801dbda:	70c1      	strb	r1, [r0, #3]
 801dbdc:	1d03      	adds	r3, r0, #4
 801dbde:	e7f1      	b.n	801dbc4 <__exponent+0x58>

0801dbe0 <_printf_float>:
 801dbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbe4:	b08d      	sub	sp, #52	@ 0x34
 801dbe6:	460c      	mov	r4, r1
 801dbe8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801dbec:	4616      	mov	r6, r2
 801dbee:	461f      	mov	r7, r3
 801dbf0:	4605      	mov	r5, r0
 801dbf2:	f001 f971 	bl	801eed8 <_localeconv_r>
 801dbf6:	f8d0 b000 	ldr.w	fp, [r0]
 801dbfa:	4658      	mov	r0, fp
 801dbfc:	f7e2 fb80 	bl	8000300 <strlen>
 801dc00:	2300      	movs	r3, #0
 801dc02:	930a      	str	r3, [sp, #40]	@ 0x28
 801dc04:	f8d8 3000 	ldr.w	r3, [r8]
 801dc08:	f894 9018 	ldrb.w	r9, [r4, #24]
 801dc0c:	6822      	ldr	r2, [r4, #0]
 801dc0e:	9005      	str	r0, [sp, #20]
 801dc10:	3307      	adds	r3, #7
 801dc12:	f023 0307 	bic.w	r3, r3, #7
 801dc16:	f103 0108 	add.w	r1, r3, #8
 801dc1a:	f8c8 1000 	str.w	r1, [r8]
 801dc1e:	ed93 0b00 	vldr	d0, [r3]
 801dc22:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801de80 <_printf_float+0x2a0>
 801dc26:	eeb0 7bc0 	vabs.f64	d7, d0
 801dc2a:	eeb4 7b46 	vcmp.f64	d7, d6
 801dc2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc32:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801dc36:	dd24      	ble.n	801dc82 <_printf_float+0xa2>
 801dc38:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801dc3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc40:	d502      	bpl.n	801dc48 <_printf_float+0x68>
 801dc42:	232d      	movs	r3, #45	@ 0x2d
 801dc44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801dc48:	498f      	ldr	r1, [pc, #572]	@ (801de88 <_printf_float+0x2a8>)
 801dc4a:	4b90      	ldr	r3, [pc, #576]	@ (801de8c <_printf_float+0x2ac>)
 801dc4c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801dc50:	bf8c      	ite	hi
 801dc52:	4688      	movhi	r8, r1
 801dc54:	4698      	movls	r8, r3
 801dc56:	f022 0204 	bic.w	r2, r2, #4
 801dc5a:	2303      	movs	r3, #3
 801dc5c:	6123      	str	r3, [r4, #16]
 801dc5e:	6022      	str	r2, [r4, #0]
 801dc60:	f04f 0a00 	mov.w	sl, #0
 801dc64:	9700      	str	r7, [sp, #0]
 801dc66:	4633      	mov	r3, r6
 801dc68:	aa0b      	add	r2, sp, #44	@ 0x2c
 801dc6a:	4621      	mov	r1, r4
 801dc6c:	4628      	mov	r0, r5
 801dc6e:	f000 f9d1 	bl	801e014 <_printf_common>
 801dc72:	3001      	adds	r0, #1
 801dc74:	f040 8089 	bne.w	801dd8a <_printf_float+0x1aa>
 801dc78:	f04f 30ff 	mov.w	r0, #4294967295
 801dc7c:	b00d      	add	sp, #52	@ 0x34
 801dc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc82:	eeb4 0b40 	vcmp.f64	d0, d0
 801dc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc8a:	d709      	bvc.n	801dca0 <_printf_float+0xc0>
 801dc8c:	ee10 3a90 	vmov	r3, s1
 801dc90:	2b00      	cmp	r3, #0
 801dc92:	bfbc      	itt	lt
 801dc94:	232d      	movlt	r3, #45	@ 0x2d
 801dc96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801dc9a:	497d      	ldr	r1, [pc, #500]	@ (801de90 <_printf_float+0x2b0>)
 801dc9c:	4b7d      	ldr	r3, [pc, #500]	@ (801de94 <_printf_float+0x2b4>)
 801dc9e:	e7d5      	b.n	801dc4c <_printf_float+0x6c>
 801dca0:	6863      	ldr	r3, [r4, #4]
 801dca2:	1c59      	adds	r1, r3, #1
 801dca4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801dca8:	d139      	bne.n	801dd1e <_printf_float+0x13e>
 801dcaa:	2306      	movs	r3, #6
 801dcac:	6063      	str	r3, [r4, #4]
 801dcae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801dcb2:	2300      	movs	r3, #0
 801dcb4:	6022      	str	r2, [r4, #0]
 801dcb6:	9303      	str	r3, [sp, #12]
 801dcb8:	ab0a      	add	r3, sp, #40	@ 0x28
 801dcba:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801dcbe:	ab09      	add	r3, sp, #36	@ 0x24
 801dcc0:	9300      	str	r3, [sp, #0]
 801dcc2:	6861      	ldr	r1, [r4, #4]
 801dcc4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801dcc8:	4628      	mov	r0, r5
 801dcca:	f7ff fefb 	bl	801dac4 <__cvt>
 801dcce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801dcd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801dcd4:	4680      	mov	r8, r0
 801dcd6:	d129      	bne.n	801dd2c <_printf_float+0x14c>
 801dcd8:	1cc8      	adds	r0, r1, #3
 801dcda:	db02      	blt.n	801dce2 <_printf_float+0x102>
 801dcdc:	6863      	ldr	r3, [r4, #4]
 801dcde:	4299      	cmp	r1, r3
 801dce0:	dd41      	ble.n	801dd66 <_printf_float+0x186>
 801dce2:	f1a9 0902 	sub.w	r9, r9, #2
 801dce6:	fa5f f989 	uxtb.w	r9, r9
 801dcea:	3901      	subs	r1, #1
 801dcec:	464a      	mov	r2, r9
 801dcee:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801dcf2:	9109      	str	r1, [sp, #36]	@ 0x24
 801dcf4:	f7ff ff3a 	bl	801db6c <__exponent>
 801dcf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801dcfa:	1813      	adds	r3, r2, r0
 801dcfc:	2a01      	cmp	r2, #1
 801dcfe:	4682      	mov	sl, r0
 801dd00:	6123      	str	r3, [r4, #16]
 801dd02:	dc02      	bgt.n	801dd0a <_printf_float+0x12a>
 801dd04:	6822      	ldr	r2, [r4, #0]
 801dd06:	07d2      	lsls	r2, r2, #31
 801dd08:	d501      	bpl.n	801dd0e <_printf_float+0x12e>
 801dd0a:	3301      	adds	r3, #1
 801dd0c:	6123      	str	r3, [r4, #16]
 801dd0e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801dd12:	2b00      	cmp	r3, #0
 801dd14:	d0a6      	beq.n	801dc64 <_printf_float+0x84>
 801dd16:	232d      	movs	r3, #45	@ 0x2d
 801dd18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801dd1c:	e7a2      	b.n	801dc64 <_printf_float+0x84>
 801dd1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801dd22:	d1c4      	bne.n	801dcae <_printf_float+0xce>
 801dd24:	2b00      	cmp	r3, #0
 801dd26:	d1c2      	bne.n	801dcae <_printf_float+0xce>
 801dd28:	2301      	movs	r3, #1
 801dd2a:	e7bf      	b.n	801dcac <_printf_float+0xcc>
 801dd2c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801dd30:	d9db      	bls.n	801dcea <_printf_float+0x10a>
 801dd32:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801dd36:	d118      	bne.n	801dd6a <_printf_float+0x18a>
 801dd38:	2900      	cmp	r1, #0
 801dd3a:	6863      	ldr	r3, [r4, #4]
 801dd3c:	dd0b      	ble.n	801dd56 <_printf_float+0x176>
 801dd3e:	6121      	str	r1, [r4, #16]
 801dd40:	b913      	cbnz	r3, 801dd48 <_printf_float+0x168>
 801dd42:	6822      	ldr	r2, [r4, #0]
 801dd44:	07d0      	lsls	r0, r2, #31
 801dd46:	d502      	bpl.n	801dd4e <_printf_float+0x16e>
 801dd48:	3301      	adds	r3, #1
 801dd4a:	440b      	add	r3, r1
 801dd4c:	6123      	str	r3, [r4, #16]
 801dd4e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801dd50:	f04f 0a00 	mov.w	sl, #0
 801dd54:	e7db      	b.n	801dd0e <_printf_float+0x12e>
 801dd56:	b913      	cbnz	r3, 801dd5e <_printf_float+0x17e>
 801dd58:	6822      	ldr	r2, [r4, #0]
 801dd5a:	07d2      	lsls	r2, r2, #31
 801dd5c:	d501      	bpl.n	801dd62 <_printf_float+0x182>
 801dd5e:	3302      	adds	r3, #2
 801dd60:	e7f4      	b.n	801dd4c <_printf_float+0x16c>
 801dd62:	2301      	movs	r3, #1
 801dd64:	e7f2      	b.n	801dd4c <_printf_float+0x16c>
 801dd66:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801dd6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dd6c:	4299      	cmp	r1, r3
 801dd6e:	db05      	blt.n	801dd7c <_printf_float+0x19c>
 801dd70:	6823      	ldr	r3, [r4, #0]
 801dd72:	6121      	str	r1, [r4, #16]
 801dd74:	07d8      	lsls	r0, r3, #31
 801dd76:	d5ea      	bpl.n	801dd4e <_printf_float+0x16e>
 801dd78:	1c4b      	adds	r3, r1, #1
 801dd7a:	e7e7      	b.n	801dd4c <_printf_float+0x16c>
 801dd7c:	2900      	cmp	r1, #0
 801dd7e:	bfd4      	ite	le
 801dd80:	f1c1 0202 	rsble	r2, r1, #2
 801dd84:	2201      	movgt	r2, #1
 801dd86:	4413      	add	r3, r2
 801dd88:	e7e0      	b.n	801dd4c <_printf_float+0x16c>
 801dd8a:	6823      	ldr	r3, [r4, #0]
 801dd8c:	055a      	lsls	r2, r3, #21
 801dd8e:	d407      	bmi.n	801dda0 <_printf_float+0x1c0>
 801dd90:	6923      	ldr	r3, [r4, #16]
 801dd92:	4642      	mov	r2, r8
 801dd94:	4631      	mov	r1, r6
 801dd96:	4628      	mov	r0, r5
 801dd98:	47b8      	blx	r7
 801dd9a:	3001      	adds	r0, #1
 801dd9c:	d12a      	bne.n	801ddf4 <_printf_float+0x214>
 801dd9e:	e76b      	b.n	801dc78 <_printf_float+0x98>
 801dda0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801dda4:	f240 80e0 	bls.w	801df68 <_printf_float+0x388>
 801dda8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801ddac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ddb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ddb4:	d133      	bne.n	801de1e <_printf_float+0x23e>
 801ddb6:	4a38      	ldr	r2, [pc, #224]	@ (801de98 <_printf_float+0x2b8>)
 801ddb8:	2301      	movs	r3, #1
 801ddba:	4631      	mov	r1, r6
 801ddbc:	4628      	mov	r0, r5
 801ddbe:	47b8      	blx	r7
 801ddc0:	3001      	adds	r0, #1
 801ddc2:	f43f af59 	beq.w	801dc78 <_printf_float+0x98>
 801ddc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801ddca:	4543      	cmp	r3, r8
 801ddcc:	db02      	blt.n	801ddd4 <_printf_float+0x1f4>
 801ddce:	6823      	ldr	r3, [r4, #0]
 801ddd0:	07d8      	lsls	r0, r3, #31
 801ddd2:	d50f      	bpl.n	801ddf4 <_printf_float+0x214>
 801ddd4:	9b05      	ldr	r3, [sp, #20]
 801ddd6:	465a      	mov	r2, fp
 801ddd8:	4631      	mov	r1, r6
 801ddda:	4628      	mov	r0, r5
 801dddc:	47b8      	blx	r7
 801ddde:	3001      	adds	r0, #1
 801dde0:	f43f af4a 	beq.w	801dc78 <_printf_float+0x98>
 801dde4:	f04f 0900 	mov.w	r9, #0
 801dde8:	f108 38ff 	add.w	r8, r8, #4294967295
 801ddec:	f104 0a1a 	add.w	sl, r4, #26
 801ddf0:	45c8      	cmp	r8, r9
 801ddf2:	dc09      	bgt.n	801de08 <_printf_float+0x228>
 801ddf4:	6823      	ldr	r3, [r4, #0]
 801ddf6:	079b      	lsls	r3, r3, #30
 801ddf8:	f100 8107 	bmi.w	801e00a <_printf_float+0x42a>
 801ddfc:	68e0      	ldr	r0, [r4, #12]
 801ddfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801de00:	4298      	cmp	r0, r3
 801de02:	bfb8      	it	lt
 801de04:	4618      	movlt	r0, r3
 801de06:	e739      	b.n	801dc7c <_printf_float+0x9c>
 801de08:	2301      	movs	r3, #1
 801de0a:	4652      	mov	r2, sl
 801de0c:	4631      	mov	r1, r6
 801de0e:	4628      	mov	r0, r5
 801de10:	47b8      	blx	r7
 801de12:	3001      	adds	r0, #1
 801de14:	f43f af30 	beq.w	801dc78 <_printf_float+0x98>
 801de18:	f109 0901 	add.w	r9, r9, #1
 801de1c:	e7e8      	b.n	801ddf0 <_printf_float+0x210>
 801de1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801de20:	2b00      	cmp	r3, #0
 801de22:	dc3b      	bgt.n	801de9c <_printf_float+0x2bc>
 801de24:	4a1c      	ldr	r2, [pc, #112]	@ (801de98 <_printf_float+0x2b8>)
 801de26:	2301      	movs	r3, #1
 801de28:	4631      	mov	r1, r6
 801de2a:	4628      	mov	r0, r5
 801de2c:	47b8      	blx	r7
 801de2e:	3001      	adds	r0, #1
 801de30:	f43f af22 	beq.w	801dc78 <_printf_float+0x98>
 801de34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801de38:	ea59 0303 	orrs.w	r3, r9, r3
 801de3c:	d102      	bne.n	801de44 <_printf_float+0x264>
 801de3e:	6823      	ldr	r3, [r4, #0]
 801de40:	07d9      	lsls	r1, r3, #31
 801de42:	d5d7      	bpl.n	801ddf4 <_printf_float+0x214>
 801de44:	9b05      	ldr	r3, [sp, #20]
 801de46:	465a      	mov	r2, fp
 801de48:	4631      	mov	r1, r6
 801de4a:	4628      	mov	r0, r5
 801de4c:	47b8      	blx	r7
 801de4e:	3001      	adds	r0, #1
 801de50:	f43f af12 	beq.w	801dc78 <_printf_float+0x98>
 801de54:	f04f 0a00 	mov.w	sl, #0
 801de58:	f104 0b1a 	add.w	fp, r4, #26
 801de5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801de5e:	425b      	negs	r3, r3
 801de60:	4553      	cmp	r3, sl
 801de62:	dc01      	bgt.n	801de68 <_printf_float+0x288>
 801de64:	464b      	mov	r3, r9
 801de66:	e794      	b.n	801dd92 <_printf_float+0x1b2>
 801de68:	2301      	movs	r3, #1
 801de6a:	465a      	mov	r2, fp
 801de6c:	4631      	mov	r1, r6
 801de6e:	4628      	mov	r0, r5
 801de70:	47b8      	blx	r7
 801de72:	3001      	adds	r0, #1
 801de74:	f43f af00 	beq.w	801dc78 <_printf_float+0x98>
 801de78:	f10a 0a01 	add.w	sl, sl, #1
 801de7c:	e7ee      	b.n	801de5c <_printf_float+0x27c>
 801de7e:	bf00      	nop
 801de80:	ffffffff 	.word	0xffffffff
 801de84:	7fefffff 	.word	0x7fefffff
 801de88:	08026497 	.word	0x08026497
 801de8c:	08026493 	.word	0x08026493
 801de90:	0802649f 	.word	0x0802649f
 801de94:	0802649b 	.word	0x0802649b
 801de98:	080264a3 	.word	0x080264a3
 801de9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801de9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801dea2:	4553      	cmp	r3, sl
 801dea4:	bfa8      	it	ge
 801dea6:	4653      	movge	r3, sl
 801dea8:	2b00      	cmp	r3, #0
 801deaa:	4699      	mov	r9, r3
 801deac:	dc37      	bgt.n	801df1e <_printf_float+0x33e>
 801deae:	2300      	movs	r3, #0
 801deb0:	9307      	str	r3, [sp, #28]
 801deb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801deb6:	f104 021a 	add.w	r2, r4, #26
 801deba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801debc:	9907      	ldr	r1, [sp, #28]
 801debe:	9306      	str	r3, [sp, #24]
 801dec0:	eba3 0309 	sub.w	r3, r3, r9
 801dec4:	428b      	cmp	r3, r1
 801dec6:	dc31      	bgt.n	801df2c <_printf_float+0x34c>
 801dec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801deca:	459a      	cmp	sl, r3
 801decc:	dc3b      	bgt.n	801df46 <_printf_float+0x366>
 801dece:	6823      	ldr	r3, [r4, #0]
 801ded0:	07da      	lsls	r2, r3, #31
 801ded2:	d438      	bmi.n	801df46 <_printf_float+0x366>
 801ded4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ded6:	ebaa 0903 	sub.w	r9, sl, r3
 801deda:	9b06      	ldr	r3, [sp, #24]
 801dedc:	ebaa 0303 	sub.w	r3, sl, r3
 801dee0:	4599      	cmp	r9, r3
 801dee2:	bfa8      	it	ge
 801dee4:	4699      	movge	r9, r3
 801dee6:	f1b9 0f00 	cmp.w	r9, #0
 801deea:	dc34      	bgt.n	801df56 <_printf_float+0x376>
 801deec:	f04f 0800 	mov.w	r8, #0
 801def0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801def4:	f104 0b1a 	add.w	fp, r4, #26
 801def8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801defa:	ebaa 0303 	sub.w	r3, sl, r3
 801defe:	eba3 0309 	sub.w	r3, r3, r9
 801df02:	4543      	cmp	r3, r8
 801df04:	f77f af76 	ble.w	801ddf4 <_printf_float+0x214>
 801df08:	2301      	movs	r3, #1
 801df0a:	465a      	mov	r2, fp
 801df0c:	4631      	mov	r1, r6
 801df0e:	4628      	mov	r0, r5
 801df10:	47b8      	blx	r7
 801df12:	3001      	adds	r0, #1
 801df14:	f43f aeb0 	beq.w	801dc78 <_printf_float+0x98>
 801df18:	f108 0801 	add.w	r8, r8, #1
 801df1c:	e7ec      	b.n	801def8 <_printf_float+0x318>
 801df1e:	4642      	mov	r2, r8
 801df20:	4631      	mov	r1, r6
 801df22:	4628      	mov	r0, r5
 801df24:	47b8      	blx	r7
 801df26:	3001      	adds	r0, #1
 801df28:	d1c1      	bne.n	801deae <_printf_float+0x2ce>
 801df2a:	e6a5      	b.n	801dc78 <_printf_float+0x98>
 801df2c:	2301      	movs	r3, #1
 801df2e:	4631      	mov	r1, r6
 801df30:	4628      	mov	r0, r5
 801df32:	9206      	str	r2, [sp, #24]
 801df34:	47b8      	blx	r7
 801df36:	3001      	adds	r0, #1
 801df38:	f43f ae9e 	beq.w	801dc78 <_printf_float+0x98>
 801df3c:	9b07      	ldr	r3, [sp, #28]
 801df3e:	9a06      	ldr	r2, [sp, #24]
 801df40:	3301      	adds	r3, #1
 801df42:	9307      	str	r3, [sp, #28]
 801df44:	e7b9      	b.n	801deba <_printf_float+0x2da>
 801df46:	9b05      	ldr	r3, [sp, #20]
 801df48:	465a      	mov	r2, fp
 801df4a:	4631      	mov	r1, r6
 801df4c:	4628      	mov	r0, r5
 801df4e:	47b8      	blx	r7
 801df50:	3001      	adds	r0, #1
 801df52:	d1bf      	bne.n	801ded4 <_printf_float+0x2f4>
 801df54:	e690      	b.n	801dc78 <_printf_float+0x98>
 801df56:	9a06      	ldr	r2, [sp, #24]
 801df58:	464b      	mov	r3, r9
 801df5a:	4442      	add	r2, r8
 801df5c:	4631      	mov	r1, r6
 801df5e:	4628      	mov	r0, r5
 801df60:	47b8      	blx	r7
 801df62:	3001      	adds	r0, #1
 801df64:	d1c2      	bne.n	801deec <_printf_float+0x30c>
 801df66:	e687      	b.n	801dc78 <_printf_float+0x98>
 801df68:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801df6c:	f1b9 0f01 	cmp.w	r9, #1
 801df70:	dc01      	bgt.n	801df76 <_printf_float+0x396>
 801df72:	07db      	lsls	r3, r3, #31
 801df74:	d536      	bpl.n	801dfe4 <_printf_float+0x404>
 801df76:	2301      	movs	r3, #1
 801df78:	4642      	mov	r2, r8
 801df7a:	4631      	mov	r1, r6
 801df7c:	4628      	mov	r0, r5
 801df7e:	47b8      	blx	r7
 801df80:	3001      	adds	r0, #1
 801df82:	f43f ae79 	beq.w	801dc78 <_printf_float+0x98>
 801df86:	9b05      	ldr	r3, [sp, #20]
 801df88:	465a      	mov	r2, fp
 801df8a:	4631      	mov	r1, r6
 801df8c:	4628      	mov	r0, r5
 801df8e:	47b8      	blx	r7
 801df90:	3001      	adds	r0, #1
 801df92:	f43f ae71 	beq.w	801dc78 <_printf_float+0x98>
 801df96:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801df9a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801df9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dfa2:	f109 39ff 	add.w	r9, r9, #4294967295
 801dfa6:	d018      	beq.n	801dfda <_printf_float+0x3fa>
 801dfa8:	464b      	mov	r3, r9
 801dfaa:	f108 0201 	add.w	r2, r8, #1
 801dfae:	4631      	mov	r1, r6
 801dfb0:	4628      	mov	r0, r5
 801dfb2:	47b8      	blx	r7
 801dfb4:	3001      	adds	r0, #1
 801dfb6:	d10c      	bne.n	801dfd2 <_printf_float+0x3f2>
 801dfb8:	e65e      	b.n	801dc78 <_printf_float+0x98>
 801dfba:	2301      	movs	r3, #1
 801dfbc:	465a      	mov	r2, fp
 801dfbe:	4631      	mov	r1, r6
 801dfc0:	4628      	mov	r0, r5
 801dfc2:	47b8      	blx	r7
 801dfc4:	3001      	adds	r0, #1
 801dfc6:	f43f ae57 	beq.w	801dc78 <_printf_float+0x98>
 801dfca:	f108 0801 	add.w	r8, r8, #1
 801dfce:	45c8      	cmp	r8, r9
 801dfd0:	dbf3      	blt.n	801dfba <_printf_float+0x3da>
 801dfd2:	4653      	mov	r3, sl
 801dfd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801dfd8:	e6dc      	b.n	801dd94 <_printf_float+0x1b4>
 801dfda:	f04f 0800 	mov.w	r8, #0
 801dfde:	f104 0b1a 	add.w	fp, r4, #26
 801dfe2:	e7f4      	b.n	801dfce <_printf_float+0x3ee>
 801dfe4:	2301      	movs	r3, #1
 801dfe6:	4642      	mov	r2, r8
 801dfe8:	e7e1      	b.n	801dfae <_printf_float+0x3ce>
 801dfea:	2301      	movs	r3, #1
 801dfec:	464a      	mov	r2, r9
 801dfee:	4631      	mov	r1, r6
 801dff0:	4628      	mov	r0, r5
 801dff2:	47b8      	blx	r7
 801dff4:	3001      	adds	r0, #1
 801dff6:	f43f ae3f 	beq.w	801dc78 <_printf_float+0x98>
 801dffa:	f108 0801 	add.w	r8, r8, #1
 801dffe:	68e3      	ldr	r3, [r4, #12]
 801e000:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e002:	1a5b      	subs	r3, r3, r1
 801e004:	4543      	cmp	r3, r8
 801e006:	dcf0      	bgt.n	801dfea <_printf_float+0x40a>
 801e008:	e6f8      	b.n	801ddfc <_printf_float+0x21c>
 801e00a:	f04f 0800 	mov.w	r8, #0
 801e00e:	f104 0919 	add.w	r9, r4, #25
 801e012:	e7f4      	b.n	801dffe <_printf_float+0x41e>

0801e014 <_printf_common>:
 801e014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e018:	4616      	mov	r6, r2
 801e01a:	4698      	mov	r8, r3
 801e01c:	688a      	ldr	r2, [r1, #8]
 801e01e:	690b      	ldr	r3, [r1, #16]
 801e020:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e024:	4293      	cmp	r3, r2
 801e026:	bfb8      	it	lt
 801e028:	4613      	movlt	r3, r2
 801e02a:	6033      	str	r3, [r6, #0]
 801e02c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e030:	4607      	mov	r7, r0
 801e032:	460c      	mov	r4, r1
 801e034:	b10a      	cbz	r2, 801e03a <_printf_common+0x26>
 801e036:	3301      	adds	r3, #1
 801e038:	6033      	str	r3, [r6, #0]
 801e03a:	6823      	ldr	r3, [r4, #0]
 801e03c:	0699      	lsls	r1, r3, #26
 801e03e:	bf42      	ittt	mi
 801e040:	6833      	ldrmi	r3, [r6, #0]
 801e042:	3302      	addmi	r3, #2
 801e044:	6033      	strmi	r3, [r6, #0]
 801e046:	6825      	ldr	r5, [r4, #0]
 801e048:	f015 0506 	ands.w	r5, r5, #6
 801e04c:	d106      	bne.n	801e05c <_printf_common+0x48>
 801e04e:	f104 0a19 	add.w	sl, r4, #25
 801e052:	68e3      	ldr	r3, [r4, #12]
 801e054:	6832      	ldr	r2, [r6, #0]
 801e056:	1a9b      	subs	r3, r3, r2
 801e058:	42ab      	cmp	r3, r5
 801e05a:	dc26      	bgt.n	801e0aa <_printf_common+0x96>
 801e05c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e060:	6822      	ldr	r2, [r4, #0]
 801e062:	3b00      	subs	r3, #0
 801e064:	bf18      	it	ne
 801e066:	2301      	movne	r3, #1
 801e068:	0692      	lsls	r2, r2, #26
 801e06a:	d42b      	bmi.n	801e0c4 <_printf_common+0xb0>
 801e06c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e070:	4641      	mov	r1, r8
 801e072:	4638      	mov	r0, r7
 801e074:	47c8      	blx	r9
 801e076:	3001      	adds	r0, #1
 801e078:	d01e      	beq.n	801e0b8 <_printf_common+0xa4>
 801e07a:	6823      	ldr	r3, [r4, #0]
 801e07c:	6922      	ldr	r2, [r4, #16]
 801e07e:	f003 0306 	and.w	r3, r3, #6
 801e082:	2b04      	cmp	r3, #4
 801e084:	bf02      	ittt	eq
 801e086:	68e5      	ldreq	r5, [r4, #12]
 801e088:	6833      	ldreq	r3, [r6, #0]
 801e08a:	1aed      	subeq	r5, r5, r3
 801e08c:	68a3      	ldr	r3, [r4, #8]
 801e08e:	bf0c      	ite	eq
 801e090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e094:	2500      	movne	r5, #0
 801e096:	4293      	cmp	r3, r2
 801e098:	bfc4      	itt	gt
 801e09a:	1a9b      	subgt	r3, r3, r2
 801e09c:	18ed      	addgt	r5, r5, r3
 801e09e:	2600      	movs	r6, #0
 801e0a0:	341a      	adds	r4, #26
 801e0a2:	42b5      	cmp	r5, r6
 801e0a4:	d11a      	bne.n	801e0dc <_printf_common+0xc8>
 801e0a6:	2000      	movs	r0, #0
 801e0a8:	e008      	b.n	801e0bc <_printf_common+0xa8>
 801e0aa:	2301      	movs	r3, #1
 801e0ac:	4652      	mov	r2, sl
 801e0ae:	4641      	mov	r1, r8
 801e0b0:	4638      	mov	r0, r7
 801e0b2:	47c8      	blx	r9
 801e0b4:	3001      	adds	r0, #1
 801e0b6:	d103      	bne.n	801e0c0 <_printf_common+0xac>
 801e0b8:	f04f 30ff 	mov.w	r0, #4294967295
 801e0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e0c0:	3501      	adds	r5, #1
 801e0c2:	e7c6      	b.n	801e052 <_printf_common+0x3e>
 801e0c4:	18e1      	adds	r1, r4, r3
 801e0c6:	1c5a      	adds	r2, r3, #1
 801e0c8:	2030      	movs	r0, #48	@ 0x30
 801e0ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e0ce:	4422      	add	r2, r4
 801e0d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e0d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e0d8:	3302      	adds	r3, #2
 801e0da:	e7c7      	b.n	801e06c <_printf_common+0x58>
 801e0dc:	2301      	movs	r3, #1
 801e0de:	4622      	mov	r2, r4
 801e0e0:	4641      	mov	r1, r8
 801e0e2:	4638      	mov	r0, r7
 801e0e4:	47c8      	blx	r9
 801e0e6:	3001      	adds	r0, #1
 801e0e8:	d0e6      	beq.n	801e0b8 <_printf_common+0xa4>
 801e0ea:	3601      	adds	r6, #1
 801e0ec:	e7d9      	b.n	801e0a2 <_printf_common+0x8e>
	...

0801e0f0 <_printf_i>:
 801e0f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e0f4:	7e0f      	ldrb	r7, [r1, #24]
 801e0f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e0f8:	2f78      	cmp	r7, #120	@ 0x78
 801e0fa:	4691      	mov	r9, r2
 801e0fc:	4680      	mov	r8, r0
 801e0fe:	460c      	mov	r4, r1
 801e100:	469a      	mov	sl, r3
 801e102:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e106:	d807      	bhi.n	801e118 <_printf_i+0x28>
 801e108:	2f62      	cmp	r7, #98	@ 0x62
 801e10a:	d80a      	bhi.n	801e122 <_printf_i+0x32>
 801e10c:	2f00      	cmp	r7, #0
 801e10e:	f000 80d1 	beq.w	801e2b4 <_printf_i+0x1c4>
 801e112:	2f58      	cmp	r7, #88	@ 0x58
 801e114:	f000 80b8 	beq.w	801e288 <_printf_i+0x198>
 801e118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e11c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e120:	e03a      	b.n	801e198 <_printf_i+0xa8>
 801e122:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e126:	2b15      	cmp	r3, #21
 801e128:	d8f6      	bhi.n	801e118 <_printf_i+0x28>
 801e12a:	a101      	add	r1, pc, #4	@ (adr r1, 801e130 <_printf_i+0x40>)
 801e12c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e130:	0801e189 	.word	0x0801e189
 801e134:	0801e19d 	.word	0x0801e19d
 801e138:	0801e119 	.word	0x0801e119
 801e13c:	0801e119 	.word	0x0801e119
 801e140:	0801e119 	.word	0x0801e119
 801e144:	0801e119 	.word	0x0801e119
 801e148:	0801e19d 	.word	0x0801e19d
 801e14c:	0801e119 	.word	0x0801e119
 801e150:	0801e119 	.word	0x0801e119
 801e154:	0801e119 	.word	0x0801e119
 801e158:	0801e119 	.word	0x0801e119
 801e15c:	0801e29b 	.word	0x0801e29b
 801e160:	0801e1c7 	.word	0x0801e1c7
 801e164:	0801e255 	.word	0x0801e255
 801e168:	0801e119 	.word	0x0801e119
 801e16c:	0801e119 	.word	0x0801e119
 801e170:	0801e2bd 	.word	0x0801e2bd
 801e174:	0801e119 	.word	0x0801e119
 801e178:	0801e1c7 	.word	0x0801e1c7
 801e17c:	0801e119 	.word	0x0801e119
 801e180:	0801e119 	.word	0x0801e119
 801e184:	0801e25d 	.word	0x0801e25d
 801e188:	6833      	ldr	r3, [r6, #0]
 801e18a:	1d1a      	adds	r2, r3, #4
 801e18c:	681b      	ldr	r3, [r3, #0]
 801e18e:	6032      	str	r2, [r6, #0]
 801e190:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e194:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801e198:	2301      	movs	r3, #1
 801e19a:	e09c      	b.n	801e2d6 <_printf_i+0x1e6>
 801e19c:	6833      	ldr	r3, [r6, #0]
 801e19e:	6820      	ldr	r0, [r4, #0]
 801e1a0:	1d19      	adds	r1, r3, #4
 801e1a2:	6031      	str	r1, [r6, #0]
 801e1a4:	0606      	lsls	r6, r0, #24
 801e1a6:	d501      	bpl.n	801e1ac <_printf_i+0xbc>
 801e1a8:	681d      	ldr	r5, [r3, #0]
 801e1aa:	e003      	b.n	801e1b4 <_printf_i+0xc4>
 801e1ac:	0645      	lsls	r5, r0, #25
 801e1ae:	d5fb      	bpl.n	801e1a8 <_printf_i+0xb8>
 801e1b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801e1b4:	2d00      	cmp	r5, #0
 801e1b6:	da03      	bge.n	801e1c0 <_printf_i+0xd0>
 801e1b8:	232d      	movs	r3, #45	@ 0x2d
 801e1ba:	426d      	negs	r5, r5
 801e1bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e1c0:	4858      	ldr	r0, [pc, #352]	@ (801e324 <_printf_i+0x234>)
 801e1c2:	230a      	movs	r3, #10
 801e1c4:	e011      	b.n	801e1ea <_printf_i+0xfa>
 801e1c6:	6821      	ldr	r1, [r4, #0]
 801e1c8:	6833      	ldr	r3, [r6, #0]
 801e1ca:	0608      	lsls	r0, r1, #24
 801e1cc:	f853 5b04 	ldr.w	r5, [r3], #4
 801e1d0:	d402      	bmi.n	801e1d8 <_printf_i+0xe8>
 801e1d2:	0649      	lsls	r1, r1, #25
 801e1d4:	bf48      	it	mi
 801e1d6:	b2ad      	uxthmi	r5, r5
 801e1d8:	2f6f      	cmp	r7, #111	@ 0x6f
 801e1da:	4852      	ldr	r0, [pc, #328]	@ (801e324 <_printf_i+0x234>)
 801e1dc:	6033      	str	r3, [r6, #0]
 801e1de:	bf14      	ite	ne
 801e1e0:	230a      	movne	r3, #10
 801e1e2:	2308      	moveq	r3, #8
 801e1e4:	2100      	movs	r1, #0
 801e1e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801e1ea:	6866      	ldr	r6, [r4, #4]
 801e1ec:	60a6      	str	r6, [r4, #8]
 801e1ee:	2e00      	cmp	r6, #0
 801e1f0:	db05      	blt.n	801e1fe <_printf_i+0x10e>
 801e1f2:	6821      	ldr	r1, [r4, #0]
 801e1f4:	432e      	orrs	r6, r5
 801e1f6:	f021 0104 	bic.w	r1, r1, #4
 801e1fa:	6021      	str	r1, [r4, #0]
 801e1fc:	d04b      	beq.n	801e296 <_printf_i+0x1a6>
 801e1fe:	4616      	mov	r6, r2
 801e200:	fbb5 f1f3 	udiv	r1, r5, r3
 801e204:	fb03 5711 	mls	r7, r3, r1, r5
 801e208:	5dc7      	ldrb	r7, [r0, r7]
 801e20a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801e20e:	462f      	mov	r7, r5
 801e210:	42bb      	cmp	r3, r7
 801e212:	460d      	mov	r5, r1
 801e214:	d9f4      	bls.n	801e200 <_printf_i+0x110>
 801e216:	2b08      	cmp	r3, #8
 801e218:	d10b      	bne.n	801e232 <_printf_i+0x142>
 801e21a:	6823      	ldr	r3, [r4, #0]
 801e21c:	07df      	lsls	r7, r3, #31
 801e21e:	d508      	bpl.n	801e232 <_printf_i+0x142>
 801e220:	6923      	ldr	r3, [r4, #16]
 801e222:	6861      	ldr	r1, [r4, #4]
 801e224:	4299      	cmp	r1, r3
 801e226:	bfde      	ittt	le
 801e228:	2330      	movle	r3, #48	@ 0x30
 801e22a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801e22e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801e232:	1b92      	subs	r2, r2, r6
 801e234:	6122      	str	r2, [r4, #16]
 801e236:	f8cd a000 	str.w	sl, [sp]
 801e23a:	464b      	mov	r3, r9
 801e23c:	aa03      	add	r2, sp, #12
 801e23e:	4621      	mov	r1, r4
 801e240:	4640      	mov	r0, r8
 801e242:	f7ff fee7 	bl	801e014 <_printf_common>
 801e246:	3001      	adds	r0, #1
 801e248:	d14a      	bne.n	801e2e0 <_printf_i+0x1f0>
 801e24a:	f04f 30ff 	mov.w	r0, #4294967295
 801e24e:	b004      	add	sp, #16
 801e250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e254:	6823      	ldr	r3, [r4, #0]
 801e256:	f043 0320 	orr.w	r3, r3, #32
 801e25a:	6023      	str	r3, [r4, #0]
 801e25c:	4832      	ldr	r0, [pc, #200]	@ (801e328 <_printf_i+0x238>)
 801e25e:	2778      	movs	r7, #120	@ 0x78
 801e260:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801e264:	6823      	ldr	r3, [r4, #0]
 801e266:	6831      	ldr	r1, [r6, #0]
 801e268:	061f      	lsls	r7, r3, #24
 801e26a:	f851 5b04 	ldr.w	r5, [r1], #4
 801e26e:	d402      	bmi.n	801e276 <_printf_i+0x186>
 801e270:	065f      	lsls	r7, r3, #25
 801e272:	bf48      	it	mi
 801e274:	b2ad      	uxthmi	r5, r5
 801e276:	6031      	str	r1, [r6, #0]
 801e278:	07d9      	lsls	r1, r3, #31
 801e27a:	bf44      	itt	mi
 801e27c:	f043 0320 	orrmi.w	r3, r3, #32
 801e280:	6023      	strmi	r3, [r4, #0]
 801e282:	b11d      	cbz	r5, 801e28c <_printf_i+0x19c>
 801e284:	2310      	movs	r3, #16
 801e286:	e7ad      	b.n	801e1e4 <_printf_i+0xf4>
 801e288:	4826      	ldr	r0, [pc, #152]	@ (801e324 <_printf_i+0x234>)
 801e28a:	e7e9      	b.n	801e260 <_printf_i+0x170>
 801e28c:	6823      	ldr	r3, [r4, #0]
 801e28e:	f023 0320 	bic.w	r3, r3, #32
 801e292:	6023      	str	r3, [r4, #0]
 801e294:	e7f6      	b.n	801e284 <_printf_i+0x194>
 801e296:	4616      	mov	r6, r2
 801e298:	e7bd      	b.n	801e216 <_printf_i+0x126>
 801e29a:	6833      	ldr	r3, [r6, #0]
 801e29c:	6825      	ldr	r5, [r4, #0]
 801e29e:	6961      	ldr	r1, [r4, #20]
 801e2a0:	1d18      	adds	r0, r3, #4
 801e2a2:	6030      	str	r0, [r6, #0]
 801e2a4:	062e      	lsls	r6, r5, #24
 801e2a6:	681b      	ldr	r3, [r3, #0]
 801e2a8:	d501      	bpl.n	801e2ae <_printf_i+0x1be>
 801e2aa:	6019      	str	r1, [r3, #0]
 801e2ac:	e002      	b.n	801e2b4 <_printf_i+0x1c4>
 801e2ae:	0668      	lsls	r0, r5, #25
 801e2b0:	d5fb      	bpl.n	801e2aa <_printf_i+0x1ba>
 801e2b2:	8019      	strh	r1, [r3, #0]
 801e2b4:	2300      	movs	r3, #0
 801e2b6:	6123      	str	r3, [r4, #16]
 801e2b8:	4616      	mov	r6, r2
 801e2ba:	e7bc      	b.n	801e236 <_printf_i+0x146>
 801e2bc:	6833      	ldr	r3, [r6, #0]
 801e2be:	1d1a      	adds	r2, r3, #4
 801e2c0:	6032      	str	r2, [r6, #0]
 801e2c2:	681e      	ldr	r6, [r3, #0]
 801e2c4:	6862      	ldr	r2, [r4, #4]
 801e2c6:	2100      	movs	r1, #0
 801e2c8:	4630      	mov	r0, r6
 801e2ca:	f7e1 ffc9 	bl	8000260 <memchr>
 801e2ce:	b108      	cbz	r0, 801e2d4 <_printf_i+0x1e4>
 801e2d0:	1b80      	subs	r0, r0, r6
 801e2d2:	6060      	str	r0, [r4, #4]
 801e2d4:	6863      	ldr	r3, [r4, #4]
 801e2d6:	6123      	str	r3, [r4, #16]
 801e2d8:	2300      	movs	r3, #0
 801e2da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e2de:	e7aa      	b.n	801e236 <_printf_i+0x146>
 801e2e0:	6923      	ldr	r3, [r4, #16]
 801e2e2:	4632      	mov	r2, r6
 801e2e4:	4649      	mov	r1, r9
 801e2e6:	4640      	mov	r0, r8
 801e2e8:	47d0      	blx	sl
 801e2ea:	3001      	adds	r0, #1
 801e2ec:	d0ad      	beq.n	801e24a <_printf_i+0x15a>
 801e2ee:	6823      	ldr	r3, [r4, #0]
 801e2f0:	079b      	lsls	r3, r3, #30
 801e2f2:	d413      	bmi.n	801e31c <_printf_i+0x22c>
 801e2f4:	68e0      	ldr	r0, [r4, #12]
 801e2f6:	9b03      	ldr	r3, [sp, #12]
 801e2f8:	4298      	cmp	r0, r3
 801e2fa:	bfb8      	it	lt
 801e2fc:	4618      	movlt	r0, r3
 801e2fe:	e7a6      	b.n	801e24e <_printf_i+0x15e>
 801e300:	2301      	movs	r3, #1
 801e302:	4632      	mov	r2, r6
 801e304:	4649      	mov	r1, r9
 801e306:	4640      	mov	r0, r8
 801e308:	47d0      	blx	sl
 801e30a:	3001      	adds	r0, #1
 801e30c:	d09d      	beq.n	801e24a <_printf_i+0x15a>
 801e30e:	3501      	adds	r5, #1
 801e310:	68e3      	ldr	r3, [r4, #12]
 801e312:	9903      	ldr	r1, [sp, #12]
 801e314:	1a5b      	subs	r3, r3, r1
 801e316:	42ab      	cmp	r3, r5
 801e318:	dcf2      	bgt.n	801e300 <_printf_i+0x210>
 801e31a:	e7eb      	b.n	801e2f4 <_printf_i+0x204>
 801e31c:	2500      	movs	r5, #0
 801e31e:	f104 0619 	add.w	r6, r4, #25
 801e322:	e7f5      	b.n	801e310 <_printf_i+0x220>
 801e324:	080264a5 	.word	0x080264a5
 801e328:	080264b6 	.word	0x080264b6

0801e32c <_scanf_float>:
 801e32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e330:	b087      	sub	sp, #28
 801e332:	4691      	mov	r9, r2
 801e334:	9303      	str	r3, [sp, #12]
 801e336:	688b      	ldr	r3, [r1, #8]
 801e338:	1e5a      	subs	r2, r3, #1
 801e33a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801e33e:	bf81      	itttt	hi
 801e340:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801e344:	eb03 0b05 	addhi.w	fp, r3, r5
 801e348:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801e34c:	608b      	strhi	r3, [r1, #8]
 801e34e:	680b      	ldr	r3, [r1, #0]
 801e350:	460a      	mov	r2, r1
 801e352:	f04f 0500 	mov.w	r5, #0
 801e356:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801e35a:	f842 3b1c 	str.w	r3, [r2], #28
 801e35e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801e362:	4680      	mov	r8, r0
 801e364:	460c      	mov	r4, r1
 801e366:	bf98      	it	ls
 801e368:	f04f 0b00 	movls.w	fp, #0
 801e36c:	9201      	str	r2, [sp, #4]
 801e36e:	4616      	mov	r6, r2
 801e370:	46aa      	mov	sl, r5
 801e372:	462f      	mov	r7, r5
 801e374:	9502      	str	r5, [sp, #8]
 801e376:	68a2      	ldr	r2, [r4, #8]
 801e378:	b15a      	cbz	r2, 801e392 <_scanf_float+0x66>
 801e37a:	f8d9 3000 	ldr.w	r3, [r9]
 801e37e:	781b      	ldrb	r3, [r3, #0]
 801e380:	2b4e      	cmp	r3, #78	@ 0x4e
 801e382:	d863      	bhi.n	801e44c <_scanf_float+0x120>
 801e384:	2b40      	cmp	r3, #64	@ 0x40
 801e386:	d83b      	bhi.n	801e400 <_scanf_float+0xd4>
 801e388:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801e38c:	b2c8      	uxtb	r0, r1
 801e38e:	280e      	cmp	r0, #14
 801e390:	d939      	bls.n	801e406 <_scanf_float+0xda>
 801e392:	b11f      	cbz	r7, 801e39c <_scanf_float+0x70>
 801e394:	6823      	ldr	r3, [r4, #0]
 801e396:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801e39a:	6023      	str	r3, [r4, #0]
 801e39c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e3a0:	f1ba 0f01 	cmp.w	sl, #1
 801e3a4:	f200 8114 	bhi.w	801e5d0 <_scanf_float+0x2a4>
 801e3a8:	9b01      	ldr	r3, [sp, #4]
 801e3aa:	429e      	cmp	r6, r3
 801e3ac:	f200 8105 	bhi.w	801e5ba <_scanf_float+0x28e>
 801e3b0:	2001      	movs	r0, #1
 801e3b2:	b007      	add	sp, #28
 801e3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e3b8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801e3bc:	2a0d      	cmp	r2, #13
 801e3be:	d8e8      	bhi.n	801e392 <_scanf_float+0x66>
 801e3c0:	a101      	add	r1, pc, #4	@ (adr r1, 801e3c8 <_scanf_float+0x9c>)
 801e3c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801e3c6:	bf00      	nop
 801e3c8:	0801e511 	.word	0x0801e511
 801e3cc:	0801e393 	.word	0x0801e393
 801e3d0:	0801e393 	.word	0x0801e393
 801e3d4:	0801e393 	.word	0x0801e393
 801e3d8:	0801e56d 	.word	0x0801e56d
 801e3dc:	0801e547 	.word	0x0801e547
 801e3e0:	0801e393 	.word	0x0801e393
 801e3e4:	0801e393 	.word	0x0801e393
 801e3e8:	0801e51f 	.word	0x0801e51f
 801e3ec:	0801e393 	.word	0x0801e393
 801e3f0:	0801e393 	.word	0x0801e393
 801e3f4:	0801e393 	.word	0x0801e393
 801e3f8:	0801e393 	.word	0x0801e393
 801e3fc:	0801e4db 	.word	0x0801e4db
 801e400:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801e404:	e7da      	b.n	801e3bc <_scanf_float+0x90>
 801e406:	290e      	cmp	r1, #14
 801e408:	d8c3      	bhi.n	801e392 <_scanf_float+0x66>
 801e40a:	a001      	add	r0, pc, #4	@ (adr r0, 801e410 <_scanf_float+0xe4>)
 801e40c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801e410:	0801e4cb 	.word	0x0801e4cb
 801e414:	0801e393 	.word	0x0801e393
 801e418:	0801e4cb 	.word	0x0801e4cb
 801e41c:	0801e55b 	.word	0x0801e55b
 801e420:	0801e393 	.word	0x0801e393
 801e424:	0801e46d 	.word	0x0801e46d
 801e428:	0801e4b1 	.word	0x0801e4b1
 801e42c:	0801e4b1 	.word	0x0801e4b1
 801e430:	0801e4b1 	.word	0x0801e4b1
 801e434:	0801e4b1 	.word	0x0801e4b1
 801e438:	0801e4b1 	.word	0x0801e4b1
 801e43c:	0801e4b1 	.word	0x0801e4b1
 801e440:	0801e4b1 	.word	0x0801e4b1
 801e444:	0801e4b1 	.word	0x0801e4b1
 801e448:	0801e4b1 	.word	0x0801e4b1
 801e44c:	2b6e      	cmp	r3, #110	@ 0x6e
 801e44e:	d809      	bhi.n	801e464 <_scanf_float+0x138>
 801e450:	2b60      	cmp	r3, #96	@ 0x60
 801e452:	d8b1      	bhi.n	801e3b8 <_scanf_float+0x8c>
 801e454:	2b54      	cmp	r3, #84	@ 0x54
 801e456:	d07b      	beq.n	801e550 <_scanf_float+0x224>
 801e458:	2b59      	cmp	r3, #89	@ 0x59
 801e45a:	d19a      	bne.n	801e392 <_scanf_float+0x66>
 801e45c:	2d07      	cmp	r5, #7
 801e45e:	d198      	bne.n	801e392 <_scanf_float+0x66>
 801e460:	2508      	movs	r5, #8
 801e462:	e02f      	b.n	801e4c4 <_scanf_float+0x198>
 801e464:	2b74      	cmp	r3, #116	@ 0x74
 801e466:	d073      	beq.n	801e550 <_scanf_float+0x224>
 801e468:	2b79      	cmp	r3, #121	@ 0x79
 801e46a:	e7f6      	b.n	801e45a <_scanf_float+0x12e>
 801e46c:	6821      	ldr	r1, [r4, #0]
 801e46e:	05c8      	lsls	r0, r1, #23
 801e470:	d51e      	bpl.n	801e4b0 <_scanf_float+0x184>
 801e472:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801e476:	6021      	str	r1, [r4, #0]
 801e478:	3701      	adds	r7, #1
 801e47a:	f1bb 0f00 	cmp.w	fp, #0
 801e47e:	d003      	beq.n	801e488 <_scanf_float+0x15c>
 801e480:	3201      	adds	r2, #1
 801e482:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e486:	60a2      	str	r2, [r4, #8]
 801e488:	68a3      	ldr	r3, [r4, #8]
 801e48a:	3b01      	subs	r3, #1
 801e48c:	60a3      	str	r3, [r4, #8]
 801e48e:	6923      	ldr	r3, [r4, #16]
 801e490:	3301      	adds	r3, #1
 801e492:	6123      	str	r3, [r4, #16]
 801e494:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e498:	3b01      	subs	r3, #1
 801e49a:	2b00      	cmp	r3, #0
 801e49c:	f8c9 3004 	str.w	r3, [r9, #4]
 801e4a0:	f340 8082 	ble.w	801e5a8 <_scanf_float+0x27c>
 801e4a4:	f8d9 3000 	ldr.w	r3, [r9]
 801e4a8:	3301      	adds	r3, #1
 801e4aa:	f8c9 3000 	str.w	r3, [r9]
 801e4ae:	e762      	b.n	801e376 <_scanf_float+0x4a>
 801e4b0:	eb1a 0105 	adds.w	r1, sl, r5
 801e4b4:	f47f af6d 	bne.w	801e392 <_scanf_float+0x66>
 801e4b8:	6822      	ldr	r2, [r4, #0]
 801e4ba:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801e4be:	6022      	str	r2, [r4, #0]
 801e4c0:	460d      	mov	r5, r1
 801e4c2:	468a      	mov	sl, r1
 801e4c4:	f806 3b01 	strb.w	r3, [r6], #1
 801e4c8:	e7de      	b.n	801e488 <_scanf_float+0x15c>
 801e4ca:	6822      	ldr	r2, [r4, #0]
 801e4cc:	0610      	lsls	r0, r2, #24
 801e4ce:	f57f af60 	bpl.w	801e392 <_scanf_float+0x66>
 801e4d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801e4d6:	6022      	str	r2, [r4, #0]
 801e4d8:	e7f4      	b.n	801e4c4 <_scanf_float+0x198>
 801e4da:	f1ba 0f00 	cmp.w	sl, #0
 801e4de:	d10c      	bne.n	801e4fa <_scanf_float+0x1ce>
 801e4e0:	b977      	cbnz	r7, 801e500 <_scanf_float+0x1d4>
 801e4e2:	6822      	ldr	r2, [r4, #0]
 801e4e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801e4e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801e4ec:	d108      	bne.n	801e500 <_scanf_float+0x1d4>
 801e4ee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e4f2:	6022      	str	r2, [r4, #0]
 801e4f4:	f04f 0a01 	mov.w	sl, #1
 801e4f8:	e7e4      	b.n	801e4c4 <_scanf_float+0x198>
 801e4fa:	f1ba 0f02 	cmp.w	sl, #2
 801e4fe:	d050      	beq.n	801e5a2 <_scanf_float+0x276>
 801e500:	2d01      	cmp	r5, #1
 801e502:	d002      	beq.n	801e50a <_scanf_float+0x1de>
 801e504:	2d04      	cmp	r5, #4
 801e506:	f47f af44 	bne.w	801e392 <_scanf_float+0x66>
 801e50a:	3501      	adds	r5, #1
 801e50c:	b2ed      	uxtb	r5, r5
 801e50e:	e7d9      	b.n	801e4c4 <_scanf_float+0x198>
 801e510:	f1ba 0f01 	cmp.w	sl, #1
 801e514:	f47f af3d 	bne.w	801e392 <_scanf_float+0x66>
 801e518:	f04f 0a02 	mov.w	sl, #2
 801e51c:	e7d2      	b.n	801e4c4 <_scanf_float+0x198>
 801e51e:	b975      	cbnz	r5, 801e53e <_scanf_float+0x212>
 801e520:	2f00      	cmp	r7, #0
 801e522:	f47f af37 	bne.w	801e394 <_scanf_float+0x68>
 801e526:	6822      	ldr	r2, [r4, #0]
 801e528:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801e52c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801e530:	f040 80fc 	bne.w	801e72c <_scanf_float+0x400>
 801e534:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e538:	6022      	str	r2, [r4, #0]
 801e53a:	2501      	movs	r5, #1
 801e53c:	e7c2      	b.n	801e4c4 <_scanf_float+0x198>
 801e53e:	2d03      	cmp	r5, #3
 801e540:	d0e3      	beq.n	801e50a <_scanf_float+0x1de>
 801e542:	2d05      	cmp	r5, #5
 801e544:	e7df      	b.n	801e506 <_scanf_float+0x1da>
 801e546:	2d02      	cmp	r5, #2
 801e548:	f47f af23 	bne.w	801e392 <_scanf_float+0x66>
 801e54c:	2503      	movs	r5, #3
 801e54e:	e7b9      	b.n	801e4c4 <_scanf_float+0x198>
 801e550:	2d06      	cmp	r5, #6
 801e552:	f47f af1e 	bne.w	801e392 <_scanf_float+0x66>
 801e556:	2507      	movs	r5, #7
 801e558:	e7b4      	b.n	801e4c4 <_scanf_float+0x198>
 801e55a:	6822      	ldr	r2, [r4, #0]
 801e55c:	0591      	lsls	r1, r2, #22
 801e55e:	f57f af18 	bpl.w	801e392 <_scanf_float+0x66>
 801e562:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801e566:	6022      	str	r2, [r4, #0]
 801e568:	9702      	str	r7, [sp, #8]
 801e56a:	e7ab      	b.n	801e4c4 <_scanf_float+0x198>
 801e56c:	6822      	ldr	r2, [r4, #0]
 801e56e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801e572:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801e576:	d005      	beq.n	801e584 <_scanf_float+0x258>
 801e578:	0550      	lsls	r0, r2, #21
 801e57a:	f57f af0a 	bpl.w	801e392 <_scanf_float+0x66>
 801e57e:	2f00      	cmp	r7, #0
 801e580:	f000 80d4 	beq.w	801e72c <_scanf_float+0x400>
 801e584:	0591      	lsls	r1, r2, #22
 801e586:	bf58      	it	pl
 801e588:	9902      	ldrpl	r1, [sp, #8]
 801e58a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e58e:	bf58      	it	pl
 801e590:	1a79      	subpl	r1, r7, r1
 801e592:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801e596:	bf58      	it	pl
 801e598:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801e59c:	6022      	str	r2, [r4, #0]
 801e59e:	2700      	movs	r7, #0
 801e5a0:	e790      	b.n	801e4c4 <_scanf_float+0x198>
 801e5a2:	f04f 0a03 	mov.w	sl, #3
 801e5a6:	e78d      	b.n	801e4c4 <_scanf_float+0x198>
 801e5a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801e5ac:	4649      	mov	r1, r9
 801e5ae:	4640      	mov	r0, r8
 801e5b0:	4798      	blx	r3
 801e5b2:	2800      	cmp	r0, #0
 801e5b4:	f43f aedf 	beq.w	801e376 <_scanf_float+0x4a>
 801e5b8:	e6eb      	b.n	801e392 <_scanf_float+0x66>
 801e5ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e5be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e5c2:	464a      	mov	r2, r9
 801e5c4:	4640      	mov	r0, r8
 801e5c6:	4798      	blx	r3
 801e5c8:	6923      	ldr	r3, [r4, #16]
 801e5ca:	3b01      	subs	r3, #1
 801e5cc:	6123      	str	r3, [r4, #16]
 801e5ce:	e6eb      	b.n	801e3a8 <_scanf_float+0x7c>
 801e5d0:	1e6b      	subs	r3, r5, #1
 801e5d2:	2b06      	cmp	r3, #6
 801e5d4:	d824      	bhi.n	801e620 <_scanf_float+0x2f4>
 801e5d6:	2d02      	cmp	r5, #2
 801e5d8:	d836      	bhi.n	801e648 <_scanf_float+0x31c>
 801e5da:	9b01      	ldr	r3, [sp, #4]
 801e5dc:	429e      	cmp	r6, r3
 801e5de:	f67f aee7 	bls.w	801e3b0 <_scanf_float+0x84>
 801e5e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e5e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e5ea:	464a      	mov	r2, r9
 801e5ec:	4640      	mov	r0, r8
 801e5ee:	4798      	blx	r3
 801e5f0:	6923      	ldr	r3, [r4, #16]
 801e5f2:	3b01      	subs	r3, #1
 801e5f4:	6123      	str	r3, [r4, #16]
 801e5f6:	e7f0      	b.n	801e5da <_scanf_float+0x2ae>
 801e5f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e5fc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801e600:	464a      	mov	r2, r9
 801e602:	4640      	mov	r0, r8
 801e604:	4798      	blx	r3
 801e606:	6923      	ldr	r3, [r4, #16]
 801e608:	3b01      	subs	r3, #1
 801e60a:	6123      	str	r3, [r4, #16]
 801e60c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e610:	fa5f fa8a 	uxtb.w	sl, sl
 801e614:	f1ba 0f02 	cmp.w	sl, #2
 801e618:	d1ee      	bne.n	801e5f8 <_scanf_float+0x2cc>
 801e61a:	3d03      	subs	r5, #3
 801e61c:	b2ed      	uxtb	r5, r5
 801e61e:	1b76      	subs	r6, r6, r5
 801e620:	6823      	ldr	r3, [r4, #0]
 801e622:	05da      	lsls	r2, r3, #23
 801e624:	d530      	bpl.n	801e688 <_scanf_float+0x35c>
 801e626:	055b      	lsls	r3, r3, #21
 801e628:	d511      	bpl.n	801e64e <_scanf_float+0x322>
 801e62a:	9b01      	ldr	r3, [sp, #4]
 801e62c:	429e      	cmp	r6, r3
 801e62e:	f67f aebf 	bls.w	801e3b0 <_scanf_float+0x84>
 801e632:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e636:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e63a:	464a      	mov	r2, r9
 801e63c:	4640      	mov	r0, r8
 801e63e:	4798      	blx	r3
 801e640:	6923      	ldr	r3, [r4, #16]
 801e642:	3b01      	subs	r3, #1
 801e644:	6123      	str	r3, [r4, #16]
 801e646:	e7f0      	b.n	801e62a <_scanf_float+0x2fe>
 801e648:	46aa      	mov	sl, r5
 801e64a:	46b3      	mov	fp, r6
 801e64c:	e7de      	b.n	801e60c <_scanf_float+0x2e0>
 801e64e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801e652:	6923      	ldr	r3, [r4, #16]
 801e654:	2965      	cmp	r1, #101	@ 0x65
 801e656:	f103 33ff 	add.w	r3, r3, #4294967295
 801e65a:	f106 35ff 	add.w	r5, r6, #4294967295
 801e65e:	6123      	str	r3, [r4, #16]
 801e660:	d00c      	beq.n	801e67c <_scanf_float+0x350>
 801e662:	2945      	cmp	r1, #69	@ 0x45
 801e664:	d00a      	beq.n	801e67c <_scanf_float+0x350>
 801e666:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e66a:	464a      	mov	r2, r9
 801e66c:	4640      	mov	r0, r8
 801e66e:	4798      	blx	r3
 801e670:	6923      	ldr	r3, [r4, #16]
 801e672:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801e676:	3b01      	subs	r3, #1
 801e678:	1eb5      	subs	r5, r6, #2
 801e67a:	6123      	str	r3, [r4, #16]
 801e67c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e680:	464a      	mov	r2, r9
 801e682:	4640      	mov	r0, r8
 801e684:	4798      	blx	r3
 801e686:	462e      	mov	r6, r5
 801e688:	6822      	ldr	r2, [r4, #0]
 801e68a:	f012 0210 	ands.w	r2, r2, #16
 801e68e:	d001      	beq.n	801e694 <_scanf_float+0x368>
 801e690:	2000      	movs	r0, #0
 801e692:	e68e      	b.n	801e3b2 <_scanf_float+0x86>
 801e694:	7032      	strb	r2, [r6, #0]
 801e696:	6823      	ldr	r3, [r4, #0]
 801e698:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801e69c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e6a0:	d123      	bne.n	801e6ea <_scanf_float+0x3be>
 801e6a2:	9b02      	ldr	r3, [sp, #8]
 801e6a4:	429f      	cmp	r7, r3
 801e6a6:	d00a      	beq.n	801e6be <_scanf_float+0x392>
 801e6a8:	1bda      	subs	r2, r3, r7
 801e6aa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801e6ae:	429e      	cmp	r6, r3
 801e6b0:	bf28      	it	cs
 801e6b2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801e6b6:	491e      	ldr	r1, [pc, #120]	@ (801e730 <_scanf_float+0x404>)
 801e6b8:	4630      	mov	r0, r6
 801e6ba:	f000 f9a5 	bl	801ea08 <siprintf>
 801e6be:	9901      	ldr	r1, [sp, #4]
 801e6c0:	2200      	movs	r2, #0
 801e6c2:	4640      	mov	r0, r8
 801e6c4:	f002 fe52 	bl	802136c <_strtod_r>
 801e6c8:	9b03      	ldr	r3, [sp, #12]
 801e6ca:	6821      	ldr	r1, [r4, #0]
 801e6cc:	681b      	ldr	r3, [r3, #0]
 801e6ce:	f011 0f02 	tst.w	r1, #2
 801e6d2:	f103 0204 	add.w	r2, r3, #4
 801e6d6:	d015      	beq.n	801e704 <_scanf_float+0x3d8>
 801e6d8:	9903      	ldr	r1, [sp, #12]
 801e6da:	600a      	str	r2, [r1, #0]
 801e6dc:	681b      	ldr	r3, [r3, #0]
 801e6de:	ed83 0b00 	vstr	d0, [r3]
 801e6e2:	68e3      	ldr	r3, [r4, #12]
 801e6e4:	3301      	adds	r3, #1
 801e6e6:	60e3      	str	r3, [r4, #12]
 801e6e8:	e7d2      	b.n	801e690 <_scanf_float+0x364>
 801e6ea:	9b04      	ldr	r3, [sp, #16]
 801e6ec:	2b00      	cmp	r3, #0
 801e6ee:	d0e6      	beq.n	801e6be <_scanf_float+0x392>
 801e6f0:	9905      	ldr	r1, [sp, #20]
 801e6f2:	230a      	movs	r3, #10
 801e6f4:	3101      	adds	r1, #1
 801e6f6:	4640      	mov	r0, r8
 801e6f8:	f7ff f9e2 	bl	801dac0 <_strtol_r>
 801e6fc:	9b04      	ldr	r3, [sp, #16]
 801e6fe:	9e05      	ldr	r6, [sp, #20]
 801e700:	1ac2      	subs	r2, r0, r3
 801e702:	e7d2      	b.n	801e6aa <_scanf_float+0x37e>
 801e704:	f011 0f04 	tst.w	r1, #4
 801e708:	9903      	ldr	r1, [sp, #12]
 801e70a:	600a      	str	r2, [r1, #0]
 801e70c:	d1e6      	bne.n	801e6dc <_scanf_float+0x3b0>
 801e70e:	eeb4 0b40 	vcmp.f64	d0, d0
 801e712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e716:	681d      	ldr	r5, [r3, #0]
 801e718:	d705      	bvc.n	801e726 <_scanf_float+0x3fa>
 801e71a:	4806      	ldr	r0, [pc, #24]	@ (801e734 <_scanf_float+0x408>)
 801e71c:	f000 fcc0 	bl	801f0a0 <nanf>
 801e720:	ed85 0a00 	vstr	s0, [r5]
 801e724:	e7dd      	b.n	801e6e2 <_scanf_float+0x3b6>
 801e726:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801e72a:	e7f9      	b.n	801e720 <_scanf_float+0x3f4>
 801e72c:	2700      	movs	r7, #0
 801e72e:	e635      	b.n	801e39c <_scanf_float+0x70>
 801e730:	080264c7 	.word	0x080264c7
 801e734:	0802655f 	.word	0x0802655f

0801e738 <std>:
 801e738:	2300      	movs	r3, #0
 801e73a:	b510      	push	{r4, lr}
 801e73c:	4604      	mov	r4, r0
 801e73e:	e9c0 3300 	strd	r3, r3, [r0]
 801e742:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e746:	6083      	str	r3, [r0, #8]
 801e748:	8181      	strh	r1, [r0, #12]
 801e74a:	6643      	str	r3, [r0, #100]	@ 0x64
 801e74c:	81c2      	strh	r2, [r0, #14]
 801e74e:	6183      	str	r3, [r0, #24]
 801e750:	4619      	mov	r1, r3
 801e752:	2208      	movs	r2, #8
 801e754:	305c      	adds	r0, #92	@ 0x5c
 801e756:	f000 fab7 	bl	801ecc8 <memset>
 801e75a:	4b0d      	ldr	r3, [pc, #52]	@ (801e790 <std+0x58>)
 801e75c:	6263      	str	r3, [r4, #36]	@ 0x24
 801e75e:	4b0d      	ldr	r3, [pc, #52]	@ (801e794 <std+0x5c>)
 801e760:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e762:	4b0d      	ldr	r3, [pc, #52]	@ (801e798 <std+0x60>)
 801e764:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e766:	4b0d      	ldr	r3, [pc, #52]	@ (801e79c <std+0x64>)
 801e768:	6323      	str	r3, [r4, #48]	@ 0x30
 801e76a:	4b0d      	ldr	r3, [pc, #52]	@ (801e7a0 <std+0x68>)
 801e76c:	6224      	str	r4, [r4, #32]
 801e76e:	429c      	cmp	r4, r3
 801e770:	d006      	beq.n	801e780 <std+0x48>
 801e772:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e776:	4294      	cmp	r4, r2
 801e778:	d002      	beq.n	801e780 <std+0x48>
 801e77a:	33d0      	adds	r3, #208	@ 0xd0
 801e77c:	429c      	cmp	r4, r3
 801e77e:	d105      	bne.n	801e78c <std+0x54>
 801e780:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e788:	f000 bc78 	b.w	801f07c <__retarget_lock_init_recursive>
 801e78c:	bd10      	pop	{r4, pc}
 801e78e:	bf00      	nop
 801e790:	0801ea4d 	.word	0x0801ea4d
 801e794:	0801ea6f 	.word	0x0801ea6f
 801e798:	0801eaa7 	.word	0x0801eaa7
 801e79c:	0801eacb 	.word	0x0801eacb
 801e7a0:	200689e4 	.word	0x200689e4

0801e7a4 <stdio_exit_handler>:
 801e7a4:	4a02      	ldr	r2, [pc, #8]	@ (801e7b0 <stdio_exit_handler+0xc>)
 801e7a6:	4903      	ldr	r1, [pc, #12]	@ (801e7b4 <stdio_exit_handler+0x10>)
 801e7a8:	4803      	ldr	r0, [pc, #12]	@ (801e7b8 <stdio_exit_handler+0x14>)
 801e7aa:	f000 b869 	b.w	801e880 <_fwalk_sglue>
 801e7ae:	bf00      	nop
 801e7b0:	20000040 	.word	0x20000040
 801e7b4:	080219b5 	.word	0x080219b5
 801e7b8:	20000050 	.word	0x20000050

0801e7bc <cleanup_stdio>:
 801e7bc:	6841      	ldr	r1, [r0, #4]
 801e7be:	4b0c      	ldr	r3, [pc, #48]	@ (801e7f0 <cleanup_stdio+0x34>)
 801e7c0:	4299      	cmp	r1, r3
 801e7c2:	b510      	push	{r4, lr}
 801e7c4:	4604      	mov	r4, r0
 801e7c6:	d001      	beq.n	801e7cc <cleanup_stdio+0x10>
 801e7c8:	f003 f8f4 	bl	80219b4 <_fflush_r>
 801e7cc:	68a1      	ldr	r1, [r4, #8]
 801e7ce:	4b09      	ldr	r3, [pc, #36]	@ (801e7f4 <cleanup_stdio+0x38>)
 801e7d0:	4299      	cmp	r1, r3
 801e7d2:	d002      	beq.n	801e7da <cleanup_stdio+0x1e>
 801e7d4:	4620      	mov	r0, r4
 801e7d6:	f003 f8ed 	bl	80219b4 <_fflush_r>
 801e7da:	68e1      	ldr	r1, [r4, #12]
 801e7dc:	4b06      	ldr	r3, [pc, #24]	@ (801e7f8 <cleanup_stdio+0x3c>)
 801e7de:	4299      	cmp	r1, r3
 801e7e0:	d004      	beq.n	801e7ec <cleanup_stdio+0x30>
 801e7e2:	4620      	mov	r0, r4
 801e7e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e7e8:	f003 b8e4 	b.w	80219b4 <_fflush_r>
 801e7ec:	bd10      	pop	{r4, pc}
 801e7ee:	bf00      	nop
 801e7f0:	200689e4 	.word	0x200689e4
 801e7f4:	20068a4c 	.word	0x20068a4c
 801e7f8:	20068ab4 	.word	0x20068ab4

0801e7fc <global_stdio_init.part.0>:
 801e7fc:	b510      	push	{r4, lr}
 801e7fe:	4b0b      	ldr	r3, [pc, #44]	@ (801e82c <global_stdio_init.part.0+0x30>)
 801e800:	4c0b      	ldr	r4, [pc, #44]	@ (801e830 <global_stdio_init.part.0+0x34>)
 801e802:	4a0c      	ldr	r2, [pc, #48]	@ (801e834 <global_stdio_init.part.0+0x38>)
 801e804:	601a      	str	r2, [r3, #0]
 801e806:	4620      	mov	r0, r4
 801e808:	2200      	movs	r2, #0
 801e80a:	2104      	movs	r1, #4
 801e80c:	f7ff ff94 	bl	801e738 <std>
 801e810:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e814:	2201      	movs	r2, #1
 801e816:	2109      	movs	r1, #9
 801e818:	f7ff ff8e 	bl	801e738 <std>
 801e81c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e820:	2202      	movs	r2, #2
 801e822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e826:	2112      	movs	r1, #18
 801e828:	f7ff bf86 	b.w	801e738 <std>
 801e82c:	20068b1c 	.word	0x20068b1c
 801e830:	200689e4 	.word	0x200689e4
 801e834:	0801e7a5 	.word	0x0801e7a5

0801e838 <__sfp_lock_acquire>:
 801e838:	4801      	ldr	r0, [pc, #4]	@ (801e840 <__sfp_lock_acquire+0x8>)
 801e83a:	f000 bc20 	b.w	801f07e <__retarget_lock_acquire_recursive>
 801e83e:	bf00      	nop
 801e840:	20068b25 	.word	0x20068b25

0801e844 <__sfp_lock_release>:
 801e844:	4801      	ldr	r0, [pc, #4]	@ (801e84c <__sfp_lock_release+0x8>)
 801e846:	f000 bc1b 	b.w	801f080 <__retarget_lock_release_recursive>
 801e84a:	bf00      	nop
 801e84c:	20068b25 	.word	0x20068b25

0801e850 <__sinit>:
 801e850:	b510      	push	{r4, lr}
 801e852:	4604      	mov	r4, r0
 801e854:	f7ff fff0 	bl	801e838 <__sfp_lock_acquire>
 801e858:	6a23      	ldr	r3, [r4, #32]
 801e85a:	b11b      	cbz	r3, 801e864 <__sinit+0x14>
 801e85c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e860:	f7ff bff0 	b.w	801e844 <__sfp_lock_release>
 801e864:	4b04      	ldr	r3, [pc, #16]	@ (801e878 <__sinit+0x28>)
 801e866:	6223      	str	r3, [r4, #32]
 801e868:	4b04      	ldr	r3, [pc, #16]	@ (801e87c <__sinit+0x2c>)
 801e86a:	681b      	ldr	r3, [r3, #0]
 801e86c:	2b00      	cmp	r3, #0
 801e86e:	d1f5      	bne.n	801e85c <__sinit+0xc>
 801e870:	f7ff ffc4 	bl	801e7fc <global_stdio_init.part.0>
 801e874:	e7f2      	b.n	801e85c <__sinit+0xc>
 801e876:	bf00      	nop
 801e878:	0801e7bd 	.word	0x0801e7bd
 801e87c:	20068b1c 	.word	0x20068b1c

0801e880 <_fwalk_sglue>:
 801e880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e884:	4607      	mov	r7, r0
 801e886:	4688      	mov	r8, r1
 801e888:	4614      	mov	r4, r2
 801e88a:	2600      	movs	r6, #0
 801e88c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e890:	f1b9 0901 	subs.w	r9, r9, #1
 801e894:	d505      	bpl.n	801e8a2 <_fwalk_sglue+0x22>
 801e896:	6824      	ldr	r4, [r4, #0]
 801e898:	2c00      	cmp	r4, #0
 801e89a:	d1f7      	bne.n	801e88c <_fwalk_sglue+0xc>
 801e89c:	4630      	mov	r0, r6
 801e89e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e8a2:	89ab      	ldrh	r3, [r5, #12]
 801e8a4:	2b01      	cmp	r3, #1
 801e8a6:	d907      	bls.n	801e8b8 <_fwalk_sglue+0x38>
 801e8a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e8ac:	3301      	adds	r3, #1
 801e8ae:	d003      	beq.n	801e8b8 <_fwalk_sglue+0x38>
 801e8b0:	4629      	mov	r1, r5
 801e8b2:	4638      	mov	r0, r7
 801e8b4:	47c0      	blx	r8
 801e8b6:	4306      	orrs	r6, r0
 801e8b8:	3568      	adds	r5, #104	@ 0x68
 801e8ba:	e7e9      	b.n	801e890 <_fwalk_sglue+0x10>

0801e8bc <iprintf>:
 801e8bc:	b40f      	push	{r0, r1, r2, r3}
 801e8be:	b507      	push	{r0, r1, r2, lr}
 801e8c0:	4906      	ldr	r1, [pc, #24]	@ (801e8dc <iprintf+0x20>)
 801e8c2:	ab04      	add	r3, sp, #16
 801e8c4:	6808      	ldr	r0, [r1, #0]
 801e8c6:	f853 2b04 	ldr.w	r2, [r3], #4
 801e8ca:	6881      	ldr	r1, [r0, #8]
 801e8cc:	9301      	str	r3, [sp, #4]
 801e8ce:	f002 fed5 	bl	802167c <_vfiprintf_r>
 801e8d2:	b003      	add	sp, #12
 801e8d4:	f85d eb04 	ldr.w	lr, [sp], #4
 801e8d8:	b004      	add	sp, #16
 801e8da:	4770      	bx	lr
 801e8dc:	2000004c 	.word	0x2000004c

0801e8e0 <_puts_r>:
 801e8e0:	6a03      	ldr	r3, [r0, #32]
 801e8e2:	b570      	push	{r4, r5, r6, lr}
 801e8e4:	6884      	ldr	r4, [r0, #8]
 801e8e6:	4605      	mov	r5, r0
 801e8e8:	460e      	mov	r6, r1
 801e8ea:	b90b      	cbnz	r3, 801e8f0 <_puts_r+0x10>
 801e8ec:	f7ff ffb0 	bl	801e850 <__sinit>
 801e8f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e8f2:	07db      	lsls	r3, r3, #31
 801e8f4:	d405      	bmi.n	801e902 <_puts_r+0x22>
 801e8f6:	89a3      	ldrh	r3, [r4, #12]
 801e8f8:	0598      	lsls	r0, r3, #22
 801e8fa:	d402      	bmi.n	801e902 <_puts_r+0x22>
 801e8fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e8fe:	f000 fbbe 	bl	801f07e <__retarget_lock_acquire_recursive>
 801e902:	89a3      	ldrh	r3, [r4, #12]
 801e904:	0719      	lsls	r1, r3, #28
 801e906:	d502      	bpl.n	801e90e <_puts_r+0x2e>
 801e908:	6923      	ldr	r3, [r4, #16]
 801e90a:	2b00      	cmp	r3, #0
 801e90c:	d135      	bne.n	801e97a <_puts_r+0x9a>
 801e90e:	4621      	mov	r1, r4
 801e910:	4628      	mov	r0, r5
 801e912:	f000 f959 	bl	801ebc8 <__swsetup_r>
 801e916:	b380      	cbz	r0, 801e97a <_puts_r+0x9a>
 801e918:	f04f 35ff 	mov.w	r5, #4294967295
 801e91c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e91e:	07da      	lsls	r2, r3, #31
 801e920:	d405      	bmi.n	801e92e <_puts_r+0x4e>
 801e922:	89a3      	ldrh	r3, [r4, #12]
 801e924:	059b      	lsls	r3, r3, #22
 801e926:	d402      	bmi.n	801e92e <_puts_r+0x4e>
 801e928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e92a:	f000 fba9 	bl	801f080 <__retarget_lock_release_recursive>
 801e92e:	4628      	mov	r0, r5
 801e930:	bd70      	pop	{r4, r5, r6, pc}
 801e932:	2b00      	cmp	r3, #0
 801e934:	da04      	bge.n	801e940 <_puts_r+0x60>
 801e936:	69a2      	ldr	r2, [r4, #24]
 801e938:	429a      	cmp	r2, r3
 801e93a:	dc17      	bgt.n	801e96c <_puts_r+0x8c>
 801e93c:	290a      	cmp	r1, #10
 801e93e:	d015      	beq.n	801e96c <_puts_r+0x8c>
 801e940:	6823      	ldr	r3, [r4, #0]
 801e942:	1c5a      	adds	r2, r3, #1
 801e944:	6022      	str	r2, [r4, #0]
 801e946:	7019      	strb	r1, [r3, #0]
 801e948:	68a3      	ldr	r3, [r4, #8]
 801e94a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801e94e:	3b01      	subs	r3, #1
 801e950:	60a3      	str	r3, [r4, #8]
 801e952:	2900      	cmp	r1, #0
 801e954:	d1ed      	bne.n	801e932 <_puts_r+0x52>
 801e956:	2b00      	cmp	r3, #0
 801e958:	da11      	bge.n	801e97e <_puts_r+0x9e>
 801e95a:	4622      	mov	r2, r4
 801e95c:	210a      	movs	r1, #10
 801e95e:	4628      	mov	r0, r5
 801e960:	f000 f8f4 	bl	801eb4c <__swbuf_r>
 801e964:	3001      	adds	r0, #1
 801e966:	d0d7      	beq.n	801e918 <_puts_r+0x38>
 801e968:	250a      	movs	r5, #10
 801e96a:	e7d7      	b.n	801e91c <_puts_r+0x3c>
 801e96c:	4622      	mov	r2, r4
 801e96e:	4628      	mov	r0, r5
 801e970:	f000 f8ec 	bl	801eb4c <__swbuf_r>
 801e974:	3001      	adds	r0, #1
 801e976:	d1e7      	bne.n	801e948 <_puts_r+0x68>
 801e978:	e7ce      	b.n	801e918 <_puts_r+0x38>
 801e97a:	3e01      	subs	r6, #1
 801e97c:	e7e4      	b.n	801e948 <_puts_r+0x68>
 801e97e:	6823      	ldr	r3, [r4, #0]
 801e980:	1c5a      	adds	r2, r3, #1
 801e982:	6022      	str	r2, [r4, #0]
 801e984:	220a      	movs	r2, #10
 801e986:	701a      	strb	r2, [r3, #0]
 801e988:	e7ee      	b.n	801e968 <_puts_r+0x88>
	...

0801e98c <puts>:
 801e98c:	4b02      	ldr	r3, [pc, #8]	@ (801e998 <puts+0xc>)
 801e98e:	4601      	mov	r1, r0
 801e990:	6818      	ldr	r0, [r3, #0]
 801e992:	f7ff bfa5 	b.w	801e8e0 <_puts_r>
 801e996:	bf00      	nop
 801e998:	2000004c 	.word	0x2000004c

0801e99c <sniprintf>:
 801e99c:	b40c      	push	{r2, r3}
 801e99e:	b530      	push	{r4, r5, lr}
 801e9a0:	4b18      	ldr	r3, [pc, #96]	@ (801ea04 <sniprintf+0x68>)
 801e9a2:	1e0c      	subs	r4, r1, #0
 801e9a4:	681d      	ldr	r5, [r3, #0]
 801e9a6:	b09d      	sub	sp, #116	@ 0x74
 801e9a8:	da08      	bge.n	801e9bc <sniprintf+0x20>
 801e9aa:	238b      	movs	r3, #139	@ 0x8b
 801e9ac:	602b      	str	r3, [r5, #0]
 801e9ae:	f04f 30ff 	mov.w	r0, #4294967295
 801e9b2:	b01d      	add	sp, #116	@ 0x74
 801e9b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801e9b8:	b002      	add	sp, #8
 801e9ba:	4770      	bx	lr
 801e9bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801e9c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 801e9c4:	f04f 0300 	mov.w	r3, #0
 801e9c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 801e9ca:	bf14      	ite	ne
 801e9cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 801e9d0:	4623      	moveq	r3, r4
 801e9d2:	9304      	str	r3, [sp, #16]
 801e9d4:	9307      	str	r3, [sp, #28]
 801e9d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801e9da:	9002      	str	r0, [sp, #8]
 801e9dc:	9006      	str	r0, [sp, #24]
 801e9de:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e9e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801e9e4:	ab21      	add	r3, sp, #132	@ 0x84
 801e9e6:	a902      	add	r1, sp, #8
 801e9e8:	4628      	mov	r0, r5
 801e9ea:	9301      	str	r3, [sp, #4]
 801e9ec:	f002 fd20 	bl	8021430 <_svfiprintf_r>
 801e9f0:	1c43      	adds	r3, r0, #1
 801e9f2:	bfbc      	itt	lt
 801e9f4:	238b      	movlt	r3, #139	@ 0x8b
 801e9f6:	602b      	strlt	r3, [r5, #0]
 801e9f8:	2c00      	cmp	r4, #0
 801e9fa:	d0da      	beq.n	801e9b2 <sniprintf+0x16>
 801e9fc:	9b02      	ldr	r3, [sp, #8]
 801e9fe:	2200      	movs	r2, #0
 801ea00:	701a      	strb	r2, [r3, #0]
 801ea02:	e7d6      	b.n	801e9b2 <sniprintf+0x16>
 801ea04:	2000004c 	.word	0x2000004c

0801ea08 <siprintf>:
 801ea08:	b40e      	push	{r1, r2, r3}
 801ea0a:	b510      	push	{r4, lr}
 801ea0c:	b09d      	sub	sp, #116	@ 0x74
 801ea0e:	ab1f      	add	r3, sp, #124	@ 0x7c
 801ea10:	9002      	str	r0, [sp, #8]
 801ea12:	9006      	str	r0, [sp, #24]
 801ea14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ea18:	480a      	ldr	r0, [pc, #40]	@ (801ea44 <siprintf+0x3c>)
 801ea1a:	9107      	str	r1, [sp, #28]
 801ea1c:	9104      	str	r1, [sp, #16]
 801ea1e:	490a      	ldr	r1, [pc, #40]	@ (801ea48 <siprintf+0x40>)
 801ea20:	f853 2b04 	ldr.w	r2, [r3], #4
 801ea24:	9105      	str	r1, [sp, #20]
 801ea26:	2400      	movs	r4, #0
 801ea28:	a902      	add	r1, sp, #8
 801ea2a:	6800      	ldr	r0, [r0, #0]
 801ea2c:	9301      	str	r3, [sp, #4]
 801ea2e:	941b      	str	r4, [sp, #108]	@ 0x6c
 801ea30:	f002 fcfe 	bl	8021430 <_svfiprintf_r>
 801ea34:	9b02      	ldr	r3, [sp, #8]
 801ea36:	701c      	strb	r4, [r3, #0]
 801ea38:	b01d      	add	sp, #116	@ 0x74
 801ea3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea3e:	b003      	add	sp, #12
 801ea40:	4770      	bx	lr
 801ea42:	bf00      	nop
 801ea44:	2000004c 	.word	0x2000004c
 801ea48:	ffff0208 	.word	0xffff0208

0801ea4c <__sread>:
 801ea4c:	b510      	push	{r4, lr}
 801ea4e:	460c      	mov	r4, r1
 801ea50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea54:	f000 fac4 	bl	801efe0 <_read_r>
 801ea58:	2800      	cmp	r0, #0
 801ea5a:	bfab      	itete	ge
 801ea5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ea5e:	89a3      	ldrhlt	r3, [r4, #12]
 801ea60:	181b      	addge	r3, r3, r0
 801ea62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ea66:	bfac      	ite	ge
 801ea68:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ea6a:	81a3      	strhlt	r3, [r4, #12]
 801ea6c:	bd10      	pop	{r4, pc}

0801ea6e <__swrite>:
 801ea6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea72:	461f      	mov	r7, r3
 801ea74:	898b      	ldrh	r3, [r1, #12]
 801ea76:	05db      	lsls	r3, r3, #23
 801ea78:	4605      	mov	r5, r0
 801ea7a:	460c      	mov	r4, r1
 801ea7c:	4616      	mov	r6, r2
 801ea7e:	d505      	bpl.n	801ea8c <__swrite+0x1e>
 801ea80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea84:	2302      	movs	r3, #2
 801ea86:	2200      	movs	r2, #0
 801ea88:	f000 fa98 	bl	801efbc <_lseek_r>
 801ea8c:	89a3      	ldrh	r3, [r4, #12]
 801ea8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ea92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ea96:	81a3      	strh	r3, [r4, #12]
 801ea98:	4632      	mov	r2, r6
 801ea9a:	463b      	mov	r3, r7
 801ea9c:	4628      	mov	r0, r5
 801ea9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801eaa2:	f000 baaf 	b.w	801f004 <_write_r>

0801eaa6 <__sseek>:
 801eaa6:	b510      	push	{r4, lr}
 801eaa8:	460c      	mov	r4, r1
 801eaaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eaae:	f000 fa85 	bl	801efbc <_lseek_r>
 801eab2:	1c43      	adds	r3, r0, #1
 801eab4:	89a3      	ldrh	r3, [r4, #12]
 801eab6:	bf15      	itete	ne
 801eab8:	6560      	strne	r0, [r4, #84]	@ 0x54
 801eaba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801eabe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801eac2:	81a3      	strheq	r3, [r4, #12]
 801eac4:	bf18      	it	ne
 801eac6:	81a3      	strhne	r3, [r4, #12]
 801eac8:	bd10      	pop	{r4, pc}

0801eaca <__sclose>:
 801eaca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eace:	f000 ba07 	b.w	801eee0 <_close_r>

0801ead2 <_vsniprintf_r>:
 801ead2:	b530      	push	{r4, r5, lr}
 801ead4:	4614      	mov	r4, r2
 801ead6:	2c00      	cmp	r4, #0
 801ead8:	b09b      	sub	sp, #108	@ 0x6c
 801eada:	4605      	mov	r5, r0
 801eadc:	461a      	mov	r2, r3
 801eade:	da05      	bge.n	801eaec <_vsniprintf_r+0x1a>
 801eae0:	238b      	movs	r3, #139	@ 0x8b
 801eae2:	6003      	str	r3, [r0, #0]
 801eae4:	f04f 30ff 	mov.w	r0, #4294967295
 801eae8:	b01b      	add	sp, #108	@ 0x6c
 801eaea:	bd30      	pop	{r4, r5, pc}
 801eaec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801eaf0:	f8ad 300c 	strh.w	r3, [sp, #12]
 801eaf4:	f04f 0300 	mov.w	r3, #0
 801eaf8:	9319      	str	r3, [sp, #100]	@ 0x64
 801eafa:	bf14      	ite	ne
 801eafc:	f104 33ff 	addne.w	r3, r4, #4294967295
 801eb00:	4623      	moveq	r3, r4
 801eb02:	9302      	str	r3, [sp, #8]
 801eb04:	9305      	str	r3, [sp, #20]
 801eb06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801eb0a:	9100      	str	r1, [sp, #0]
 801eb0c:	9104      	str	r1, [sp, #16]
 801eb0e:	f8ad 300e 	strh.w	r3, [sp, #14]
 801eb12:	4669      	mov	r1, sp
 801eb14:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801eb16:	f002 fc8b 	bl	8021430 <_svfiprintf_r>
 801eb1a:	1c43      	adds	r3, r0, #1
 801eb1c:	bfbc      	itt	lt
 801eb1e:	238b      	movlt	r3, #139	@ 0x8b
 801eb20:	602b      	strlt	r3, [r5, #0]
 801eb22:	2c00      	cmp	r4, #0
 801eb24:	d0e0      	beq.n	801eae8 <_vsniprintf_r+0x16>
 801eb26:	9b00      	ldr	r3, [sp, #0]
 801eb28:	2200      	movs	r2, #0
 801eb2a:	701a      	strb	r2, [r3, #0]
 801eb2c:	e7dc      	b.n	801eae8 <_vsniprintf_r+0x16>
	...

0801eb30 <vsniprintf>:
 801eb30:	b507      	push	{r0, r1, r2, lr}
 801eb32:	9300      	str	r3, [sp, #0]
 801eb34:	4613      	mov	r3, r2
 801eb36:	460a      	mov	r2, r1
 801eb38:	4601      	mov	r1, r0
 801eb3a:	4803      	ldr	r0, [pc, #12]	@ (801eb48 <vsniprintf+0x18>)
 801eb3c:	6800      	ldr	r0, [r0, #0]
 801eb3e:	f7ff ffc8 	bl	801ead2 <_vsniprintf_r>
 801eb42:	b003      	add	sp, #12
 801eb44:	f85d fb04 	ldr.w	pc, [sp], #4
 801eb48:	2000004c 	.word	0x2000004c

0801eb4c <__swbuf_r>:
 801eb4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eb4e:	460e      	mov	r6, r1
 801eb50:	4614      	mov	r4, r2
 801eb52:	4605      	mov	r5, r0
 801eb54:	b118      	cbz	r0, 801eb5e <__swbuf_r+0x12>
 801eb56:	6a03      	ldr	r3, [r0, #32]
 801eb58:	b90b      	cbnz	r3, 801eb5e <__swbuf_r+0x12>
 801eb5a:	f7ff fe79 	bl	801e850 <__sinit>
 801eb5e:	69a3      	ldr	r3, [r4, #24]
 801eb60:	60a3      	str	r3, [r4, #8]
 801eb62:	89a3      	ldrh	r3, [r4, #12]
 801eb64:	071a      	lsls	r2, r3, #28
 801eb66:	d501      	bpl.n	801eb6c <__swbuf_r+0x20>
 801eb68:	6923      	ldr	r3, [r4, #16]
 801eb6a:	b943      	cbnz	r3, 801eb7e <__swbuf_r+0x32>
 801eb6c:	4621      	mov	r1, r4
 801eb6e:	4628      	mov	r0, r5
 801eb70:	f000 f82a 	bl	801ebc8 <__swsetup_r>
 801eb74:	b118      	cbz	r0, 801eb7e <__swbuf_r+0x32>
 801eb76:	f04f 37ff 	mov.w	r7, #4294967295
 801eb7a:	4638      	mov	r0, r7
 801eb7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801eb7e:	6823      	ldr	r3, [r4, #0]
 801eb80:	6922      	ldr	r2, [r4, #16]
 801eb82:	1a98      	subs	r0, r3, r2
 801eb84:	6963      	ldr	r3, [r4, #20]
 801eb86:	b2f6      	uxtb	r6, r6
 801eb88:	4283      	cmp	r3, r0
 801eb8a:	4637      	mov	r7, r6
 801eb8c:	dc05      	bgt.n	801eb9a <__swbuf_r+0x4e>
 801eb8e:	4621      	mov	r1, r4
 801eb90:	4628      	mov	r0, r5
 801eb92:	f002 ff0f 	bl	80219b4 <_fflush_r>
 801eb96:	2800      	cmp	r0, #0
 801eb98:	d1ed      	bne.n	801eb76 <__swbuf_r+0x2a>
 801eb9a:	68a3      	ldr	r3, [r4, #8]
 801eb9c:	3b01      	subs	r3, #1
 801eb9e:	60a3      	str	r3, [r4, #8]
 801eba0:	6823      	ldr	r3, [r4, #0]
 801eba2:	1c5a      	adds	r2, r3, #1
 801eba4:	6022      	str	r2, [r4, #0]
 801eba6:	701e      	strb	r6, [r3, #0]
 801eba8:	6962      	ldr	r2, [r4, #20]
 801ebaa:	1c43      	adds	r3, r0, #1
 801ebac:	429a      	cmp	r2, r3
 801ebae:	d004      	beq.n	801ebba <__swbuf_r+0x6e>
 801ebb0:	89a3      	ldrh	r3, [r4, #12]
 801ebb2:	07db      	lsls	r3, r3, #31
 801ebb4:	d5e1      	bpl.n	801eb7a <__swbuf_r+0x2e>
 801ebb6:	2e0a      	cmp	r6, #10
 801ebb8:	d1df      	bne.n	801eb7a <__swbuf_r+0x2e>
 801ebba:	4621      	mov	r1, r4
 801ebbc:	4628      	mov	r0, r5
 801ebbe:	f002 fef9 	bl	80219b4 <_fflush_r>
 801ebc2:	2800      	cmp	r0, #0
 801ebc4:	d0d9      	beq.n	801eb7a <__swbuf_r+0x2e>
 801ebc6:	e7d6      	b.n	801eb76 <__swbuf_r+0x2a>

0801ebc8 <__swsetup_r>:
 801ebc8:	b538      	push	{r3, r4, r5, lr}
 801ebca:	4b29      	ldr	r3, [pc, #164]	@ (801ec70 <__swsetup_r+0xa8>)
 801ebcc:	4605      	mov	r5, r0
 801ebce:	6818      	ldr	r0, [r3, #0]
 801ebd0:	460c      	mov	r4, r1
 801ebd2:	b118      	cbz	r0, 801ebdc <__swsetup_r+0x14>
 801ebd4:	6a03      	ldr	r3, [r0, #32]
 801ebd6:	b90b      	cbnz	r3, 801ebdc <__swsetup_r+0x14>
 801ebd8:	f7ff fe3a 	bl	801e850 <__sinit>
 801ebdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ebe0:	0719      	lsls	r1, r3, #28
 801ebe2:	d422      	bmi.n	801ec2a <__swsetup_r+0x62>
 801ebe4:	06da      	lsls	r2, r3, #27
 801ebe6:	d407      	bmi.n	801ebf8 <__swsetup_r+0x30>
 801ebe8:	2209      	movs	r2, #9
 801ebea:	602a      	str	r2, [r5, #0]
 801ebec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ebf0:	81a3      	strh	r3, [r4, #12]
 801ebf2:	f04f 30ff 	mov.w	r0, #4294967295
 801ebf6:	e033      	b.n	801ec60 <__swsetup_r+0x98>
 801ebf8:	0758      	lsls	r0, r3, #29
 801ebfa:	d512      	bpl.n	801ec22 <__swsetup_r+0x5a>
 801ebfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ebfe:	b141      	cbz	r1, 801ec12 <__swsetup_r+0x4a>
 801ec00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ec04:	4299      	cmp	r1, r3
 801ec06:	d002      	beq.n	801ec0e <__swsetup_r+0x46>
 801ec08:	4628      	mov	r0, r5
 801ec0a:	f001 f853 	bl	801fcb4 <_free_r>
 801ec0e:	2300      	movs	r3, #0
 801ec10:	6363      	str	r3, [r4, #52]	@ 0x34
 801ec12:	89a3      	ldrh	r3, [r4, #12]
 801ec14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ec18:	81a3      	strh	r3, [r4, #12]
 801ec1a:	2300      	movs	r3, #0
 801ec1c:	6063      	str	r3, [r4, #4]
 801ec1e:	6923      	ldr	r3, [r4, #16]
 801ec20:	6023      	str	r3, [r4, #0]
 801ec22:	89a3      	ldrh	r3, [r4, #12]
 801ec24:	f043 0308 	orr.w	r3, r3, #8
 801ec28:	81a3      	strh	r3, [r4, #12]
 801ec2a:	6923      	ldr	r3, [r4, #16]
 801ec2c:	b94b      	cbnz	r3, 801ec42 <__swsetup_r+0x7a>
 801ec2e:	89a3      	ldrh	r3, [r4, #12]
 801ec30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ec34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ec38:	d003      	beq.n	801ec42 <__swsetup_r+0x7a>
 801ec3a:	4621      	mov	r1, r4
 801ec3c:	4628      	mov	r0, r5
 801ec3e:	f002 ff19 	bl	8021a74 <__smakebuf_r>
 801ec42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ec46:	f013 0201 	ands.w	r2, r3, #1
 801ec4a:	d00a      	beq.n	801ec62 <__swsetup_r+0x9a>
 801ec4c:	2200      	movs	r2, #0
 801ec4e:	60a2      	str	r2, [r4, #8]
 801ec50:	6962      	ldr	r2, [r4, #20]
 801ec52:	4252      	negs	r2, r2
 801ec54:	61a2      	str	r2, [r4, #24]
 801ec56:	6922      	ldr	r2, [r4, #16]
 801ec58:	b942      	cbnz	r2, 801ec6c <__swsetup_r+0xa4>
 801ec5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ec5e:	d1c5      	bne.n	801ebec <__swsetup_r+0x24>
 801ec60:	bd38      	pop	{r3, r4, r5, pc}
 801ec62:	0799      	lsls	r1, r3, #30
 801ec64:	bf58      	it	pl
 801ec66:	6962      	ldrpl	r2, [r4, #20]
 801ec68:	60a2      	str	r2, [r4, #8]
 801ec6a:	e7f4      	b.n	801ec56 <__swsetup_r+0x8e>
 801ec6c:	2000      	movs	r0, #0
 801ec6e:	e7f7      	b.n	801ec60 <__swsetup_r+0x98>
 801ec70:	2000004c 	.word	0x2000004c

0801ec74 <memcmp>:
 801ec74:	b510      	push	{r4, lr}
 801ec76:	3901      	subs	r1, #1
 801ec78:	4402      	add	r2, r0
 801ec7a:	4290      	cmp	r0, r2
 801ec7c:	d101      	bne.n	801ec82 <memcmp+0xe>
 801ec7e:	2000      	movs	r0, #0
 801ec80:	e005      	b.n	801ec8e <memcmp+0x1a>
 801ec82:	7803      	ldrb	r3, [r0, #0]
 801ec84:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ec88:	42a3      	cmp	r3, r4
 801ec8a:	d001      	beq.n	801ec90 <memcmp+0x1c>
 801ec8c:	1b18      	subs	r0, r3, r4
 801ec8e:	bd10      	pop	{r4, pc}
 801ec90:	3001      	adds	r0, #1
 801ec92:	e7f2      	b.n	801ec7a <memcmp+0x6>

0801ec94 <memmove>:
 801ec94:	4288      	cmp	r0, r1
 801ec96:	b510      	push	{r4, lr}
 801ec98:	eb01 0402 	add.w	r4, r1, r2
 801ec9c:	d902      	bls.n	801eca4 <memmove+0x10>
 801ec9e:	4284      	cmp	r4, r0
 801eca0:	4623      	mov	r3, r4
 801eca2:	d807      	bhi.n	801ecb4 <memmove+0x20>
 801eca4:	1e43      	subs	r3, r0, #1
 801eca6:	42a1      	cmp	r1, r4
 801eca8:	d008      	beq.n	801ecbc <memmove+0x28>
 801ecaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ecae:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ecb2:	e7f8      	b.n	801eca6 <memmove+0x12>
 801ecb4:	4402      	add	r2, r0
 801ecb6:	4601      	mov	r1, r0
 801ecb8:	428a      	cmp	r2, r1
 801ecba:	d100      	bne.n	801ecbe <memmove+0x2a>
 801ecbc:	bd10      	pop	{r4, pc}
 801ecbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ecc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ecc6:	e7f7      	b.n	801ecb8 <memmove+0x24>

0801ecc8 <memset>:
 801ecc8:	4402      	add	r2, r0
 801ecca:	4603      	mov	r3, r0
 801eccc:	4293      	cmp	r3, r2
 801ecce:	d100      	bne.n	801ecd2 <memset+0xa>
 801ecd0:	4770      	bx	lr
 801ecd2:	f803 1b01 	strb.w	r1, [r3], #1
 801ecd6:	e7f9      	b.n	801eccc <memset+0x4>

0801ecd8 <strncmp>:
 801ecd8:	b510      	push	{r4, lr}
 801ecda:	b16a      	cbz	r2, 801ecf8 <strncmp+0x20>
 801ecdc:	3901      	subs	r1, #1
 801ecde:	1884      	adds	r4, r0, r2
 801ece0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ece4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801ece8:	429a      	cmp	r2, r3
 801ecea:	d103      	bne.n	801ecf4 <strncmp+0x1c>
 801ecec:	42a0      	cmp	r0, r4
 801ecee:	d001      	beq.n	801ecf4 <strncmp+0x1c>
 801ecf0:	2a00      	cmp	r2, #0
 801ecf2:	d1f5      	bne.n	801ece0 <strncmp+0x8>
 801ecf4:	1ad0      	subs	r0, r2, r3
 801ecf6:	bd10      	pop	{r4, pc}
 801ecf8:	4610      	mov	r0, r2
 801ecfa:	e7fc      	b.n	801ecf6 <strncmp+0x1e>

0801ecfc <strncpy>:
 801ecfc:	b510      	push	{r4, lr}
 801ecfe:	3901      	subs	r1, #1
 801ed00:	4603      	mov	r3, r0
 801ed02:	b132      	cbz	r2, 801ed12 <strncpy+0x16>
 801ed04:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ed08:	f803 4b01 	strb.w	r4, [r3], #1
 801ed0c:	3a01      	subs	r2, #1
 801ed0e:	2c00      	cmp	r4, #0
 801ed10:	d1f7      	bne.n	801ed02 <strncpy+0x6>
 801ed12:	441a      	add	r2, r3
 801ed14:	2100      	movs	r1, #0
 801ed16:	4293      	cmp	r3, r2
 801ed18:	d100      	bne.n	801ed1c <strncpy+0x20>
 801ed1a:	bd10      	pop	{r4, pc}
 801ed1c:	f803 1b01 	strb.w	r1, [r3], #1
 801ed20:	e7f9      	b.n	801ed16 <strncpy+0x1a>

0801ed22 <strstr>:
 801ed22:	780a      	ldrb	r2, [r1, #0]
 801ed24:	b570      	push	{r4, r5, r6, lr}
 801ed26:	b96a      	cbnz	r2, 801ed44 <strstr+0x22>
 801ed28:	bd70      	pop	{r4, r5, r6, pc}
 801ed2a:	429a      	cmp	r2, r3
 801ed2c:	d109      	bne.n	801ed42 <strstr+0x20>
 801ed2e:	460c      	mov	r4, r1
 801ed30:	4605      	mov	r5, r0
 801ed32:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801ed36:	2b00      	cmp	r3, #0
 801ed38:	d0f6      	beq.n	801ed28 <strstr+0x6>
 801ed3a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801ed3e:	429e      	cmp	r6, r3
 801ed40:	d0f7      	beq.n	801ed32 <strstr+0x10>
 801ed42:	3001      	adds	r0, #1
 801ed44:	7803      	ldrb	r3, [r0, #0]
 801ed46:	2b00      	cmp	r3, #0
 801ed48:	d1ef      	bne.n	801ed2a <strstr+0x8>
 801ed4a:	4618      	mov	r0, r3
 801ed4c:	e7ec      	b.n	801ed28 <strstr+0x6>
	...

0801ed50 <gmtime>:
 801ed50:	b538      	push	{r3, r4, r5, lr}
 801ed52:	4b0b      	ldr	r3, [pc, #44]	@ (801ed80 <gmtime+0x30>)
 801ed54:	681d      	ldr	r5, [r3, #0]
 801ed56:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801ed58:	4604      	mov	r4, r0
 801ed5a:	b953      	cbnz	r3, 801ed72 <gmtime+0x22>
 801ed5c:	2024      	movs	r0, #36	@ 0x24
 801ed5e:	f000 fff3 	bl	801fd48 <malloc>
 801ed62:	4602      	mov	r2, r0
 801ed64:	6368      	str	r0, [r5, #52]	@ 0x34
 801ed66:	b920      	cbnz	r0, 801ed72 <gmtime+0x22>
 801ed68:	4b06      	ldr	r3, [pc, #24]	@ (801ed84 <gmtime+0x34>)
 801ed6a:	4807      	ldr	r0, [pc, #28]	@ (801ed88 <gmtime+0x38>)
 801ed6c:	213d      	movs	r1, #61	@ 0x3d
 801ed6e:	f000 f99d 	bl	801f0ac <__assert_func>
 801ed72:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801ed74:	4620      	mov	r0, r4
 801ed76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ed7a:	f000 b807 	b.w	801ed8c <gmtime_r>
 801ed7e:	bf00      	nop
 801ed80:	2000004c 	.word	0x2000004c
 801ed84:	08026424 	.word	0x08026424
 801ed88:	080264cc 	.word	0x080264cc

0801ed8c <gmtime_r>:
 801ed8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ed90:	4a4d      	ldr	r2, [pc, #308]	@ (801eec8 <gmtime_r+0x13c>)
 801ed92:	460c      	mov	r4, r1
 801ed94:	2300      	movs	r3, #0
 801ed96:	e9d0 0100 	ldrd	r0, r1, [r0]
 801ed9a:	f7e1 fc75 	bl	8000688 <__aeabi_ldivmod>
 801ed9e:	2a00      	cmp	r2, #0
 801eda0:	bfbc      	itt	lt
 801eda2:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801eda6:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801edaa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801edae:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801edb2:	fbb2 f3f1 	udiv	r3, r2, r1
 801edb6:	fb01 2213 	mls	r2, r1, r3, r2
 801edba:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801edbe:	bfac      	ite	ge
 801edc0:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801edc4:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801edc8:	60a3      	str	r3, [r4, #8]
 801edca:	fbb2 f3f1 	udiv	r3, r2, r1
 801edce:	fb01 2213 	mls	r2, r1, r3, r2
 801edd2:	6063      	str	r3, [r4, #4]
 801edd4:	6022      	str	r2, [r4, #0]
 801edd6:	1cc3      	adds	r3, r0, #3
 801edd8:	2207      	movs	r2, #7
 801edda:	fb93 f2f2 	sdiv	r2, r3, r2
 801edde:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801ede2:	1a9b      	subs	r3, r3, r2
 801ede4:	4939      	ldr	r1, [pc, #228]	@ (801eecc <gmtime_r+0x140>)
 801ede6:	d555      	bpl.n	801ee94 <gmtime_r+0x108>
 801ede8:	3307      	adds	r3, #7
 801edea:	61a3      	str	r3, [r4, #24]
 801edec:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801edf0:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801edf4:	fb93 f1f1 	sdiv	r1, r3, r1
 801edf8:	4b35      	ldr	r3, [pc, #212]	@ (801eed0 <gmtime_r+0x144>)
 801edfa:	fb03 0001 	mla	r0, r3, r1, r0
 801edfe:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801ee02:	fbb0 f3f3 	udiv	r3, r0, r3
 801ee06:	4403      	add	r3, r0
 801ee08:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801ee0c:	fbb0 f2fc 	udiv	r2, r0, ip
 801ee10:	1a9b      	subs	r3, r3, r2
 801ee12:	f240 176d 	movw	r7, #365	@ 0x16d
 801ee16:	4a2f      	ldr	r2, [pc, #188]	@ (801eed4 <gmtime_r+0x148>)
 801ee18:	fbb0 f2f2 	udiv	r2, r0, r2
 801ee1c:	2664      	movs	r6, #100	@ 0x64
 801ee1e:	1a9b      	subs	r3, r3, r2
 801ee20:	fbb3 f2f7 	udiv	r2, r3, r7
 801ee24:	fbb3 f3fc 	udiv	r3, r3, ip
 801ee28:	fbb2 f5f6 	udiv	r5, r2, r6
 801ee2c:	1aeb      	subs	r3, r5, r3
 801ee2e:	4403      	add	r3, r0
 801ee30:	fb07 3312 	mls	r3, r7, r2, r3
 801ee34:	2099      	movs	r0, #153	@ 0x99
 801ee36:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801ee3a:	3702      	adds	r7, #2
 801ee3c:	f103 0e01 	add.w	lr, r3, #1
 801ee40:	fbb7 fcf0 	udiv	ip, r7, r0
 801ee44:	fb00 f00c 	mul.w	r0, r0, ip
 801ee48:	3002      	adds	r0, #2
 801ee4a:	f04f 0805 	mov.w	r8, #5
 801ee4e:	fbb0 f0f8 	udiv	r0, r0, r8
 801ee52:	ebae 0000 	sub.w	r0, lr, r0
 801ee56:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801ee5a:	4577      	cmp	r7, lr
 801ee5c:	bf8c      	ite	hi
 801ee5e:	f06f 0709 	mvnhi.w	r7, #9
 801ee62:	2702      	movls	r7, #2
 801ee64:	4467      	add	r7, ip
 801ee66:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801ee6a:	fb0c 2101 	mla	r1, ip, r1, r2
 801ee6e:	2f01      	cmp	r7, #1
 801ee70:	bf98      	it	ls
 801ee72:	3101      	addls	r1, #1
 801ee74:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801ee78:	d312      	bcc.n	801eea0 <gmtime_r+0x114>
 801ee7a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801ee7e:	61e3      	str	r3, [r4, #28]
 801ee80:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801ee84:	2300      	movs	r3, #0
 801ee86:	60e0      	str	r0, [r4, #12]
 801ee88:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801ee8c:	6223      	str	r3, [r4, #32]
 801ee8e:	4620      	mov	r0, r4
 801ee90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ee94:	2800      	cmp	r0, #0
 801ee96:	61a3      	str	r3, [r4, #24]
 801ee98:	dba8      	blt.n	801edec <gmtime_r+0x60>
 801ee9a:	fb90 f1f1 	sdiv	r1, r0, r1
 801ee9e:	e7ab      	b.n	801edf8 <gmtime_r+0x6c>
 801eea0:	f012 0f03 	tst.w	r2, #3
 801eea4:	d102      	bne.n	801eeac <gmtime_r+0x120>
 801eea6:	fb06 2515 	mls	r5, r6, r5, r2
 801eeaa:	b95d      	cbnz	r5, 801eec4 <gmtime_r+0x138>
 801eeac:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801eeb0:	fbb2 f6f5 	udiv	r6, r2, r5
 801eeb4:	fb05 2216 	mls	r2, r5, r6, r2
 801eeb8:	fab2 f282 	clz	r2, r2
 801eebc:	0952      	lsrs	r2, r2, #5
 801eebe:	333b      	adds	r3, #59	@ 0x3b
 801eec0:	4413      	add	r3, r2
 801eec2:	e7dc      	b.n	801ee7e <gmtime_r+0xf2>
 801eec4:	2201      	movs	r2, #1
 801eec6:	e7fa      	b.n	801eebe <gmtime_r+0x132>
 801eec8:	00015180 	.word	0x00015180
 801eecc:	00023ab1 	.word	0x00023ab1
 801eed0:	fffdc54f 	.word	0xfffdc54f
 801eed4:	00023ab0 	.word	0x00023ab0

0801eed8 <_localeconv_r>:
 801eed8:	4800      	ldr	r0, [pc, #0]	@ (801eedc <_localeconv_r+0x4>)
 801eeda:	4770      	bx	lr
 801eedc:	2000018c 	.word	0x2000018c

0801eee0 <_close_r>:
 801eee0:	b538      	push	{r3, r4, r5, lr}
 801eee2:	4d06      	ldr	r5, [pc, #24]	@ (801eefc <_close_r+0x1c>)
 801eee4:	2300      	movs	r3, #0
 801eee6:	4604      	mov	r4, r0
 801eee8:	4608      	mov	r0, r1
 801eeea:	602b      	str	r3, [r5, #0]
 801eeec:	f7e3 fefe 	bl	8002cec <_close>
 801eef0:	1c43      	adds	r3, r0, #1
 801eef2:	d102      	bne.n	801eefa <_close_r+0x1a>
 801eef4:	682b      	ldr	r3, [r5, #0]
 801eef6:	b103      	cbz	r3, 801eefa <_close_r+0x1a>
 801eef8:	6023      	str	r3, [r4, #0]
 801eefa:	bd38      	pop	{r3, r4, r5, pc}
 801eefc:	20068b20 	.word	0x20068b20

0801ef00 <_reclaim_reent>:
 801ef00:	4b2d      	ldr	r3, [pc, #180]	@ (801efb8 <_reclaim_reent+0xb8>)
 801ef02:	681b      	ldr	r3, [r3, #0]
 801ef04:	4283      	cmp	r3, r0
 801ef06:	b570      	push	{r4, r5, r6, lr}
 801ef08:	4604      	mov	r4, r0
 801ef0a:	d053      	beq.n	801efb4 <_reclaim_reent+0xb4>
 801ef0c:	69c3      	ldr	r3, [r0, #28]
 801ef0e:	b31b      	cbz	r3, 801ef58 <_reclaim_reent+0x58>
 801ef10:	68db      	ldr	r3, [r3, #12]
 801ef12:	b163      	cbz	r3, 801ef2e <_reclaim_reent+0x2e>
 801ef14:	2500      	movs	r5, #0
 801ef16:	69e3      	ldr	r3, [r4, #28]
 801ef18:	68db      	ldr	r3, [r3, #12]
 801ef1a:	5959      	ldr	r1, [r3, r5]
 801ef1c:	b9b1      	cbnz	r1, 801ef4c <_reclaim_reent+0x4c>
 801ef1e:	3504      	adds	r5, #4
 801ef20:	2d80      	cmp	r5, #128	@ 0x80
 801ef22:	d1f8      	bne.n	801ef16 <_reclaim_reent+0x16>
 801ef24:	69e3      	ldr	r3, [r4, #28]
 801ef26:	4620      	mov	r0, r4
 801ef28:	68d9      	ldr	r1, [r3, #12]
 801ef2a:	f000 fec3 	bl	801fcb4 <_free_r>
 801ef2e:	69e3      	ldr	r3, [r4, #28]
 801ef30:	6819      	ldr	r1, [r3, #0]
 801ef32:	b111      	cbz	r1, 801ef3a <_reclaim_reent+0x3a>
 801ef34:	4620      	mov	r0, r4
 801ef36:	f000 febd 	bl	801fcb4 <_free_r>
 801ef3a:	69e3      	ldr	r3, [r4, #28]
 801ef3c:	689d      	ldr	r5, [r3, #8]
 801ef3e:	b15d      	cbz	r5, 801ef58 <_reclaim_reent+0x58>
 801ef40:	4629      	mov	r1, r5
 801ef42:	4620      	mov	r0, r4
 801ef44:	682d      	ldr	r5, [r5, #0]
 801ef46:	f000 feb5 	bl	801fcb4 <_free_r>
 801ef4a:	e7f8      	b.n	801ef3e <_reclaim_reent+0x3e>
 801ef4c:	680e      	ldr	r6, [r1, #0]
 801ef4e:	4620      	mov	r0, r4
 801ef50:	f000 feb0 	bl	801fcb4 <_free_r>
 801ef54:	4631      	mov	r1, r6
 801ef56:	e7e1      	b.n	801ef1c <_reclaim_reent+0x1c>
 801ef58:	6961      	ldr	r1, [r4, #20]
 801ef5a:	b111      	cbz	r1, 801ef62 <_reclaim_reent+0x62>
 801ef5c:	4620      	mov	r0, r4
 801ef5e:	f000 fea9 	bl	801fcb4 <_free_r>
 801ef62:	69e1      	ldr	r1, [r4, #28]
 801ef64:	b111      	cbz	r1, 801ef6c <_reclaim_reent+0x6c>
 801ef66:	4620      	mov	r0, r4
 801ef68:	f000 fea4 	bl	801fcb4 <_free_r>
 801ef6c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ef6e:	b111      	cbz	r1, 801ef76 <_reclaim_reent+0x76>
 801ef70:	4620      	mov	r0, r4
 801ef72:	f000 fe9f 	bl	801fcb4 <_free_r>
 801ef76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ef78:	b111      	cbz	r1, 801ef80 <_reclaim_reent+0x80>
 801ef7a:	4620      	mov	r0, r4
 801ef7c:	f000 fe9a 	bl	801fcb4 <_free_r>
 801ef80:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801ef82:	b111      	cbz	r1, 801ef8a <_reclaim_reent+0x8a>
 801ef84:	4620      	mov	r0, r4
 801ef86:	f000 fe95 	bl	801fcb4 <_free_r>
 801ef8a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801ef8c:	b111      	cbz	r1, 801ef94 <_reclaim_reent+0x94>
 801ef8e:	4620      	mov	r0, r4
 801ef90:	f000 fe90 	bl	801fcb4 <_free_r>
 801ef94:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801ef96:	b111      	cbz	r1, 801ef9e <_reclaim_reent+0x9e>
 801ef98:	4620      	mov	r0, r4
 801ef9a:	f000 fe8b 	bl	801fcb4 <_free_r>
 801ef9e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801efa0:	b111      	cbz	r1, 801efa8 <_reclaim_reent+0xa8>
 801efa2:	4620      	mov	r0, r4
 801efa4:	f000 fe86 	bl	801fcb4 <_free_r>
 801efa8:	6a23      	ldr	r3, [r4, #32]
 801efaa:	b11b      	cbz	r3, 801efb4 <_reclaim_reent+0xb4>
 801efac:	4620      	mov	r0, r4
 801efae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801efb2:	4718      	bx	r3
 801efb4:	bd70      	pop	{r4, r5, r6, pc}
 801efb6:	bf00      	nop
 801efb8:	2000004c 	.word	0x2000004c

0801efbc <_lseek_r>:
 801efbc:	b538      	push	{r3, r4, r5, lr}
 801efbe:	4d07      	ldr	r5, [pc, #28]	@ (801efdc <_lseek_r+0x20>)
 801efc0:	4604      	mov	r4, r0
 801efc2:	4608      	mov	r0, r1
 801efc4:	4611      	mov	r1, r2
 801efc6:	2200      	movs	r2, #0
 801efc8:	602a      	str	r2, [r5, #0]
 801efca:	461a      	mov	r2, r3
 801efcc:	f7e3 feb5 	bl	8002d3a <_lseek>
 801efd0:	1c43      	adds	r3, r0, #1
 801efd2:	d102      	bne.n	801efda <_lseek_r+0x1e>
 801efd4:	682b      	ldr	r3, [r5, #0]
 801efd6:	b103      	cbz	r3, 801efda <_lseek_r+0x1e>
 801efd8:	6023      	str	r3, [r4, #0]
 801efda:	bd38      	pop	{r3, r4, r5, pc}
 801efdc:	20068b20 	.word	0x20068b20

0801efe0 <_read_r>:
 801efe0:	b538      	push	{r3, r4, r5, lr}
 801efe2:	4d07      	ldr	r5, [pc, #28]	@ (801f000 <_read_r+0x20>)
 801efe4:	4604      	mov	r4, r0
 801efe6:	4608      	mov	r0, r1
 801efe8:	4611      	mov	r1, r2
 801efea:	2200      	movs	r2, #0
 801efec:	602a      	str	r2, [r5, #0]
 801efee:	461a      	mov	r2, r3
 801eff0:	f7e3 fe43 	bl	8002c7a <_read>
 801eff4:	1c43      	adds	r3, r0, #1
 801eff6:	d102      	bne.n	801effe <_read_r+0x1e>
 801eff8:	682b      	ldr	r3, [r5, #0]
 801effa:	b103      	cbz	r3, 801effe <_read_r+0x1e>
 801effc:	6023      	str	r3, [r4, #0]
 801effe:	bd38      	pop	{r3, r4, r5, pc}
 801f000:	20068b20 	.word	0x20068b20

0801f004 <_write_r>:
 801f004:	b538      	push	{r3, r4, r5, lr}
 801f006:	4d07      	ldr	r5, [pc, #28]	@ (801f024 <_write_r+0x20>)
 801f008:	4604      	mov	r4, r0
 801f00a:	4608      	mov	r0, r1
 801f00c:	4611      	mov	r1, r2
 801f00e:	2200      	movs	r2, #0
 801f010:	602a      	str	r2, [r5, #0]
 801f012:	461a      	mov	r2, r3
 801f014:	f7e3 fe4e 	bl	8002cb4 <_write>
 801f018:	1c43      	adds	r3, r0, #1
 801f01a:	d102      	bne.n	801f022 <_write_r+0x1e>
 801f01c:	682b      	ldr	r3, [r5, #0]
 801f01e:	b103      	cbz	r3, 801f022 <_write_r+0x1e>
 801f020:	6023      	str	r3, [r4, #0]
 801f022:	bd38      	pop	{r3, r4, r5, pc}
 801f024:	20068b20 	.word	0x20068b20

0801f028 <__errno>:
 801f028:	4b01      	ldr	r3, [pc, #4]	@ (801f030 <__errno+0x8>)
 801f02a:	6818      	ldr	r0, [r3, #0]
 801f02c:	4770      	bx	lr
 801f02e:	bf00      	nop
 801f030:	2000004c 	.word	0x2000004c

0801f034 <__libc_init_array>:
 801f034:	b570      	push	{r4, r5, r6, lr}
 801f036:	4d0d      	ldr	r5, [pc, #52]	@ (801f06c <__libc_init_array+0x38>)
 801f038:	4c0d      	ldr	r4, [pc, #52]	@ (801f070 <__libc_init_array+0x3c>)
 801f03a:	1b64      	subs	r4, r4, r5
 801f03c:	10a4      	asrs	r4, r4, #2
 801f03e:	2600      	movs	r6, #0
 801f040:	42a6      	cmp	r6, r4
 801f042:	d109      	bne.n	801f058 <__libc_init_array+0x24>
 801f044:	4d0b      	ldr	r5, [pc, #44]	@ (801f074 <__libc_init_array+0x40>)
 801f046:	4c0c      	ldr	r4, [pc, #48]	@ (801f078 <__libc_init_array+0x44>)
 801f048:	f003 f998 	bl	802237c <_init>
 801f04c:	1b64      	subs	r4, r4, r5
 801f04e:	10a4      	asrs	r4, r4, #2
 801f050:	2600      	movs	r6, #0
 801f052:	42a6      	cmp	r6, r4
 801f054:	d105      	bne.n	801f062 <__libc_init_array+0x2e>
 801f056:	bd70      	pop	{r4, r5, r6, pc}
 801f058:	f855 3b04 	ldr.w	r3, [r5], #4
 801f05c:	4798      	blx	r3
 801f05e:	3601      	adds	r6, #1
 801f060:	e7ee      	b.n	801f040 <__libc_init_array+0xc>
 801f062:	f855 3b04 	ldr.w	r3, [r5], #4
 801f066:	4798      	blx	r3
 801f068:	3601      	adds	r6, #1
 801f06a:	e7f2      	b.n	801f052 <__libc_init_array+0x1e>
 801f06c:	08026900 	.word	0x08026900
 801f070:	08026900 	.word	0x08026900
 801f074:	08026900 	.word	0x08026900
 801f078:	08026904 	.word	0x08026904

0801f07c <__retarget_lock_init_recursive>:
 801f07c:	4770      	bx	lr

0801f07e <__retarget_lock_acquire_recursive>:
 801f07e:	4770      	bx	lr

0801f080 <__retarget_lock_release_recursive>:
 801f080:	4770      	bx	lr

0801f082 <memcpy>:
 801f082:	440a      	add	r2, r1
 801f084:	4291      	cmp	r1, r2
 801f086:	f100 33ff 	add.w	r3, r0, #4294967295
 801f08a:	d100      	bne.n	801f08e <memcpy+0xc>
 801f08c:	4770      	bx	lr
 801f08e:	b510      	push	{r4, lr}
 801f090:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f094:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f098:	4291      	cmp	r1, r2
 801f09a:	d1f9      	bne.n	801f090 <memcpy+0xe>
 801f09c:	bd10      	pop	{r4, pc}
	...

0801f0a0 <nanf>:
 801f0a0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801f0a8 <nanf+0x8>
 801f0a4:	4770      	bx	lr
 801f0a6:	bf00      	nop
 801f0a8:	7fc00000 	.word	0x7fc00000

0801f0ac <__assert_func>:
 801f0ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f0ae:	4614      	mov	r4, r2
 801f0b0:	461a      	mov	r2, r3
 801f0b2:	4b09      	ldr	r3, [pc, #36]	@ (801f0d8 <__assert_func+0x2c>)
 801f0b4:	681b      	ldr	r3, [r3, #0]
 801f0b6:	4605      	mov	r5, r0
 801f0b8:	68d8      	ldr	r0, [r3, #12]
 801f0ba:	b14c      	cbz	r4, 801f0d0 <__assert_func+0x24>
 801f0bc:	4b07      	ldr	r3, [pc, #28]	@ (801f0dc <__assert_func+0x30>)
 801f0be:	9100      	str	r1, [sp, #0]
 801f0c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f0c4:	4906      	ldr	r1, [pc, #24]	@ (801f0e0 <__assert_func+0x34>)
 801f0c6:	462b      	mov	r3, r5
 801f0c8:	f002 fc9c 	bl	8021a04 <fiprintf>
 801f0cc:	f002 fd48 	bl	8021b60 <abort>
 801f0d0:	4b04      	ldr	r3, [pc, #16]	@ (801f0e4 <__assert_func+0x38>)
 801f0d2:	461c      	mov	r4, r3
 801f0d4:	e7f3      	b.n	801f0be <__assert_func+0x12>
 801f0d6:	bf00      	nop
 801f0d8:	2000004c 	.word	0x2000004c
 801f0dc:	08026524 	.word	0x08026524
 801f0e0:	08026531 	.word	0x08026531
 801f0e4:	0802655f 	.word	0x0802655f

0801f0e8 <quorem>:
 801f0e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f0ec:	6903      	ldr	r3, [r0, #16]
 801f0ee:	690c      	ldr	r4, [r1, #16]
 801f0f0:	42a3      	cmp	r3, r4
 801f0f2:	4607      	mov	r7, r0
 801f0f4:	db7e      	blt.n	801f1f4 <quorem+0x10c>
 801f0f6:	3c01      	subs	r4, #1
 801f0f8:	f101 0814 	add.w	r8, r1, #20
 801f0fc:	00a3      	lsls	r3, r4, #2
 801f0fe:	f100 0514 	add.w	r5, r0, #20
 801f102:	9300      	str	r3, [sp, #0]
 801f104:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f108:	9301      	str	r3, [sp, #4]
 801f10a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801f10e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f112:	3301      	adds	r3, #1
 801f114:	429a      	cmp	r2, r3
 801f116:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801f11a:	fbb2 f6f3 	udiv	r6, r2, r3
 801f11e:	d32e      	bcc.n	801f17e <quorem+0x96>
 801f120:	f04f 0a00 	mov.w	sl, #0
 801f124:	46c4      	mov	ip, r8
 801f126:	46ae      	mov	lr, r5
 801f128:	46d3      	mov	fp, sl
 801f12a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801f12e:	b298      	uxth	r0, r3
 801f130:	fb06 a000 	mla	r0, r6, r0, sl
 801f134:	0c02      	lsrs	r2, r0, #16
 801f136:	0c1b      	lsrs	r3, r3, #16
 801f138:	fb06 2303 	mla	r3, r6, r3, r2
 801f13c:	f8de 2000 	ldr.w	r2, [lr]
 801f140:	b280      	uxth	r0, r0
 801f142:	b292      	uxth	r2, r2
 801f144:	1a12      	subs	r2, r2, r0
 801f146:	445a      	add	r2, fp
 801f148:	f8de 0000 	ldr.w	r0, [lr]
 801f14c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f150:	b29b      	uxth	r3, r3
 801f152:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801f156:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801f15a:	b292      	uxth	r2, r2
 801f15c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801f160:	45e1      	cmp	r9, ip
 801f162:	f84e 2b04 	str.w	r2, [lr], #4
 801f166:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801f16a:	d2de      	bcs.n	801f12a <quorem+0x42>
 801f16c:	9b00      	ldr	r3, [sp, #0]
 801f16e:	58eb      	ldr	r3, [r5, r3]
 801f170:	b92b      	cbnz	r3, 801f17e <quorem+0x96>
 801f172:	9b01      	ldr	r3, [sp, #4]
 801f174:	3b04      	subs	r3, #4
 801f176:	429d      	cmp	r5, r3
 801f178:	461a      	mov	r2, r3
 801f17a:	d32f      	bcc.n	801f1dc <quorem+0xf4>
 801f17c:	613c      	str	r4, [r7, #16]
 801f17e:	4638      	mov	r0, r7
 801f180:	f001 f954 	bl	802042c <__mcmp>
 801f184:	2800      	cmp	r0, #0
 801f186:	db25      	blt.n	801f1d4 <quorem+0xec>
 801f188:	4629      	mov	r1, r5
 801f18a:	2000      	movs	r0, #0
 801f18c:	f858 2b04 	ldr.w	r2, [r8], #4
 801f190:	f8d1 c000 	ldr.w	ip, [r1]
 801f194:	fa1f fe82 	uxth.w	lr, r2
 801f198:	fa1f f38c 	uxth.w	r3, ip
 801f19c:	eba3 030e 	sub.w	r3, r3, lr
 801f1a0:	4403      	add	r3, r0
 801f1a2:	0c12      	lsrs	r2, r2, #16
 801f1a4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801f1a8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801f1ac:	b29b      	uxth	r3, r3
 801f1ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f1b2:	45c1      	cmp	r9, r8
 801f1b4:	f841 3b04 	str.w	r3, [r1], #4
 801f1b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 801f1bc:	d2e6      	bcs.n	801f18c <quorem+0xa4>
 801f1be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f1c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f1c6:	b922      	cbnz	r2, 801f1d2 <quorem+0xea>
 801f1c8:	3b04      	subs	r3, #4
 801f1ca:	429d      	cmp	r5, r3
 801f1cc:	461a      	mov	r2, r3
 801f1ce:	d30b      	bcc.n	801f1e8 <quorem+0x100>
 801f1d0:	613c      	str	r4, [r7, #16]
 801f1d2:	3601      	adds	r6, #1
 801f1d4:	4630      	mov	r0, r6
 801f1d6:	b003      	add	sp, #12
 801f1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f1dc:	6812      	ldr	r2, [r2, #0]
 801f1de:	3b04      	subs	r3, #4
 801f1e0:	2a00      	cmp	r2, #0
 801f1e2:	d1cb      	bne.n	801f17c <quorem+0x94>
 801f1e4:	3c01      	subs	r4, #1
 801f1e6:	e7c6      	b.n	801f176 <quorem+0x8e>
 801f1e8:	6812      	ldr	r2, [r2, #0]
 801f1ea:	3b04      	subs	r3, #4
 801f1ec:	2a00      	cmp	r2, #0
 801f1ee:	d1ef      	bne.n	801f1d0 <quorem+0xe8>
 801f1f0:	3c01      	subs	r4, #1
 801f1f2:	e7ea      	b.n	801f1ca <quorem+0xe2>
 801f1f4:	2000      	movs	r0, #0
 801f1f6:	e7ee      	b.n	801f1d6 <quorem+0xee>

0801f1f8 <_dtoa_r>:
 801f1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f1fc:	ed2d 8b02 	vpush	{d8}
 801f200:	69c7      	ldr	r7, [r0, #28]
 801f202:	b091      	sub	sp, #68	@ 0x44
 801f204:	ed8d 0b02 	vstr	d0, [sp, #8]
 801f208:	ec55 4b10 	vmov	r4, r5, d0
 801f20c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801f20e:	9107      	str	r1, [sp, #28]
 801f210:	4681      	mov	r9, r0
 801f212:	9209      	str	r2, [sp, #36]	@ 0x24
 801f214:	930d      	str	r3, [sp, #52]	@ 0x34
 801f216:	b97f      	cbnz	r7, 801f238 <_dtoa_r+0x40>
 801f218:	2010      	movs	r0, #16
 801f21a:	f000 fd95 	bl	801fd48 <malloc>
 801f21e:	4602      	mov	r2, r0
 801f220:	f8c9 001c 	str.w	r0, [r9, #28]
 801f224:	b920      	cbnz	r0, 801f230 <_dtoa_r+0x38>
 801f226:	4ba0      	ldr	r3, [pc, #640]	@ (801f4a8 <_dtoa_r+0x2b0>)
 801f228:	21ef      	movs	r1, #239	@ 0xef
 801f22a:	48a0      	ldr	r0, [pc, #640]	@ (801f4ac <_dtoa_r+0x2b4>)
 801f22c:	f7ff ff3e 	bl	801f0ac <__assert_func>
 801f230:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801f234:	6007      	str	r7, [r0, #0]
 801f236:	60c7      	str	r7, [r0, #12]
 801f238:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f23c:	6819      	ldr	r1, [r3, #0]
 801f23e:	b159      	cbz	r1, 801f258 <_dtoa_r+0x60>
 801f240:	685a      	ldr	r2, [r3, #4]
 801f242:	604a      	str	r2, [r1, #4]
 801f244:	2301      	movs	r3, #1
 801f246:	4093      	lsls	r3, r2
 801f248:	608b      	str	r3, [r1, #8]
 801f24a:	4648      	mov	r0, r9
 801f24c:	f000 fe72 	bl	801ff34 <_Bfree>
 801f250:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f254:	2200      	movs	r2, #0
 801f256:	601a      	str	r2, [r3, #0]
 801f258:	1e2b      	subs	r3, r5, #0
 801f25a:	bfbb      	ittet	lt
 801f25c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801f260:	9303      	strlt	r3, [sp, #12]
 801f262:	2300      	movge	r3, #0
 801f264:	2201      	movlt	r2, #1
 801f266:	bfac      	ite	ge
 801f268:	6033      	strge	r3, [r6, #0]
 801f26a:	6032      	strlt	r2, [r6, #0]
 801f26c:	4b90      	ldr	r3, [pc, #576]	@ (801f4b0 <_dtoa_r+0x2b8>)
 801f26e:	9e03      	ldr	r6, [sp, #12]
 801f270:	43b3      	bics	r3, r6
 801f272:	d110      	bne.n	801f296 <_dtoa_r+0x9e>
 801f274:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f276:	f242 730f 	movw	r3, #9999	@ 0x270f
 801f27a:	6013      	str	r3, [r2, #0]
 801f27c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801f280:	4323      	orrs	r3, r4
 801f282:	f000 84e6 	beq.w	801fc52 <_dtoa_r+0xa5a>
 801f286:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f288:	4f8a      	ldr	r7, [pc, #552]	@ (801f4b4 <_dtoa_r+0x2bc>)
 801f28a:	2b00      	cmp	r3, #0
 801f28c:	f000 84e8 	beq.w	801fc60 <_dtoa_r+0xa68>
 801f290:	1cfb      	adds	r3, r7, #3
 801f292:	f000 bce3 	b.w	801fc5c <_dtoa_r+0xa64>
 801f296:	ed9d 8b02 	vldr	d8, [sp, #8]
 801f29a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f2a2:	d10a      	bne.n	801f2ba <_dtoa_r+0xc2>
 801f2a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f2a6:	2301      	movs	r3, #1
 801f2a8:	6013      	str	r3, [r2, #0]
 801f2aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f2ac:	b113      	cbz	r3, 801f2b4 <_dtoa_r+0xbc>
 801f2ae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f2b0:	4b81      	ldr	r3, [pc, #516]	@ (801f4b8 <_dtoa_r+0x2c0>)
 801f2b2:	6013      	str	r3, [r2, #0]
 801f2b4:	4f81      	ldr	r7, [pc, #516]	@ (801f4bc <_dtoa_r+0x2c4>)
 801f2b6:	f000 bcd3 	b.w	801fc60 <_dtoa_r+0xa68>
 801f2ba:	aa0e      	add	r2, sp, #56	@ 0x38
 801f2bc:	a90f      	add	r1, sp, #60	@ 0x3c
 801f2be:	4648      	mov	r0, r9
 801f2c0:	eeb0 0b48 	vmov.f64	d0, d8
 801f2c4:	f001 f9d2 	bl	802066c <__d2b>
 801f2c8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801f2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f2ce:	9001      	str	r0, [sp, #4]
 801f2d0:	2b00      	cmp	r3, #0
 801f2d2:	d045      	beq.n	801f360 <_dtoa_r+0x168>
 801f2d4:	eeb0 7b48 	vmov.f64	d7, d8
 801f2d8:	ee18 1a90 	vmov	r1, s17
 801f2dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801f2e0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801f2e4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801f2e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801f2ec:	2500      	movs	r5, #0
 801f2ee:	ee07 1a90 	vmov	s15, r1
 801f2f2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801f2f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f490 <_dtoa_r+0x298>
 801f2fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 801f2fe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801f498 <_dtoa_r+0x2a0>
 801f302:	eea7 6b05 	vfma.f64	d6, d7, d5
 801f306:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f4a0 <_dtoa_r+0x2a8>
 801f30a:	ee07 3a90 	vmov	s15, r3
 801f30e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801f312:	eeb0 7b46 	vmov.f64	d7, d6
 801f316:	eea4 7b05 	vfma.f64	d7, d4, d5
 801f31a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801f31e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801f322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f326:	ee16 8a90 	vmov	r8, s13
 801f32a:	d508      	bpl.n	801f33e <_dtoa_r+0x146>
 801f32c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801f330:	eeb4 6b47 	vcmp.f64	d6, d7
 801f334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f338:	bf18      	it	ne
 801f33a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801f33e:	f1b8 0f16 	cmp.w	r8, #22
 801f342:	d82b      	bhi.n	801f39c <_dtoa_r+0x1a4>
 801f344:	495e      	ldr	r1, [pc, #376]	@ (801f4c0 <_dtoa_r+0x2c8>)
 801f346:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801f34a:	ed91 7b00 	vldr	d7, [r1]
 801f34e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801f352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f356:	d501      	bpl.n	801f35c <_dtoa_r+0x164>
 801f358:	f108 38ff 	add.w	r8, r8, #4294967295
 801f35c:	2100      	movs	r1, #0
 801f35e:	e01e      	b.n	801f39e <_dtoa_r+0x1a6>
 801f360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f362:	4413      	add	r3, r2
 801f364:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801f368:	2920      	cmp	r1, #32
 801f36a:	bfc1      	itttt	gt
 801f36c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801f370:	408e      	lslgt	r6, r1
 801f372:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801f376:	fa24 f101 	lsrgt.w	r1, r4, r1
 801f37a:	bfd6      	itet	le
 801f37c:	f1c1 0120 	rsble	r1, r1, #32
 801f380:	4331      	orrgt	r1, r6
 801f382:	fa04 f101 	lslle.w	r1, r4, r1
 801f386:	ee07 1a90 	vmov	s15, r1
 801f38a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801f38e:	3b01      	subs	r3, #1
 801f390:	ee17 1a90 	vmov	r1, s15
 801f394:	2501      	movs	r5, #1
 801f396:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801f39a:	e7a8      	b.n	801f2ee <_dtoa_r+0xf6>
 801f39c:	2101      	movs	r1, #1
 801f39e:	1ad2      	subs	r2, r2, r3
 801f3a0:	1e53      	subs	r3, r2, #1
 801f3a2:	9306      	str	r3, [sp, #24]
 801f3a4:	bf45      	ittet	mi
 801f3a6:	f1c2 0301 	rsbmi	r3, r2, #1
 801f3aa:	9304      	strmi	r3, [sp, #16]
 801f3ac:	2300      	movpl	r3, #0
 801f3ae:	2300      	movmi	r3, #0
 801f3b0:	bf4c      	ite	mi
 801f3b2:	9306      	strmi	r3, [sp, #24]
 801f3b4:	9304      	strpl	r3, [sp, #16]
 801f3b6:	f1b8 0f00 	cmp.w	r8, #0
 801f3ba:	910c      	str	r1, [sp, #48]	@ 0x30
 801f3bc:	db18      	blt.n	801f3f0 <_dtoa_r+0x1f8>
 801f3be:	9b06      	ldr	r3, [sp, #24]
 801f3c0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801f3c4:	4443      	add	r3, r8
 801f3c6:	9306      	str	r3, [sp, #24]
 801f3c8:	2300      	movs	r3, #0
 801f3ca:	9a07      	ldr	r2, [sp, #28]
 801f3cc:	2a09      	cmp	r2, #9
 801f3ce:	d845      	bhi.n	801f45c <_dtoa_r+0x264>
 801f3d0:	2a05      	cmp	r2, #5
 801f3d2:	bfc4      	itt	gt
 801f3d4:	3a04      	subgt	r2, #4
 801f3d6:	9207      	strgt	r2, [sp, #28]
 801f3d8:	9a07      	ldr	r2, [sp, #28]
 801f3da:	f1a2 0202 	sub.w	r2, r2, #2
 801f3de:	bfcc      	ite	gt
 801f3e0:	2400      	movgt	r4, #0
 801f3e2:	2401      	movle	r4, #1
 801f3e4:	2a03      	cmp	r2, #3
 801f3e6:	d844      	bhi.n	801f472 <_dtoa_r+0x27a>
 801f3e8:	e8df f002 	tbb	[pc, r2]
 801f3ec:	0b173634 	.word	0x0b173634
 801f3f0:	9b04      	ldr	r3, [sp, #16]
 801f3f2:	2200      	movs	r2, #0
 801f3f4:	eba3 0308 	sub.w	r3, r3, r8
 801f3f8:	9304      	str	r3, [sp, #16]
 801f3fa:	920a      	str	r2, [sp, #40]	@ 0x28
 801f3fc:	f1c8 0300 	rsb	r3, r8, #0
 801f400:	e7e3      	b.n	801f3ca <_dtoa_r+0x1d2>
 801f402:	2201      	movs	r2, #1
 801f404:	9208      	str	r2, [sp, #32]
 801f406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f408:	eb08 0b02 	add.w	fp, r8, r2
 801f40c:	f10b 0a01 	add.w	sl, fp, #1
 801f410:	4652      	mov	r2, sl
 801f412:	2a01      	cmp	r2, #1
 801f414:	bfb8      	it	lt
 801f416:	2201      	movlt	r2, #1
 801f418:	e006      	b.n	801f428 <_dtoa_r+0x230>
 801f41a:	2201      	movs	r2, #1
 801f41c:	9208      	str	r2, [sp, #32]
 801f41e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f420:	2a00      	cmp	r2, #0
 801f422:	dd29      	ble.n	801f478 <_dtoa_r+0x280>
 801f424:	4693      	mov	fp, r2
 801f426:	4692      	mov	sl, r2
 801f428:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801f42c:	2100      	movs	r1, #0
 801f42e:	2004      	movs	r0, #4
 801f430:	f100 0614 	add.w	r6, r0, #20
 801f434:	4296      	cmp	r6, r2
 801f436:	d926      	bls.n	801f486 <_dtoa_r+0x28e>
 801f438:	6079      	str	r1, [r7, #4]
 801f43a:	4648      	mov	r0, r9
 801f43c:	9305      	str	r3, [sp, #20]
 801f43e:	f000 fd39 	bl	801feb4 <_Balloc>
 801f442:	9b05      	ldr	r3, [sp, #20]
 801f444:	4607      	mov	r7, r0
 801f446:	2800      	cmp	r0, #0
 801f448:	d13e      	bne.n	801f4c8 <_dtoa_r+0x2d0>
 801f44a:	4b1e      	ldr	r3, [pc, #120]	@ (801f4c4 <_dtoa_r+0x2cc>)
 801f44c:	4602      	mov	r2, r0
 801f44e:	f240 11af 	movw	r1, #431	@ 0x1af
 801f452:	e6ea      	b.n	801f22a <_dtoa_r+0x32>
 801f454:	2200      	movs	r2, #0
 801f456:	e7e1      	b.n	801f41c <_dtoa_r+0x224>
 801f458:	2200      	movs	r2, #0
 801f45a:	e7d3      	b.n	801f404 <_dtoa_r+0x20c>
 801f45c:	2401      	movs	r4, #1
 801f45e:	2200      	movs	r2, #0
 801f460:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801f464:	f04f 3bff 	mov.w	fp, #4294967295
 801f468:	2100      	movs	r1, #0
 801f46a:	46da      	mov	sl, fp
 801f46c:	2212      	movs	r2, #18
 801f46e:	9109      	str	r1, [sp, #36]	@ 0x24
 801f470:	e7da      	b.n	801f428 <_dtoa_r+0x230>
 801f472:	2201      	movs	r2, #1
 801f474:	9208      	str	r2, [sp, #32]
 801f476:	e7f5      	b.n	801f464 <_dtoa_r+0x26c>
 801f478:	f04f 0b01 	mov.w	fp, #1
 801f47c:	46da      	mov	sl, fp
 801f47e:	465a      	mov	r2, fp
 801f480:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801f484:	e7d0      	b.n	801f428 <_dtoa_r+0x230>
 801f486:	3101      	adds	r1, #1
 801f488:	0040      	lsls	r0, r0, #1
 801f48a:	e7d1      	b.n	801f430 <_dtoa_r+0x238>
 801f48c:	f3af 8000 	nop.w
 801f490:	636f4361 	.word	0x636f4361
 801f494:	3fd287a7 	.word	0x3fd287a7
 801f498:	8b60c8b3 	.word	0x8b60c8b3
 801f49c:	3fc68a28 	.word	0x3fc68a28
 801f4a0:	509f79fb 	.word	0x509f79fb
 801f4a4:	3fd34413 	.word	0x3fd34413
 801f4a8:	08026424 	.word	0x08026424
 801f4ac:	0802656d 	.word	0x0802656d
 801f4b0:	7ff00000 	.word	0x7ff00000
 801f4b4:	08026569 	.word	0x08026569
 801f4b8:	080264a4 	.word	0x080264a4
 801f4bc:	080264a3 	.word	0x080264a3
 801f4c0:	080267e0 	.word	0x080267e0
 801f4c4:	080265c5 	.word	0x080265c5
 801f4c8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801f4cc:	f1ba 0f0e 	cmp.w	sl, #14
 801f4d0:	6010      	str	r0, [r2, #0]
 801f4d2:	d86e      	bhi.n	801f5b2 <_dtoa_r+0x3ba>
 801f4d4:	2c00      	cmp	r4, #0
 801f4d6:	d06c      	beq.n	801f5b2 <_dtoa_r+0x3ba>
 801f4d8:	f1b8 0f00 	cmp.w	r8, #0
 801f4dc:	f340 80b4 	ble.w	801f648 <_dtoa_r+0x450>
 801f4e0:	4ac8      	ldr	r2, [pc, #800]	@ (801f804 <_dtoa_r+0x60c>)
 801f4e2:	f008 010f 	and.w	r1, r8, #15
 801f4e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801f4ea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801f4ee:	ed92 7b00 	vldr	d7, [r2]
 801f4f2:	ea4f 1128 	mov.w	r1, r8, asr #4
 801f4f6:	f000 809b 	beq.w	801f630 <_dtoa_r+0x438>
 801f4fa:	4ac3      	ldr	r2, [pc, #780]	@ (801f808 <_dtoa_r+0x610>)
 801f4fc:	ed92 6b08 	vldr	d6, [r2, #32]
 801f500:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801f504:	ed8d 6b02 	vstr	d6, [sp, #8]
 801f508:	f001 010f 	and.w	r1, r1, #15
 801f50c:	2203      	movs	r2, #3
 801f50e:	48be      	ldr	r0, [pc, #760]	@ (801f808 <_dtoa_r+0x610>)
 801f510:	2900      	cmp	r1, #0
 801f512:	f040 808f 	bne.w	801f634 <_dtoa_r+0x43c>
 801f516:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f51a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801f51e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f522:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801f524:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f528:	2900      	cmp	r1, #0
 801f52a:	f000 80b3 	beq.w	801f694 <_dtoa_r+0x49c>
 801f52e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801f532:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f53a:	f140 80ab 	bpl.w	801f694 <_dtoa_r+0x49c>
 801f53e:	f1ba 0f00 	cmp.w	sl, #0
 801f542:	f000 80a7 	beq.w	801f694 <_dtoa_r+0x49c>
 801f546:	f1bb 0f00 	cmp.w	fp, #0
 801f54a:	dd30      	ble.n	801f5ae <_dtoa_r+0x3b6>
 801f54c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801f550:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f554:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f558:	f108 31ff 	add.w	r1, r8, #4294967295
 801f55c:	9105      	str	r1, [sp, #20]
 801f55e:	3201      	adds	r2, #1
 801f560:	465c      	mov	r4, fp
 801f562:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f566:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801f56a:	ee07 2a90 	vmov	s15, r2
 801f56e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801f572:	eea7 5b06 	vfma.f64	d5, d7, d6
 801f576:	ee15 2a90 	vmov	r2, s11
 801f57a:	ec51 0b15 	vmov	r0, r1, d5
 801f57e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801f582:	2c00      	cmp	r4, #0
 801f584:	f040 808a 	bne.w	801f69c <_dtoa_r+0x4a4>
 801f588:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f58c:	ee36 6b47 	vsub.f64	d6, d6, d7
 801f590:	ec41 0b17 	vmov	d7, r0, r1
 801f594:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f59c:	f300 826a 	bgt.w	801fa74 <_dtoa_r+0x87c>
 801f5a0:	eeb1 7b47 	vneg.f64	d7, d7
 801f5a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f5a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f5ac:	d423      	bmi.n	801f5f6 <_dtoa_r+0x3fe>
 801f5ae:	ed8d 8b02 	vstr	d8, [sp, #8]
 801f5b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801f5b4:	2a00      	cmp	r2, #0
 801f5b6:	f2c0 8129 	blt.w	801f80c <_dtoa_r+0x614>
 801f5ba:	f1b8 0f0e 	cmp.w	r8, #14
 801f5be:	f300 8125 	bgt.w	801f80c <_dtoa_r+0x614>
 801f5c2:	4b90      	ldr	r3, [pc, #576]	@ (801f804 <_dtoa_r+0x60c>)
 801f5c4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801f5c8:	ed93 6b00 	vldr	d6, [r3]
 801f5cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f5ce:	2b00      	cmp	r3, #0
 801f5d0:	f280 80c8 	bge.w	801f764 <_dtoa_r+0x56c>
 801f5d4:	f1ba 0f00 	cmp.w	sl, #0
 801f5d8:	f300 80c4 	bgt.w	801f764 <_dtoa_r+0x56c>
 801f5dc:	d10b      	bne.n	801f5f6 <_dtoa_r+0x3fe>
 801f5de:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f5e2:	ee26 6b07 	vmul.f64	d6, d6, d7
 801f5e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f5ea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f5ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f5f2:	f2c0 823c 	blt.w	801fa6e <_dtoa_r+0x876>
 801f5f6:	2400      	movs	r4, #0
 801f5f8:	4625      	mov	r5, r4
 801f5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f5fc:	43db      	mvns	r3, r3
 801f5fe:	9305      	str	r3, [sp, #20]
 801f600:	463e      	mov	r6, r7
 801f602:	f04f 0800 	mov.w	r8, #0
 801f606:	4621      	mov	r1, r4
 801f608:	4648      	mov	r0, r9
 801f60a:	f000 fc93 	bl	801ff34 <_Bfree>
 801f60e:	2d00      	cmp	r5, #0
 801f610:	f000 80a2 	beq.w	801f758 <_dtoa_r+0x560>
 801f614:	f1b8 0f00 	cmp.w	r8, #0
 801f618:	d005      	beq.n	801f626 <_dtoa_r+0x42e>
 801f61a:	45a8      	cmp	r8, r5
 801f61c:	d003      	beq.n	801f626 <_dtoa_r+0x42e>
 801f61e:	4641      	mov	r1, r8
 801f620:	4648      	mov	r0, r9
 801f622:	f000 fc87 	bl	801ff34 <_Bfree>
 801f626:	4629      	mov	r1, r5
 801f628:	4648      	mov	r0, r9
 801f62a:	f000 fc83 	bl	801ff34 <_Bfree>
 801f62e:	e093      	b.n	801f758 <_dtoa_r+0x560>
 801f630:	2202      	movs	r2, #2
 801f632:	e76c      	b.n	801f50e <_dtoa_r+0x316>
 801f634:	07cc      	lsls	r4, r1, #31
 801f636:	d504      	bpl.n	801f642 <_dtoa_r+0x44a>
 801f638:	ed90 6b00 	vldr	d6, [r0]
 801f63c:	3201      	adds	r2, #1
 801f63e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f642:	1049      	asrs	r1, r1, #1
 801f644:	3008      	adds	r0, #8
 801f646:	e763      	b.n	801f510 <_dtoa_r+0x318>
 801f648:	d022      	beq.n	801f690 <_dtoa_r+0x498>
 801f64a:	f1c8 0100 	rsb	r1, r8, #0
 801f64e:	4a6d      	ldr	r2, [pc, #436]	@ (801f804 <_dtoa_r+0x60c>)
 801f650:	f001 000f 	and.w	r0, r1, #15
 801f654:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801f658:	ed92 7b00 	vldr	d7, [r2]
 801f65c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801f660:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f664:	4868      	ldr	r0, [pc, #416]	@ (801f808 <_dtoa_r+0x610>)
 801f666:	1109      	asrs	r1, r1, #4
 801f668:	2400      	movs	r4, #0
 801f66a:	2202      	movs	r2, #2
 801f66c:	b929      	cbnz	r1, 801f67a <_dtoa_r+0x482>
 801f66e:	2c00      	cmp	r4, #0
 801f670:	f43f af57 	beq.w	801f522 <_dtoa_r+0x32a>
 801f674:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f678:	e753      	b.n	801f522 <_dtoa_r+0x32a>
 801f67a:	07ce      	lsls	r6, r1, #31
 801f67c:	d505      	bpl.n	801f68a <_dtoa_r+0x492>
 801f67e:	ed90 6b00 	vldr	d6, [r0]
 801f682:	3201      	adds	r2, #1
 801f684:	2401      	movs	r4, #1
 801f686:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f68a:	1049      	asrs	r1, r1, #1
 801f68c:	3008      	adds	r0, #8
 801f68e:	e7ed      	b.n	801f66c <_dtoa_r+0x474>
 801f690:	2202      	movs	r2, #2
 801f692:	e746      	b.n	801f522 <_dtoa_r+0x32a>
 801f694:	f8cd 8014 	str.w	r8, [sp, #20]
 801f698:	4654      	mov	r4, sl
 801f69a:	e762      	b.n	801f562 <_dtoa_r+0x36a>
 801f69c:	4a59      	ldr	r2, [pc, #356]	@ (801f804 <_dtoa_r+0x60c>)
 801f69e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801f6a2:	ed12 4b02 	vldr	d4, [r2, #-8]
 801f6a6:	9a08      	ldr	r2, [sp, #32]
 801f6a8:	ec41 0b17 	vmov	d7, r0, r1
 801f6ac:	443c      	add	r4, r7
 801f6ae:	b34a      	cbz	r2, 801f704 <_dtoa_r+0x50c>
 801f6b0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801f6b4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801f6b8:	463e      	mov	r6, r7
 801f6ba:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801f6be:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f6c2:	ee35 7b47 	vsub.f64	d7, d5, d7
 801f6c6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f6ca:	ee14 2a90 	vmov	r2, s9
 801f6ce:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f6d2:	3230      	adds	r2, #48	@ 0x30
 801f6d4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f6d8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f6e0:	f806 2b01 	strb.w	r2, [r6], #1
 801f6e4:	d438      	bmi.n	801f758 <_dtoa_r+0x560>
 801f6e6:	ee32 5b46 	vsub.f64	d5, d2, d6
 801f6ea:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801f6ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f6f2:	d46e      	bmi.n	801f7d2 <_dtoa_r+0x5da>
 801f6f4:	42a6      	cmp	r6, r4
 801f6f6:	f43f af5a 	beq.w	801f5ae <_dtoa_r+0x3b6>
 801f6fa:	ee27 7b03 	vmul.f64	d7, d7, d3
 801f6fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f702:	e7e0      	b.n	801f6c6 <_dtoa_r+0x4ce>
 801f704:	4621      	mov	r1, r4
 801f706:	463e      	mov	r6, r7
 801f708:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f70c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f710:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f714:	ee14 2a90 	vmov	r2, s9
 801f718:	3230      	adds	r2, #48	@ 0x30
 801f71a:	f806 2b01 	strb.w	r2, [r6], #1
 801f71e:	42a6      	cmp	r6, r4
 801f720:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f724:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f728:	d119      	bne.n	801f75e <_dtoa_r+0x566>
 801f72a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801f72e:	ee37 4b05 	vadd.f64	d4, d7, d5
 801f732:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801f736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f73a:	dc4a      	bgt.n	801f7d2 <_dtoa_r+0x5da>
 801f73c:	ee35 5b47 	vsub.f64	d5, d5, d7
 801f740:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801f744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f748:	f57f af31 	bpl.w	801f5ae <_dtoa_r+0x3b6>
 801f74c:	460e      	mov	r6, r1
 801f74e:	3901      	subs	r1, #1
 801f750:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f754:	2b30      	cmp	r3, #48	@ 0x30
 801f756:	d0f9      	beq.n	801f74c <_dtoa_r+0x554>
 801f758:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801f75c:	e027      	b.n	801f7ae <_dtoa_r+0x5b6>
 801f75e:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f762:	e7d5      	b.n	801f710 <_dtoa_r+0x518>
 801f764:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f768:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801f76c:	463e      	mov	r6, r7
 801f76e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801f772:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801f776:	ee15 3a10 	vmov	r3, s10
 801f77a:	3330      	adds	r3, #48	@ 0x30
 801f77c:	f806 3b01 	strb.w	r3, [r6], #1
 801f780:	1bf3      	subs	r3, r6, r7
 801f782:	459a      	cmp	sl, r3
 801f784:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801f788:	eea3 7b46 	vfms.f64	d7, d3, d6
 801f78c:	d132      	bne.n	801f7f4 <_dtoa_r+0x5fc>
 801f78e:	ee37 7b07 	vadd.f64	d7, d7, d7
 801f792:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f79a:	dc18      	bgt.n	801f7ce <_dtoa_r+0x5d6>
 801f79c:	eeb4 7b46 	vcmp.f64	d7, d6
 801f7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7a4:	d103      	bne.n	801f7ae <_dtoa_r+0x5b6>
 801f7a6:	ee15 3a10 	vmov	r3, s10
 801f7aa:	07db      	lsls	r3, r3, #31
 801f7ac:	d40f      	bmi.n	801f7ce <_dtoa_r+0x5d6>
 801f7ae:	9901      	ldr	r1, [sp, #4]
 801f7b0:	4648      	mov	r0, r9
 801f7b2:	f000 fbbf 	bl	801ff34 <_Bfree>
 801f7b6:	2300      	movs	r3, #0
 801f7b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f7ba:	7033      	strb	r3, [r6, #0]
 801f7bc:	f108 0301 	add.w	r3, r8, #1
 801f7c0:	6013      	str	r3, [r2, #0]
 801f7c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f7c4:	2b00      	cmp	r3, #0
 801f7c6:	f000 824b 	beq.w	801fc60 <_dtoa_r+0xa68>
 801f7ca:	601e      	str	r6, [r3, #0]
 801f7cc:	e248      	b.n	801fc60 <_dtoa_r+0xa68>
 801f7ce:	f8cd 8014 	str.w	r8, [sp, #20]
 801f7d2:	4633      	mov	r3, r6
 801f7d4:	461e      	mov	r6, r3
 801f7d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f7da:	2a39      	cmp	r2, #57	@ 0x39
 801f7dc:	d106      	bne.n	801f7ec <_dtoa_r+0x5f4>
 801f7de:	429f      	cmp	r7, r3
 801f7e0:	d1f8      	bne.n	801f7d4 <_dtoa_r+0x5dc>
 801f7e2:	9a05      	ldr	r2, [sp, #20]
 801f7e4:	3201      	adds	r2, #1
 801f7e6:	9205      	str	r2, [sp, #20]
 801f7e8:	2230      	movs	r2, #48	@ 0x30
 801f7ea:	703a      	strb	r2, [r7, #0]
 801f7ec:	781a      	ldrb	r2, [r3, #0]
 801f7ee:	3201      	adds	r2, #1
 801f7f0:	701a      	strb	r2, [r3, #0]
 801f7f2:	e7b1      	b.n	801f758 <_dtoa_r+0x560>
 801f7f4:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f7f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f800:	d1b5      	bne.n	801f76e <_dtoa_r+0x576>
 801f802:	e7d4      	b.n	801f7ae <_dtoa_r+0x5b6>
 801f804:	080267e0 	.word	0x080267e0
 801f808:	080267b8 	.word	0x080267b8
 801f80c:	9908      	ldr	r1, [sp, #32]
 801f80e:	2900      	cmp	r1, #0
 801f810:	f000 80e9 	beq.w	801f9e6 <_dtoa_r+0x7ee>
 801f814:	9907      	ldr	r1, [sp, #28]
 801f816:	2901      	cmp	r1, #1
 801f818:	f300 80cb 	bgt.w	801f9b2 <_dtoa_r+0x7ba>
 801f81c:	2d00      	cmp	r5, #0
 801f81e:	f000 80c4 	beq.w	801f9aa <_dtoa_r+0x7b2>
 801f822:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801f826:	9e04      	ldr	r6, [sp, #16]
 801f828:	461c      	mov	r4, r3
 801f82a:	9305      	str	r3, [sp, #20]
 801f82c:	9b04      	ldr	r3, [sp, #16]
 801f82e:	4413      	add	r3, r2
 801f830:	9304      	str	r3, [sp, #16]
 801f832:	9b06      	ldr	r3, [sp, #24]
 801f834:	2101      	movs	r1, #1
 801f836:	4413      	add	r3, r2
 801f838:	4648      	mov	r0, r9
 801f83a:	9306      	str	r3, [sp, #24]
 801f83c:	f000 fc78 	bl	8020130 <__i2b>
 801f840:	9b05      	ldr	r3, [sp, #20]
 801f842:	4605      	mov	r5, r0
 801f844:	b166      	cbz	r6, 801f860 <_dtoa_r+0x668>
 801f846:	9a06      	ldr	r2, [sp, #24]
 801f848:	2a00      	cmp	r2, #0
 801f84a:	dd09      	ble.n	801f860 <_dtoa_r+0x668>
 801f84c:	42b2      	cmp	r2, r6
 801f84e:	9904      	ldr	r1, [sp, #16]
 801f850:	bfa8      	it	ge
 801f852:	4632      	movge	r2, r6
 801f854:	1a89      	subs	r1, r1, r2
 801f856:	9104      	str	r1, [sp, #16]
 801f858:	9906      	ldr	r1, [sp, #24]
 801f85a:	1ab6      	subs	r6, r6, r2
 801f85c:	1a8a      	subs	r2, r1, r2
 801f85e:	9206      	str	r2, [sp, #24]
 801f860:	b30b      	cbz	r3, 801f8a6 <_dtoa_r+0x6ae>
 801f862:	9a08      	ldr	r2, [sp, #32]
 801f864:	2a00      	cmp	r2, #0
 801f866:	f000 80c5 	beq.w	801f9f4 <_dtoa_r+0x7fc>
 801f86a:	2c00      	cmp	r4, #0
 801f86c:	f000 80bf 	beq.w	801f9ee <_dtoa_r+0x7f6>
 801f870:	4629      	mov	r1, r5
 801f872:	4622      	mov	r2, r4
 801f874:	4648      	mov	r0, r9
 801f876:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f878:	f000 fd12 	bl	80202a0 <__pow5mult>
 801f87c:	9a01      	ldr	r2, [sp, #4]
 801f87e:	4601      	mov	r1, r0
 801f880:	4605      	mov	r5, r0
 801f882:	4648      	mov	r0, r9
 801f884:	f000 fc6a 	bl	802015c <__multiply>
 801f888:	9901      	ldr	r1, [sp, #4]
 801f88a:	9005      	str	r0, [sp, #20]
 801f88c:	4648      	mov	r0, r9
 801f88e:	f000 fb51 	bl	801ff34 <_Bfree>
 801f892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f894:	1b1b      	subs	r3, r3, r4
 801f896:	f000 80b0 	beq.w	801f9fa <_dtoa_r+0x802>
 801f89a:	9905      	ldr	r1, [sp, #20]
 801f89c:	461a      	mov	r2, r3
 801f89e:	4648      	mov	r0, r9
 801f8a0:	f000 fcfe 	bl	80202a0 <__pow5mult>
 801f8a4:	9001      	str	r0, [sp, #4]
 801f8a6:	2101      	movs	r1, #1
 801f8a8:	4648      	mov	r0, r9
 801f8aa:	f000 fc41 	bl	8020130 <__i2b>
 801f8ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f8b0:	4604      	mov	r4, r0
 801f8b2:	2b00      	cmp	r3, #0
 801f8b4:	f000 81da 	beq.w	801fc6c <_dtoa_r+0xa74>
 801f8b8:	461a      	mov	r2, r3
 801f8ba:	4601      	mov	r1, r0
 801f8bc:	4648      	mov	r0, r9
 801f8be:	f000 fcef 	bl	80202a0 <__pow5mult>
 801f8c2:	9b07      	ldr	r3, [sp, #28]
 801f8c4:	2b01      	cmp	r3, #1
 801f8c6:	4604      	mov	r4, r0
 801f8c8:	f300 80a0 	bgt.w	801fa0c <_dtoa_r+0x814>
 801f8cc:	9b02      	ldr	r3, [sp, #8]
 801f8ce:	2b00      	cmp	r3, #0
 801f8d0:	f040 8096 	bne.w	801fa00 <_dtoa_r+0x808>
 801f8d4:	9b03      	ldr	r3, [sp, #12]
 801f8d6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801f8da:	2a00      	cmp	r2, #0
 801f8dc:	f040 8092 	bne.w	801fa04 <_dtoa_r+0x80c>
 801f8e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801f8e4:	0d12      	lsrs	r2, r2, #20
 801f8e6:	0512      	lsls	r2, r2, #20
 801f8e8:	2a00      	cmp	r2, #0
 801f8ea:	f000 808d 	beq.w	801fa08 <_dtoa_r+0x810>
 801f8ee:	9b04      	ldr	r3, [sp, #16]
 801f8f0:	3301      	adds	r3, #1
 801f8f2:	9304      	str	r3, [sp, #16]
 801f8f4:	9b06      	ldr	r3, [sp, #24]
 801f8f6:	3301      	adds	r3, #1
 801f8f8:	9306      	str	r3, [sp, #24]
 801f8fa:	2301      	movs	r3, #1
 801f8fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f8fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f900:	2b00      	cmp	r3, #0
 801f902:	f000 81b9 	beq.w	801fc78 <_dtoa_r+0xa80>
 801f906:	6922      	ldr	r2, [r4, #16]
 801f908:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f90c:	6910      	ldr	r0, [r2, #16]
 801f90e:	f000 fbc3 	bl	8020098 <__hi0bits>
 801f912:	f1c0 0020 	rsb	r0, r0, #32
 801f916:	9b06      	ldr	r3, [sp, #24]
 801f918:	4418      	add	r0, r3
 801f91a:	f010 001f 	ands.w	r0, r0, #31
 801f91e:	f000 8081 	beq.w	801fa24 <_dtoa_r+0x82c>
 801f922:	f1c0 0220 	rsb	r2, r0, #32
 801f926:	2a04      	cmp	r2, #4
 801f928:	dd73      	ble.n	801fa12 <_dtoa_r+0x81a>
 801f92a:	9b04      	ldr	r3, [sp, #16]
 801f92c:	f1c0 001c 	rsb	r0, r0, #28
 801f930:	4403      	add	r3, r0
 801f932:	9304      	str	r3, [sp, #16]
 801f934:	9b06      	ldr	r3, [sp, #24]
 801f936:	4406      	add	r6, r0
 801f938:	4403      	add	r3, r0
 801f93a:	9306      	str	r3, [sp, #24]
 801f93c:	9b04      	ldr	r3, [sp, #16]
 801f93e:	2b00      	cmp	r3, #0
 801f940:	dd05      	ble.n	801f94e <_dtoa_r+0x756>
 801f942:	9901      	ldr	r1, [sp, #4]
 801f944:	461a      	mov	r2, r3
 801f946:	4648      	mov	r0, r9
 801f948:	f000 fd04 	bl	8020354 <__lshift>
 801f94c:	9001      	str	r0, [sp, #4]
 801f94e:	9b06      	ldr	r3, [sp, #24]
 801f950:	2b00      	cmp	r3, #0
 801f952:	dd05      	ble.n	801f960 <_dtoa_r+0x768>
 801f954:	4621      	mov	r1, r4
 801f956:	461a      	mov	r2, r3
 801f958:	4648      	mov	r0, r9
 801f95a:	f000 fcfb 	bl	8020354 <__lshift>
 801f95e:	4604      	mov	r4, r0
 801f960:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f962:	2b00      	cmp	r3, #0
 801f964:	d060      	beq.n	801fa28 <_dtoa_r+0x830>
 801f966:	9801      	ldr	r0, [sp, #4]
 801f968:	4621      	mov	r1, r4
 801f96a:	f000 fd5f 	bl	802042c <__mcmp>
 801f96e:	2800      	cmp	r0, #0
 801f970:	da5a      	bge.n	801fa28 <_dtoa_r+0x830>
 801f972:	f108 33ff 	add.w	r3, r8, #4294967295
 801f976:	9305      	str	r3, [sp, #20]
 801f978:	9901      	ldr	r1, [sp, #4]
 801f97a:	2300      	movs	r3, #0
 801f97c:	220a      	movs	r2, #10
 801f97e:	4648      	mov	r0, r9
 801f980:	f000 fafa 	bl	801ff78 <__multadd>
 801f984:	9b08      	ldr	r3, [sp, #32]
 801f986:	9001      	str	r0, [sp, #4]
 801f988:	2b00      	cmp	r3, #0
 801f98a:	f000 8177 	beq.w	801fc7c <_dtoa_r+0xa84>
 801f98e:	4629      	mov	r1, r5
 801f990:	2300      	movs	r3, #0
 801f992:	220a      	movs	r2, #10
 801f994:	4648      	mov	r0, r9
 801f996:	f000 faef 	bl	801ff78 <__multadd>
 801f99a:	f1bb 0f00 	cmp.w	fp, #0
 801f99e:	4605      	mov	r5, r0
 801f9a0:	dc6e      	bgt.n	801fa80 <_dtoa_r+0x888>
 801f9a2:	9b07      	ldr	r3, [sp, #28]
 801f9a4:	2b02      	cmp	r3, #2
 801f9a6:	dc48      	bgt.n	801fa3a <_dtoa_r+0x842>
 801f9a8:	e06a      	b.n	801fa80 <_dtoa_r+0x888>
 801f9aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f9ac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801f9b0:	e739      	b.n	801f826 <_dtoa_r+0x62e>
 801f9b2:	f10a 34ff 	add.w	r4, sl, #4294967295
 801f9b6:	42a3      	cmp	r3, r4
 801f9b8:	db07      	blt.n	801f9ca <_dtoa_r+0x7d2>
 801f9ba:	f1ba 0f00 	cmp.w	sl, #0
 801f9be:	eba3 0404 	sub.w	r4, r3, r4
 801f9c2:	db0b      	blt.n	801f9dc <_dtoa_r+0x7e4>
 801f9c4:	9e04      	ldr	r6, [sp, #16]
 801f9c6:	4652      	mov	r2, sl
 801f9c8:	e72f      	b.n	801f82a <_dtoa_r+0x632>
 801f9ca:	1ae2      	subs	r2, r4, r3
 801f9cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f9ce:	9e04      	ldr	r6, [sp, #16]
 801f9d0:	4413      	add	r3, r2
 801f9d2:	930a      	str	r3, [sp, #40]	@ 0x28
 801f9d4:	4652      	mov	r2, sl
 801f9d6:	4623      	mov	r3, r4
 801f9d8:	2400      	movs	r4, #0
 801f9da:	e726      	b.n	801f82a <_dtoa_r+0x632>
 801f9dc:	9a04      	ldr	r2, [sp, #16]
 801f9de:	eba2 060a 	sub.w	r6, r2, sl
 801f9e2:	2200      	movs	r2, #0
 801f9e4:	e721      	b.n	801f82a <_dtoa_r+0x632>
 801f9e6:	9e04      	ldr	r6, [sp, #16]
 801f9e8:	9d08      	ldr	r5, [sp, #32]
 801f9ea:	461c      	mov	r4, r3
 801f9ec:	e72a      	b.n	801f844 <_dtoa_r+0x64c>
 801f9ee:	9a01      	ldr	r2, [sp, #4]
 801f9f0:	9205      	str	r2, [sp, #20]
 801f9f2:	e752      	b.n	801f89a <_dtoa_r+0x6a2>
 801f9f4:	9901      	ldr	r1, [sp, #4]
 801f9f6:	461a      	mov	r2, r3
 801f9f8:	e751      	b.n	801f89e <_dtoa_r+0x6a6>
 801f9fa:	9b05      	ldr	r3, [sp, #20]
 801f9fc:	9301      	str	r3, [sp, #4]
 801f9fe:	e752      	b.n	801f8a6 <_dtoa_r+0x6ae>
 801fa00:	2300      	movs	r3, #0
 801fa02:	e77b      	b.n	801f8fc <_dtoa_r+0x704>
 801fa04:	9b02      	ldr	r3, [sp, #8]
 801fa06:	e779      	b.n	801f8fc <_dtoa_r+0x704>
 801fa08:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fa0a:	e778      	b.n	801f8fe <_dtoa_r+0x706>
 801fa0c:	2300      	movs	r3, #0
 801fa0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fa10:	e779      	b.n	801f906 <_dtoa_r+0x70e>
 801fa12:	d093      	beq.n	801f93c <_dtoa_r+0x744>
 801fa14:	9b04      	ldr	r3, [sp, #16]
 801fa16:	321c      	adds	r2, #28
 801fa18:	4413      	add	r3, r2
 801fa1a:	9304      	str	r3, [sp, #16]
 801fa1c:	9b06      	ldr	r3, [sp, #24]
 801fa1e:	4416      	add	r6, r2
 801fa20:	4413      	add	r3, r2
 801fa22:	e78a      	b.n	801f93a <_dtoa_r+0x742>
 801fa24:	4602      	mov	r2, r0
 801fa26:	e7f5      	b.n	801fa14 <_dtoa_r+0x81c>
 801fa28:	f1ba 0f00 	cmp.w	sl, #0
 801fa2c:	f8cd 8014 	str.w	r8, [sp, #20]
 801fa30:	46d3      	mov	fp, sl
 801fa32:	dc21      	bgt.n	801fa78 <_dtoa_r+0x880>
 801fa34:	9b07      	ldr	r3, [sp, #28]
 801fa36:	2b02      	cmp	r3, #2
 801fa38:	dd1e      	ble.n	801fa78 <_dtoa_r+0x880>
 801fa3a:	f1bb 0f00 	cmp.w	fp, #0
 801fa3e:	f47f addc 	bne.w	801f5fa <_dtoa_r+0x402>
 801fa42:	4621      	mov	r1, r4
 801fa44:	465b      	mov	r3, fp
 801fa46:	2205      	movs	r2, #5
 801fa48:	4648      	mov	r0, r9
 801fa4a:	f000 fa95 	bl	801ff78 <__multadd>
 801fa4e:	4601      	mov	r1, r0
 801fa50:	4604      	mov	r4, r0
 801fa52:	9801      	ldr	r0, [sp, #4]
 801fa54:	f000 fcea 	bl	802042c <__mcmp>
 801fa58:	2800      	cmp	r0, #0
 801fa5a:	f77f adce 	ble.w	801f5fa <_dtoa_r+0x402>
 801fa5e:	463e      	mov	r6, r7
 801fa60:	2331      	movs	r3, #49	@ 0x31
 801fa62:	f806 3b01 	strb.w	r3, [r6], #1
 801fa66:	9b05      	ldr	r3, [sp, #20]
 801fa68:	3301      	adds	r3, #1
 801fa6a:	9305      	str	r3, [sp, #20]
 801fa6c:	e5c9      	b.n	801f602 <_dtoa_r+0x40a>
 801fa6e:	f8cd 8014 	str.w	r8, [sp, #20]
 801fa72:	4654      	mov	r4, sl
 801fa74:	4625      	mov	r5, r4
 801fa76:	e7f2      	b.n	801fa5e <_dtoa_r+0x866>
 801fa78:	9b08      	ldr	r3, [sp, #32]
 801fa7a:	2b00      	cmp	r3, #0
 801fa7c:	f000 8102 	beq.w	801fc84 <_dtoa_r+0xa8c>
 801fa80:	2e00      	cmp	r6, #0
 801fa82:	dd05      	ble.n	801fa90 <_dtoa_r+0x898>
 801fa84:	4629      	mov	r1, r5
 801fa86:	4632      	mov	r2, r6
 801fa88:	4648      	mov	r0, r9
 801fa8a:	f000 fc63 	bl	8020354 <__lshift>
 801fa8e:	4605      	mov	r5, r0
 801fa90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fa92:	2b00      	cmp	r3, #0
 801fa94:	d058      	beq.n	801fb48 <_dtoa_r+0x950>
 801fa96:	6869      	ldr	r1, [r5, #4]
 801fa98:	4648      	mov	r0, r9
 801fa9a:	f000 fa0b 	bl	801feb4 <_Balloc>
 801fa9e:	4606      	mov	r6, r0
 801faa0:	b928      	cbnz	r0, 801faae <_dtoa_r+0x8b6>
 801faa2:	4b82      	ldr	r3, [pc, #520]	@ (801fcac <_dtoa_r+0xab4>)
 801faa4:	4602      	mov	r2, r0
 801faa6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801faaa:	f7ff bbbe 	b.w	801f22a <_dtoa_r+0x32>
 801faae:	692a      	ldr	r2, [r5, #16]
 801fab0:	3202      	adds	r2, #2
 801fab2:	0092      	lsls	r2, r2, #2
 801fab4:	f105 010c 	add.w	r1, r5, #12
 801fab8:	300c      	adds	r0, #12
 801faba:	f7ff fae2 	bl	801f082 <memcpy>
 801fabe:	2201      	movs	r2, #1
 801fac0:	4631      	mov	r1, r6
 801fac2:	4648      	mov	r0, r9
 801fac4:	f000 fc46 	bl	8020354 <__lshift>
 801fac8:	1c7b      	adds	r3, r7, #1
 801faca:	9304      	str	r3, [sp, #16]
 801facc:	eb07 030b 	add.w	r3, r7, fp
 801fad0:	9309      	str	r3, [sp, #36]	@ 0x24
 801fad2:	9b02      	ldr	r3, [sp, #8]
 801fad4:	f003 0301 	and.w	r3, r3, #1
 801fad8:	46a8      	mov	r8, r5
 801fada:	9308      	str	r3, [sp, #32]
 801fadc:	4605      	mov	r5, r0
 801fade:	9b04      	ldr	r3, [sp, #16]
 801fae0:	9801      	ldr	r0, [sp, #4]
 801fae2:	4621      	mov	r1, r4
 801fae4:	f103 3bff 	add.w	fp, r3, #4294967295
 801fae8:	f7ff fafe 	bl	801f0e8 <quorem>
 801faec:	4641      	mov	r1, r8
 801faee:	9002      	str	r0, [sp, #8]
 801faf0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801faf4:	9801      	ldr	r0, [sp, #4]
 801faf6:	f000 fc99 	bl	802042c <__mcmp>
 801fafa:	462a      	mov	r2, r5
 801fafc:	9006      	str	r0, [sp, #24]
 801fafe:	4621      	mov	r1, r4
 801fb00:	4648      	mov	r0, r9
 801fb02:	f000 fcaf 	bl	8020464 <__mdiff>
 801fb06:	68c2      	ldr	r2, [r0, #12]
 801fb08:	4606      	mov	r6, r0
 801fb0a:	b9fa      	cbnz	r2, 801fb4c <_dtoa_r+0x954>
 801fb0c:	4601      	mov	r1, r0
 801fb0e:	9801      	ldr	r0, [sp, #4]
 801fb10:	f000 fc8c 	bl	802042c <__mcmp>
 801fb14:	4602      	mov	r2, r0
 801fb16:	4631      	mov	r1, r6
 801fb18:	4648      	mov	r0, r9
 801fb1a:	920a      	str	r2, [sp, #40]	@ 0x28
 801fb1c:	f000 fa0a 	bl	801ff34 <_Bfree>
 801fb20:	9b07      	ldr	r3, [sp, #28]
 801fb22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801fb24:	9e04      	ldr	r6, [sp, #16]
 801fb26:	ea42 0103 	orr.w	r1, r2, r3
 801fb2a:	9b08      	ldr	r3, [sp, #32]
 801fb2c:	4319      	orrs	r1, r3
 801fb2e:	d10f      	bne.n	801fb50 <_dtoa_r+0x958>
 801fb30:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fb34:	d028      	beq.n	801fb88 <_dtoa_r+0x990>
 801fb36:	9b06      	ldr	r3, [sp, #24]
 801fb38:	2b00      	cmp	r3, #0
 801fb3a:	dd02      	ble.n	801fb42 <_dtoa_r+0x94a>
 801fb3c:	9b02      	ldr	r3, [sp, #8]
 801fb3e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801fb42:	f88b a000 	strb.w	sl, [fp]
 801fb46:	e55e      	b.n	801f606 <_dtoa_r+0x40e>
 801fb48:	4628      	mov	r0, r5
 801fb4a:	e7bd      	b.n	801fac8 <_dtoa_r+0x8d0>
 801fb4c:	2201      	movs	r2, #1
 801fb4e:	e7e2      	b.n	801fb16 <_dtoa_r+0x91e>
 801fb50:	9b06      	ldr	r3, [sp, #24]
 801fb52:	2b00      	cmp	r3, #0
 801fb54:	db04      	blt.n	801fb60 <_dtoa_r+0x968>
 801fb56:	9907      	ldr	r1, [sp, #28]
 801fb58:	430b      	orrs	r3, r1
 801fb5a:	9908      	ldr	r1, [sp, #32]
 801fb5c:	430b      	orrs	r3, r1
 801fb5e:	d120      	bne.n	801fba2 <_dtoa_r+0x9aa>
 801fb60:	2a00      	cmp	r2, #0
 801fb62:	ddee      	ble.n	801fb42 <_dtoa_r+0x94a>
 801fb64:	9901      	ldr	r1, [sp, #4]
 801fb66:	2201      	movs	r2, #1
 801fb68:	4648      	mov	r0, r9
 801fb6a:	f000 fbf3 	bl	8020354 <__lshift>
 801fb6e:	4621      	mov	r1, r4
 801fb70:	9001      	str	r0, [sp, #4]
 801fb72:	f000 fc5b 	bl	802042c <__mcmp>
 801fb76:	2800      	cmp	r0, #0
 801fb78:	dc03      	bgt.n	801fb82 <_dtoa_r+0x98a>
 801fb7a:	d1e2      	bne.n	801fb42 <_dtoa_r+0x94a>
 801fb7c:	f01a 0f01 	tst.w	sl, #1
 801fb80:	d0df      	beq.n	801fb42 <_dtoa_r+0x94a>
 801fb82:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fb86:	d1d9      	bne.n	801fb3c <_dtoa_r+0x944>
 801fb88:	2339      	movs	r3, #57	@ 0x39
 801fb8a:	f88b 3000 	strb.w	r3, [fp]
 801fb8e:	4633      	mov	r3, r6
 801fb90:	461e      	mov	r6, r3
 801fb92:	3b01      	subs	r3, #1
 801fb94:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801fb98:	2a39      	cmp	r2, #57	@ 0x39
 801fb9a:	d052      	beq.n	801fc42 <_dtoa_r+0xa4a>
 801fb9c:	3201      	adds	r2, #1
 801fb9e:	701a      	strb	r2, [r3, #0]
 801fba0:	e531      	b.n	801f606 <_dtoa_r+0x40e>
 801fba2:	2a00      	cmp	r2, #0
 801fba4:	dd07      	ble.n	801fbb6 <_dtoa_r+0x9be>
 801fba6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fbaa:	d0ed      	beq.n	801fb88 <_dtoa_r+0x990>
 801fbac:	f10a 0301 	add.w	r3, sl, #1
 801fbb0:	f88b 3000 	strb.w	r3, [fp]
 801fbb4:	e527      	b.n	801f606 <_dtoa_r+0x40e>
 801fbb6:	9b04      	ldr	r3, [sp, #16]
 801fbb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fbba:	f803 ac01 	strb.w	sl, [r3, #-1]
 801fbbe:	4293      	cmp	r3, r2
 801fbc0:	d029      	beq.n	801fc16 <_dtoa_r+0xa1e>
 801fbc2:	9901      	ldr	r1, [sp, #4]
 801fbc4:	2300      	movs	r3, #0
 801fbc6:	220a      	movs	r2, #10
 801fbc8:	4648      	mov	r0, r9
 801fbca:	f000 f9d5 	bl	801ff78 <__multadd>
 801fbce:	45a8      	cmp	r8, r5
 801fbd0:	9001      	str	r0, [sp, #4]
 801fbd2:	f04f 0300 	mov.w	r3, #0
 801fbd6:	f04f 020a 	mov.w	r2, #10
 801fbda:	4641      	mov	r1, r8
 801fbdc:	4648      	mov	r0, r9
 801fbde:	d107      	bne.n	801fbf0 <_dtoa_r+0x9f8>
 801fbe0:	f000 f9ca 	bl	801ff78 <__multadd>
 801fbe4:	4680      	mov	r8, r0
 801fbe6:	4605      	mov	r5, r0
 801fbe8:	9b04      	ldr	r3, [sp, #16]
 801fbea:	3301      	adds	r3, #1
 801fbec:	9304      	str	r3, [sp, #16]
 801fbee:	e776      	b.n	801fade <_dtoa_r+0x8e6>
 801fbf0:	f000 f9c2 	bl	801ff78 <__multadd>
 801fbf4:	4629      	mov	r1, r5
 801fbf6:	4680      	mov	r8, r0
 801fbf8:	2300      	movs	r3, #0
 801fbfa:	220a      	movs	r2, #10
 801fbfc:	4648      	mov	r0, r9
 801fbfe:	f000 f9bb 	bl	801ff78 <__multadd>
 801fc02:	4605      	mov	r5, r0
 801fc04:	e7f0      	b.n	801fbe8 <_dtoa_r+0x9f0>
 801fc06:	f1bb 0f00 	cmp.w	fp, #0
 801fc0a:	bfcc      	ite	gt
 801fc0c:	465e      	movgt	r6, fp
 801fc0e:	2601      	movle	r6, #1
 801fc10:	443e      	add	r6, r7
 801fc12:	f04f 0800 	mov.w	r8, #0
 801fc16:	9901      	ldr	r1, [sp, #4]
 801fc18:	2201      	movs	r2, #1
 801fc1a:	4648      	mov	r0, r9
 801fc1c:	f000 fb9a 	bl	8020354 <__lshift>
 801fc20:	4621      	mov	r1, r4
 801fc22:	9001      	str	r0, [sp, #4]
 801fc24:	f000 fc02 	bl	802042c <__mcmp>
 801fc28:	2800      	cmp	r0, #0
 801fc2a:	dcb0      	bgt.n	801fb8e <_dtoa_r+0x996>
 801fc2c:	d102      	bne.n	801fc34 <_dtoa_r+0xa3c>
 801fc2e:	f01a 0f01 	tst.w	sl, #1
 801fc32:	d1ac      	bne.n	801fb8e <_dtoa_r+0x996>
 801fc34:	4633      	mov	r3, r6
 801fc36:	461e      	mov	r6, r3
 801fc38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801fc3c:	2a30      	cmp	r2, #48	@ 0x30
 801fc3e:	d0fa      	beq.n	801fc36 <_dtoa_r+0xa3e>
 801fc40:	e4e1      	b.n	801f606 <_dtoa_r+0x40e>
 801fc42:	429f      	cmp	r7, r3
 801fc44:	d1a4      	bne.n	801fb90 <_dtoa_r+0x998>
 801fc46:	9b05      	ldr	r3, [sp, #20]
 801fc48:	3301      	adds	r3, #1
 801fc4a:	9305      	str	r3, [sp, #20]
 801fc4c:	2331      	movs	r3, #49	@ 0x31
 801fc4e:	703b      	strb	r3, [r7, #0]
 801fc50:	e4d9      	b.n	801f606 <_dtoa_r+0x40e>
 801fc52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fc54:	4f16      	ldr	r7, [pc, #88]	@ (801fcb0 <_dtoa_r+0xab8>)
 801fc56:	b11b      	cbz	r3, 801fc60 <_dtoa_r+0xa68>
 801fc58:	f107 0308 	add.w	r3, r7, #8
 801fc5c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fc5e:	6013      	str	r3, [r2, #0]
 801fc60:	4638      	mov	r0, r7
 801fc62:	b011      	add	sp, #68	@ 0x44
 801fc64:	ecbd 8b02 	vpop	{d8}
 801fc68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc6c:	9b07      	ldr	r3, [sp, #28]
 801fc6e:	2b01      	cmp	r3, #1
 801fc70:	f77f ae2c 	ble.w	801f8cc <_dtoa_r+0x6d4>
 801fc74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fc76:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fc78:	2001      	movs	r0, #1
 801fc7a:	e64c      	b.n	801f916 <_dtoa_r+0x71e>
 801fc7c:	f1bb 0f00 	cmp.w	fp, #0
 801fc80:	f77f aed8 	ble.w	801fa34 <_dtoa_r+0x83c>
 801fc84:	463e      	mov	r6, r7
 801fc86:	9801      	ldr	r0, [sp, #4]
 801fc88:	4621      	mov	r1, r4
 801fc8a:	f7ff fa2d 	bl	801f0e8 <quorem>
 801fc8e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fc92:	f806 ab01 	strb.w	sl, [r6], #1
 801fc96:	1bf2      	subs	r2, r6, r7
 801fc98:	4593      	cmp	fp, r2
 801fc9a:	ddb4      	ble.n	801fc06 <_dtoa_r+0xa0e>
 801fc9c:	9901      	ldr	r1, [sp, #4]
 801fc9e:	2300      	movs	r3, #0
 801fca0:	220a      	movs	r2, #10
 801fca2:	4648      	mov	r0, r9
 801fca4:	f000 f968 	bl	801ff78 <__multadd>
 801fca8:	9001      	str	r0, [sp, #4]
 801fcaa:	e7ec      	b.n	801fc86 <_dtoa_r+0xa8e>
 801fcac:	080265c5 	.word	0x080265c5
 801fcb0:	08026560 	.word	0x08026560

0801fcb4 <_free_r>:
 801fcb4:	b538      	push	{r3, r4, r5, lr}
 801fcb6:	4605      	mov	r5, r0
 801fcb8:	2900      	cmp	r1, #0
 801fcba:	d041      	beq.n	801fd40 <_free_r+0x8c>
 801fcbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fcc0:	1f0c      	subs	r4, r1, #4
 801fcc2:	2b00      	cmp	r3, #0
 801fcc4:	bfb8      	it	lt
 801fcc6:	18e4      	addlt	r4, r4, r3
 801fcc8:	f000 f8e8 	bl	801fe9c <__malloc_lock>
 801fccc:	4a1d      	ldr	r2, [pc, #116]	@ (801fd44 <_free_r+0x90>)
 801fcce:	6813      	ldr	r3, [r2, #0]
 801fcd0:	b933      	cbnz	r3, 801fce0 <_free_r+0x2c>
 801fcd2:	6063      	str	r3, [r4, #4]
 801fcd4:	6014      	str	r4, [r2, #0]
 801fcd6:	4628      	mov	r0, r5
 801fcd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fcdc:	f000 b8e4 	b.w	801fea8 <__malloc_unlock>
 801fce0:	42a3      	cmp	r3, r4
 801fce2:	d908      	bls.n	801fcf6 <_free_r+0x42>
 801fce4:	6820      	ldr	r0, [r4, #0]
 801fce6:	1821      	adds	r1, r4, r0
 801fce8:	428b      	cmp	r3, r1
 801fcea:	bf01      	itttt	eq
 801fcec:	6819      	ldreq	r1, [r3, #0]
 801fcee:	685b      	ldreq	r3, [r3, #4]
 801fcf0:	1809      	addeq	r1, r1, r0
 801fcf2:	6021      	streq	r1, [r4, #0]
 801fcf4:	e7ed      	b.n	801fcd2 <_free_r+0x1e>
 801fcf6:	461a      	mov	r2, r3
 801fcf8:	685b      	ldr	r3, [r3, #4]
 801fcfa:	b10b      	cbz	r3, 801fd00 <_free_r+0x4c>
 801fcfc:	42a3      	cmp	r3, r4
 801fcfe:	d9fa      	bls.n	801fcf6 <_free_r+0x42>
 801fd00:	6811      	ldr	r1, [r2, #0]
 801fd02:	1850      	adds	r0, r2, r1
 801fd04:	42a0      	cmp	r0, r4
 801fd06:	d10b      	bne.n	801fd20 <_free_r+0x6c>
 801fd08:	6820      	ldr	r0, [r4, #0]
 801fd0a:	4401      	add	r1, r0
 801fd0c:	1850      	adds	r0, r2, r1
 801fd0e:	4283      	cmp	r3, r0
 801fd10:	6011      	str	r1, [r2, #0]
 801fd12:	d1e0      	bne.n	801fcd6 <_free_r+0x22>
 801fd14:	6818      	ldr	r0, [r3, #0]
 801fd16:	685b      	ldr	r3, [r3, #4]
 801fd18:	6053      	str	r3, [r2, #4]
 801fd1a:	4408      	add	r0, r1
 801fd1c:	6010      	str	r0, [r2, #0]
 801fd1e:	e7da      	b.n	801fcd6 <_free_r+0x22>
 801fd20:	d902      	bls.n	801fd28 <_free_r+0x74>
 801fd22:	230c      	movs	r3, #12
 801fd24:	602b      	str	r3, [r5, #0]
 801fd26:	e7d6      	b.n	801fcd6 <_free_r+0x22>
 801fd28:	6820      	ldr	r0, [r4, #0]
 801fd2a:	1821      	adds	r1, r4, r0
 801fd2c:	428b      	cmp	r3, r1
 801fd2e:	bf04      	itt	eq
 801fd30:	6819      	ldreq	r1, [r3, #0]
 801fd32:	685b      	ldreq	r3, [r3, #4]
 801fd34:	6063      	str	r3, [r4, #4]
 801fd36:	bf04      	itt	eq
 801fd38:	1809      	addeq	r1, r1, r0
 801fd3a:	6021      	streq	r1, [r4, #0]
 801fd3c:	6054      	str	r4, [r2, #4]
 801fd3e:	e7ca      	b.n	801fcd6 <_free_r+0x22>
 801fd40:	bd38      	pop	{r3, r4, r5, pc}
 801fd42:	bf00      	nop
 801fd44:	20068b2c 	.word	0x20068b2c

0801fd48 <malloc>:
 801fd48:	4b02      	ldr	r3, [pc, #8]	@ (801fd54 <malloc+0xc>)
 801fd4a:	4601      	mov	r1, r0
 801fd4c:	6818      	ldr	r0, [r3, #0]
 801fd4e:	f000 b825 	b.w	801fd9c <_malloc_r>
 801fd52:	bf00      	nop
 801fd54:	2000004c 	.word	0x2000004c

0801fd58 <sbrk_aligned>:
 801fd58:	b570      	push	{r4, r5, r6, lr}
 801fd5a:	4e0f      	ldr	r6, [pc, #60]	@ (801fd98 <sbrk_aligned+0x40>)
 801fd5c:	460c      	mov	r4, r1
 801fd5e:	6831      	ldr	r1, [r6, #0]
 801fd60:	4605      	mov	r5, r0
 801fd62:	b911      	cbnz	r1, 801fd6a <sbrk_aligned+0x12>
 801fd64:	f001 fee4 	bl	8021b30 <_sbrk_r>
 801fd68:	6030      	str	r0, [r6, #0]
 801fd6a:	4621      	mov	r1, r4
 801fd6c:	4628      	mov	r0, r5
 801fd6e:	f001 fedf 	bl	8021b30 <_sbrk_r>
 801fd72:	1c43      	adds	r3, r0, #1
 801fd74:	d103      	bne.n	801fd7e <sbrk_aligned+0x26>
 801fd76:	f04f 34ff 	mov.w	r4, #4294967295
 801fd7a:	4620      	mov	r0, r4
 801fd7c:	bd70      	pop	{r4, r5, r6, pc}
 801fd7e:	1cc4      	adds	r4, r0, #3
 801fd80:	f024 0403 	bic.w	r4, r4, #3
 801fd84:	42a0      	cmp	r0, r4
 801fd86:	d0f8      	beq.n	801fd7a <sbrk_aligned+0x22>
 801fd88:	1a21      	subs	r1, r4, r0
 801fd8a:	4628      	mov	r0, r5
 801fd8c:	f001 fed0 	bl	8021b30 <_sbrk_r>
 801fd90:	3001      	adds	r0, #1
 801fd92:	d1f2      	bne.n	801fd7a <sbrk_aligned+0x22>
 801fd94:	e7ef      	b.n	801fd76 <sbrk_aligned+0x1e>
 801fd96:	bf00      	nop
 801fd98:	20068b28 	.word	0x20068b28

0801fd9c <_malloc_r>:
 801fd9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fda0:	1ccd      	adds	r5, r1, #3
 801fda2:	f025 0503 	bic.w	r5, r5, #3
 801fda6:	3508      	adds	r5, #8
 801fda8:	2d0c      	cmp	r5, #12
 801fdaa:	bf38      	it	cc
 801fdac:	250c      	movcc	r5, #12
 801fdae:	2d00      	cmp	r5, #0
 801fdb0:	4606      	mov	r6, r0
 801fdb2:	db01      	blt.n	801fdb8 <_malloc_r+0x1c>
 801fdb4:	42a9      	cmp	r1, r5
 801fdb6:	d904      	bls.n	801fdc2 <_malloc_r+0x26>
 801fdb8:	230c      	movs	r3, #12
 801fdba:	6033      	str	r3, [r6, #0]
 801fdbc:	2000      	movs	r0, #0
 801fdbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fdc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801fe98 <_malloc_r+0xfc>
 801fdc6:	f000 f869 	bl	801fe9c <__malloc_lock>
 801fdca:	f8d8 3000 	ldr.w	r3, [r8]
 801fdce:	461c      	mov	r4, r3
 801fdd0:	bb44      	cbnz	r4, 801fe24 <_malloc_r+0x88>
 801fdd2:	4629      	mov	r1, r5
 801fdd4:	4630      	mov	r0, r6
 801fdd6:	f7ff ffbf 	bl	801fd58 <sbrk_aligned>
 801fdda:	1c43      	adds	r3, r0, #1
 801fddc:	4604      	mov	r4, r0
 801fdde:	d158      	bne.n	801fe92 <_malloc_r+0xf6>
 801fde0:	f8d8 4000 	ldr.w	r4, [r8]
 801fde4:	4627      	mov	r7, r4
 801fde6:	2f00      	cmp	r7, #0
 801fde8:	d143      	bne.n	801fe72 <_malloc_r+0xd6>
 801fdea:	2c00      	cmp	r4, #0
 801fdec:	d04b      	beq.n	801fe86 <_malloc_r+0xea>
 801fdee:	6823      	ldr	r3, [r4, #0]
 801fdf0:	4639      	mov	r1, r7
 801fdf2:	4630      	mov	r0, r6
 801fdf4:	eb04 0903 	add.w	r9, r4, r3
 801fdf8:	f001 fe9a 	bl	8021b30 <_sbrk_r>
 801fdfc:	4581      	cmp	r9, r0
 801fdfe:	d142      	bne.n	801fe86 <_malloc_r+0xea>
 801fe00:	6821      	ldr	r1, [r4, #0]
 801fe02:	1a6d      	subs	r5, r5, r1
 801fe04:	4629      	mov	r1, r5
 801fe06:	4630      	mov	r0, r6
 801fe08:	f7ff ffa6 	bl	801fd58 <sbrk_aligned>
 801fe0c:	3001      	adds	r0, #1
 801fe0e:	d03a      	beq.n	801fe86 <_malloc_r+0xea>
 801fe10:	6823      	ldr	r3, [r4, #0]
 801fe12:	442b      	add	r3, r5
 801fe14:	6023      	str	r3, [r4, #0]
 801fe16:	f8d8 3000 	ldr.w	r3, [r8]
 801fe1a:	685a      	ldr	r2, [r3, #4]
 801fe1c:	bb62      	cbnz	r2, 801fe78 <_malloc_r+0xdc>
 801fe1e:	f8c8 7000 	str.w	r7, [r8]
 801fe22:	e00f      	b.n	801fe44 <_malloc_r+0xa8>
 801fe24:	6822      	ldr	r2, [r4, #0]
 801fe26:	1b52      	subs	r2, r2, r5
 801fe28:	d420      	bmi.n	801fe6c <_malloc_r+0xd0>
 801fe2a:	2a0b      	cmp	r2, #11
 801fe2c:	d917      	bls.n	801fe5e <_malloc_r+0xc2>
 801fe2e:	1961      	adds	r1, r4, r5
 801fe30:	42a3      	cmp	r3, r4
 801fe32:	6025      	str	r5, [r4, #0]
 801fe34:	bf18      	it	ne
 801fe36:	6059      	strne	r1, [r3, #4]
 801fe38:	6863      	ldr	r3, [r4, #4]
 801fe3a:	bf08      	it	eq
 801fe3c:	f8c8 1000 	streq.w	r1, [r8]
 801fe40:	5162      	str	r2, [r4, r5]
 801fe42:	604b      	str	r3, [r1, #4]
 801fe44:	4630      	mov	r0, r6
 801fe46:	f000 f82f 	bl	801fea8 <__malloc_unlock>
 801fe4a:	f104 000b 	add.w	r0, r4, #11
 801fe4e:	1d23      	adds	r3, r4, #4
 801fe50:	f020 0007 	bic.w	r0, r0, #7
 801fe54:	1ac2      	subs	r2, r0, r3
 801fe56:	bf1c      	itt	ne
 801fe58:	1a1b      	subne	r3, r3, r0
 801fe5a:	50a3      	strne	r3, [r4, r2]
 801fe5c:	e7af      	b.n	801fdbe <_malloc_r+0x22>
 801fe5e:	6862      	ldr	r2, [r4, #4]
 801fe60:	42a3      	cmp	r3, r4
 801fe62:	bf0c      	ite	eq
 801fe64:	f8c8 2000 	streq.w	r2, [r8]
 801fe68:	605a      	strne	r2, [r3, #4]
 801fe6a:	e7eb      	b.n	801fe44 <_malloc_r+0xa8>
 801fe6c:	4623      	mov	r3, r4
 801fe6e:	6864      	ldr	r4, [r4, #4]
 801fe70:	e7ae      	b.n	801fdd0 <_malloc_r+0x34>
 801fe72:	463c      	mov	r4, r7
 801fe74:	687f      	ldr	r7, [r7, #4]
 801fe76:	e7b6      	b.n	801fde6 <_malloc_r+0x4a>
 801fe78:	461a      	mov	r2, r3
 801fe7a:	685b      	ldr	r3, [r3, #4]
 801fe7c:	42a3      	cmp	r3, r4
 801fe7e:	d1fb      	bne.n	801fe78 <_malloc_r+0xdc>
 801fe80:	2300      	movs	r3, #0
 801fe82:	6053      	str	r3, [r2, #4]
 801fe84:	e7de      	b.n	801fe44 <_malloc_r+0xa8>
 801fe86:	230c      	movs	r3, #12
 801fe88:	6033      	str	r3, [r6, #0]
 801fe8a:	4630      	mov	r0, r6
 801fe8c:	f000 f80c 	bl	801fea8 <__malloc_unlock>
 801fe90:	e794      	b.n	801fdbc <_malloc_r+0x20>
 801fe92:	6005      	str	r5, [r0, #0]
 801fe94:	e7d6      	b.n	801fe44 <_malloc_r+0xa8>
 801fe96:	bf00      	nop
 801fe98:	20068b2c 	.word	0x20068b2c

0801fe9c <__malloc_lock>:
 801fe9c:	4801      	ldr	r0, [pc, #4]	@ (801fea4 <__malloc_lock+0x8>)
 801fe9e:	f7ff b8ee 	b.w	801f07e <__retarget_lock_acquire_recursive>
 801fea2:	bf00      	nop
 801fea4:	20068b24 	.word	0x20068b24

0801fea8 <__malloc_unlock>:
 801fea8:	4801      	ldr	r0, [pc, #4]	@ (801feb0 <__malloc_unlock+0x8>)
 801feaa:	f7ff b8e9 	b.w	801f080 <__retarget_lock_release_recursive>
 801feae:	bf00      	nop
 801feb0:	20068b24 	.word	0x20068b24

0801feb4 <_Balloc>:
 801feb4:	b570      	push	{r4, r5, r6, lr}
 801feb6:	69c6      	ldr	r6, [r0, #28]
 801feb8:	4604      	mov	r4, r0
 801feba:	460d      	mov	r5, r1
 801febc:	b976      	cbnz	r6, 801fedc <_Balloc+0x28>
 801febe:	2010      	movs	r0, #16
 801fec0:	f7ff ff42 	bl	801fd48 <malloc>
 801fec4:	4602      	mov	r2, r0
 801fec6:	61e0      	str	r0, [r4, #28]
 801fec8:	b920      	cbnz	r0, 801fed4 <_Balloc+0x20>
 801feca:	4b18      	ldr	r3, [pc, #96]	@ (801ff2c <_Balloc+0x78>)
 801fecc:	4818      	ldr	r0, [pc, #96]	@ (801ff30 <_Balloc+0x7c>)
 801fece:	216b      	movs	r1, #107	@ 0x6b
 801fed0:	f7ff f8ec 	bl	801f0ac <__assert_func>
 801fed4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fed8:	6006      	str	r6, [r0, #0]
 801feda:	60c6      	str	r6, [r0, #12]
 801fedc:	69e6      	ldr	r6, [r4, #28]
 801fede:	68f3      	ldr	r3, [r6, #12]
 801fee0:	b183      	cbz	r3, 801ff04 <_Balloc+0x50>
 801fee2:	69e3      	ldr	r3, [r4, #28]
 801fee4:	68db      	ldr	r3, [r3, #12]
 801fee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801feea:	b9b8      	cbnz	r0, 801ff1c <_Balloc+0x68>
 801feec:	2101      	movs	r1, #1
 801feee:	fa01 f605 	lsl.w	r6, r1, r5
 801fef2:	1d72      	adds	r2, r6, #5
 801fef4:	0092      	lsls	r2, r2, #2
 801fef6:	4620      	mov	r0, r4
 801fef8:	f001 fe39 	bl	8021b6e <_calloc_r>
 801fefc:	b160      	cbz	r0, 801ff18 <_Balloc+0x64>
 801fefe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ff02:	e00e      	b.n	801ff22 <_Balloc+0x6e>
 801ff04:	2221      	movs	r2, #33	@ 0x21
 801ff06:	2104      	movs	r1, #4
 801ff08:	4620      	mov	r0, r4
 801ff0a:	f001 fe30 	bl	8021b6e <_calloc_r>
 801ff0e:	69e3      	ldr	r3, [r4, #28]
 801ff10:	60f0      	str	r0, [r6, #12]
 801ff12:	68db      	ldr	r3, [r3, #12]
 801ff14:	2b00      	cmp	r3, #0
 801ff16:	d1e4      	bne.n	801fee2 <_Balloc+0x2e>
 801ff18:	2000      	movs	r0, #0
 801ff1a:	bd70      	pop	{r4, r5, r6, pc}
 801ff1c:	6802      	ldr	r2, [r0, #0]
 801ff1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ff22:	2300      	movs	r3, #0
 801ff24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ff28:	e7f7      	b.n	801ff1a <_Balloc+0x66>
 801ff2a:	bf00      	nop
 801ff2c:	08026424 	.word	0x08026424
 801ff30:	080265d6 	.word	0x080265d6

0801ff34 <_Bfree>:
 801ff34:	b570      	push	{r4, r5, r6, lr}
 801ff36:	69c6      	ldr	r6, [r0, #28]
 801ff38:	4605      	mov	r5, r0
 801ff3a:	460c      	mov	r4, r1
 801ff3c:	b976      	cbnz	r6, 801ff5c <_Bfree+0x28>
 801ff3e:	2010      	movs	r0, #16
 801ff40:	f7ff ff02 	bl	801fd48 <malloc>
 801ff44:	4602      	mov	r2, r0
 801ff46:	61e8      	str	r0, [r5, #28]
 801ff48:	b920      	cbnz	r0, 801ff54 <_Bfree+0x20>
 801ff4a:	4b09      	ldr	r3, [pc, #36]	@ (801ff70 <_Bfree+0x3c>)
 801ff4c:	4809      	ldr	r0, [pc, #36]	@ (801ff74 <_Bfree+0x40>)
 801ff4e:	218f      	movs	r1, #143	@ 0x8f
 801ff50:	f7ff f8ac 	bl	801f0ac <__assert_func>
 801ff54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ff58:	6006      	str	r6, [r0, #0]
 801ff5a:	60c6      	str	r6, [r0, #12]
 801ff5c:	b13c      	cbz	r4, 801ff6e <_Bfree+0x3a>
 801ff5e:	69eb      	ldr	r3, [r5, #28]
 801ff60:	6862      	ldr	r2, [r4, #4]
 801ff62:	68db      	ldr	r3, [r3, #12]
 801ff64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ff68:	6021      	str	r1, [r4, #0]
 801ff6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ff6e:	bd70      	pop	{r4, r5, r6, pc}
 801ff70:	08026424 	.word	0x08026424
 801ff74:	080265d6 	.word	0x080265d6

0801ff78 <__multadd>:
 801ff78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ff7c:	690d      	ldr	r5, [r1, #16]
 801ff7e:	4607      	mov	r7, r0
 801ff80:	460c      	mov	r4, r1
 801ff82:	461e      	mov	r6, r3
 801ff84:	f101 0c14 	add.w	ip, r1, #20
 801ff88:	2000      	movs	r0, #0
 801ff8a:	f8dc 3000 	ldr.w	r3, [ip]
 801ff8e:	b299      	uxth	r1, r3
 801ff90:	fb02 6101 	mla	r1, r2, r1, r6
 801ff94:	0c1e      	lsrs	r6, r3, #16
 801ff96:	0c0b      	lsrs	r3, r1, #16
 801ff98:	fb02 3306 	mla	r3, r2, r6, r3
 801ff9c:	b289      	uxth	r1, r1
 801ff9e:	3001      	adds	r0, #1
 801ffa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ffa4:	4285      	cmp	r5, r0
 801ffa6:	f84c 1b04 	str.w	r1, [ip], #4
 801ffaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ffae:	dcec      	bgt.n	801ff8a <__multadd+0x12>
 801ffb0:	b30e      	cbz	r6, 801fff6 <__multadd+0x7e>
 801ffb2:	68a3      	ldr	r3, [r4, #8]
 801ffb4:	42ab      	cmp	r3, r5
 801ffb6:	dc19      	bgt.n	801ffec <__multadd+0x74>
 801ffb8:	6861      	ldr	r1, [r4, #4]
 801ffba:	4638      	mov	r0, r7
 801ffbc:	3101      	adds	r1, #1
 801ffbe:	f7ff ff79 	bl	801feb4 <_Balloc>
 801ffc2:	4680      	mov	r8, r0
 801ffc4:	b928      	cbnz	r0, 801ffd2 <__multadd+0x5a>
 801ffc6:	4602      	mov	r2, r0
 801ffc8:	4b0c      	ldr	r3, [pc, #48]	@ (801fffc <__multadd+0x84>)
 801ffca:	480d      	ldr	r0, [pc, #52]	@ (8020000 <__multadd+0x88>)
 801ffcc:	21ba      	movs	r1, #186	@ 0xba
 801ffce:	f7ff f86d 	bl	801f0ac <__assert_func>
 801ffd2:	6922      	ldr	r2, [r4, #16]
 801ffd4:	3202      	adds	r2, #2
 801ffd6:	f104 010c 	add.w	r1, r4, #12
 801ffda:	0092      	lsls	r2, r2, #2
 801ffdc:	300c      	adds	r0, #12
 801ffde:	f7ff f850 	bl	801f082 <memcpy>
 801ffe2:	4621      	mov	r1, r4
 801ffe4:	4638      	mov	r0, r7
 801ffe6:	f7ff ffa5 	bl	801ff34 <_Bfree>
 801ffea:	4644      	mov	r4, r8
 801ffec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801fff0:	3501      	adds	r5, #1
 801fff2:	615e      	str	r6, [r3, #20]
 801fff4:	6125      	str	r5, [r4, #16]
 801fff6:	4620      	mov	r0, r4
 801fff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fffc:	080265c5 	.word	0x080265c5
 8020000:	080265d6 	.word	0x080265d6

08020004 <__s2b>:
 8020004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020008:	460c      	mov	r4, r1
 802000a:	4615      	mov	r5, r2
 802000c:	461f      	mov	r7, r3
 802000e:	2209      	movs	r2, #9
 8020010:	3308      	adds	r3, #8
 8020012:	4606      	mov	r6, r0
 8020014:	fb93 f3f2 	sdiv	r3, r3, r2
 8020018:	2100      	movs	r1, #0
 802001a:	2201      	movs	r2, #1
 802001c:	429a      	cmp	r2, r3
 802001e:	db09      	blt.n	8020034 <__s2b+0x30>
 8020020:	4630      	mov	r0, r6
 8020022:	f7ff ff47 	bl	801feb4 <_Balloc>
 8020026:	b940      	cbnz	r0, 802003a <__s2b+0x36>
 8020028:	4602      	mov	r2, r0
 802002a:	4b19      	ldr	r3, [pc, #100]	@ (8020090 <__s2b+0x8c>)
 802002c:	4819      	ldr	r0, [pc, #100]	@ (8020094 <__s2b+0x90>)
 802002e:	21d3      	movs	r1, #211	@ 0xd3
 8020030:	f7ff f83c 	bl	801f0ac <__assert_func>
 8020034:	0052      	lsls	r2, r2, #1
 8020036:	3101      	adds	r1, #1
 8020038:	e7f0      	b.n	802001c <__s2b+0x18>
 802003a:	9b08      	ldr	r3, [sp, #32]
 802003c:	6143      	str	r3, [r0, #20]
 802003e:	2d09      	cmp	r5, #9
 8020040:	f04f 0301 	mov.w	r3, #1
 8020044:	6103      	str	r3, [r0, #16]
 8020046:	dd16      	ble.n	8020076 <__s2b+0x72>
 8020048:	f104 0909 	add.w	r9, r4, #9
 802004c:	46c8      	mov	r8, r9
 802004e:	442c      	add	r4, r5
 8020050:	f818 3b01 	ldrb.w	r3, [r8], #1
 8020054:	4601      	mov	r1, r0
 8020056:	3b30      	subs	r3, #48	@ 0x30
 8020058:	220a      	movs	r2, #10
 802005a:	4630      	mov	r0, r6
 802005c:	f7ff ff8c 	bl	801ff78 <__multadd>
 8020060:	45a0      	cmp	r8, r4
 8020062:	d1f5      	bne.n	8020050 <__s2b+0x4c>
 8020064:	f1a5 0408 	sub.w	r4, r5, #8
 8020068:	444c      	add	r4, r9
 802006a:	1b2d      	subs	r5, r5, r4
 802006c:	1963      	adds	r3, r4, r5
 802006e:	42bb      	cmp	r3, r7
 8020070:	db04      	blt.n	802007c <__s2b+0x78>
 8020072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020076:	340a      	adds	r4, #10
 8020078:	2509      	movs	r5, #9
 802007a:	e7f6      	b.n	802006a <__s2b+0x66>
 802007c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8020080:	4601      	mov	r1, r0
 8020082:	3b30      	subs	r3, #48	@ 0x30
 8020084:	220a      	movs	r2, #10
 8020086:	4630      	mov	r0, r6
 8020088:	f7ff ff76 	bl	801ff78 <__multadd>
 802008c:	e7ee      	b.n	802006c <__s2b+0x68>
 802008e:	bf00      	nop
 8020090:	080265c5 	.word	0x080265c5
 8020094:	080265d6 	.word	0x080265d6

08020098 <__hi0bits>:
 8020098:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 802009c:	4603      	mov	r3, r0
 802009e:	bf36      	itet	cc
 80200a0:	0403      	lslcc	r3, r0, #16
 80200a2:	2000      	movcs	r0, #0
 80200a4:	2010      	movcc	r0, #16
 80200a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80200aa:	bf3c      	itt	cc
 80200ac:	021b      	lslcc	r3, r3, #8
 80200ae:	3008      	addcc	r0, #8
 80200b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80200b4:	bf3c      	itt	cc
 80200b6:	011b      	lslcc	r3, r3, #4
 80200b8:	3004      	addcc	r0, #4
 80200ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80200be:	bf3c      	itt	cc
 80200c0:	009b      	lslcc	r3, r3, #2
 80200c2:	3002      	addcc	r0, #2
 80200c4:	2b00      	cmp	r3, #0
 80200c6:	db05      	blt.n	80200d4 <__hi0bits+0x3c>
 80200c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80200cc:	f100 0001 	add.w	r0, r0, #1
 80200d0:	bf08      	it	eq
 80200d2:	2020      	moveq	r0, #32
 80200d4:	4770      	bx	lr

080200d6 <__lo0bits>:
 80200d6:	6803      	ldr	r3, [r0, #0]
 80200d8:	4602      	mov	r2, r0
 80200da:	f013 0007 	ands.w	r0, r3, #7
 80200de:	d00b      	beq.n	80200f8 <__lo0bits+0x22>
 80200e0:	07d9      	lsls	r1, r3, #31
 80200e2:	d421      	bmi.n	8020128 <__lo0bits+0x52>
 80200e4:	0798      	lsls	r0, r3, #30
 80200e6:	bf49      	itett	mi
 80200e8:	085b      	lsrmi	r3, r3, #1
 80200ea:	089b      	lsrpl	r3, r3, #2
 80200ec:	2001      	movmi	r0, #1
 80200ee:	6013      	strmi	r3, [r2, #0]
 80200f0:	bf5c      	itt	pl
 80200f2:	6013      	strpl	r3, [r2, #0]
 80200f4:	2002      	movpl	r0, #2
 80200f6:	4770      	bx	lr
 80200f8:	b299      	uxth	r1, r3
 80200fa:	b909      	cbnz	r1, 8020100 <__lo0bits+0x2a>
 80200fc:	0c1b      	lsrs	r3, r3, #16
 80200fe:	2010      	movs	r0, #16
 8020100:	b2d9      	uxtb	r1, r3
 8020102:	b909      	cbnz	r1, 8020108 <__lo0bits+0x32>
 8020104:	3008      	adds	r0, #8
 8020106:	0a1b      	lsrs	r3, r3, #8
 8020108:	0719      	lsls	r1, r3, #28
 802010a:	bf04      	itt	eq
 802010c:	091b      	lsreq	r3, r3, #4
 802010e:	3004      	addeq	r0, #4
 8020110:	0799      	lsls	r1, r3, #30
 8020112:	bf04      	itt	eq
 8020114:	089b      	lsreq	r3, r3, #2
 8020116:	3002      	addeq	r0, #2
 8020118:	07d9      	lsls	r1, r3, #31
 802011a:	d403      	bmi.n	8020124 <__lo0bits+0x4e>
 802011c:	085b      	lsrs	r3, r3, #1
 802011e:	f100 0001 	add.w	r0, r0, #1
 8020122:	d003      	beq.n	802012c <__lo0bits+0x56>
 8020124:	6013      	str	r3, [r2, #0]
 8020126:	4770      	bx	lr
 8020128:	2000      	movs	r0, #0
 802012a:	4770      	bx	lr
 802012c:	2020      	movs	r0, #32
 802012e:	4770      	bx	lr

08020130 <__i2b>:
 8020130:	b510      	push	{r4, lr}
 8020132:	460c      	mov	r4, r1
 8020134:	2101      	movs	r1, #1
 8020136:	f7ff febd 	bl	801feb4 <_Balloc>
 802013a:	4602      	mov	r2, r0
 802013c:	b928      	cbnz	r0, 802014a <__i2b+0x1a>
 802013e:	4b05      	ldr	r3, [pc, #20]	@ (8020154 <__i2b+0x24>)
 8020140:	4805      	ldr	r0, [pc, #20]	@ (8020158 <__i2b+0x28>)
 8020142:	f240 1145 	movw	r1, #325	@ 0x145
 8020146:	f7fe ffb1 	bl	801f0ac <__assert_func>
 802014a:	2301      	movs	r3, #1
 802014c:	6144      	str	r4, [r0, #20]
 802014e:	6103      	str	r3, [r0, #16]
 8020150:	bd10      	pop	{r4, pc}
 8020152:	bf00      	nop
 8020154:	080265c5 	.word	0x080265c5
 8020158:	080265d6 	.word	0x080265d6

0802015c <__multiply>:
 802015c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020160:	4617      	mov	r7, r2
 8020162:	690a      	ldr	r2, [r1, #16]
 8020164:	693b      	ldr	r3, [r7, #16]
 8020166:	429a      	cmp	r2, r3
 8020168:	bfa8      	it	ge
 802016a:	463b      	movge	r3, r7
 802016c:	4689      	mov	r9, r1
 802016e:	bfa4      	itt	ge
 8020170:	460f      	movge	r7, r1
 8020172:	4699      	movge	r9, r3
 8020174:	693d      	ldr	r5, [r7, #16]
 8020176:	f8d9 a010 	ldr.w	sl, [r9, #16]
 802017a:	68bb      	ldr	r3, [r7, #8]
 802017c:	6879      	ldr	r1, [r7, #4]
 802017e:	eb05 060a 	add.w	r6, r5, sl
 8020182:	42b3      	cmp	r3, r6
 8020184:	b085      	sub	sp, #20
 8020186:	bfb8      	it	lt
 8020188:	3101      	addlt	r1, #1
 802018a:	f7ff fe93 	bl	801feb4 <_Balloc>
 802018e:	b930      	cbnz	r0, 802019e <__multiply+0x42>
 8020190:	4602      	mov	r2, r0
 8020192:	4b41      	ldr	r3, [pc, #260]	@ (8020298 <__multiply+0x13c>)
 8020194:	4841      	ldr	r0, [pc, #260]	@ (802029c <__multiply+0x140>)
 8020196:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 802019a:	f7fe ff87 	bl	801f0ac <__assert_func>
 802019e:	f100 0414 	add.w	r4, r0, #20
 80201a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80201a6:	4623      	mov	r3, r4
 80201a8:	2200      	movs	r2, #0
 80201aa:	4573      	cmp	r3, lr
 80201ac:	d320      	bcc.n	80201f0 <__multiply+0x94>
 80201ae:	f107 0814 	add.w	r8, r7, #20
 80201b2:	f109 0114 	add.w	r1, r9, #20
 80201b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80201ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80201be:	9302      	str	r3, [sp, #8]
 80201c0:	1beb      	subs	r3, r5, r7
 80201c2:	3b15      	subs	r3, #21
 80201c4:	f023 0303 	bic.w	r3, r3, #3
 80201c8:	3304      	adds	r3, #4
 80201ca:	3715      	adds	r7, #21
 80201cc:	42bd      	cmp	r5, r7
 80201ce:	bf38      	it	cc
 80201d0:	2304      	movcc	r3, #4
 80201d2:	9301      	str	r3, [sp, #4]
 80201d4:	9b02      	ldr	r3, [sp, #8]
 80201d6:	9103      	str	r1, [sp, #12]
 80201d8:	428b      	cmp	r3, r1
 80201da:	d80c      	bhi.n	80201f6 <__multiply+0x9a>
 80201dc:	2e00      	cmp	r6, #0
 80201de:	dd03      	ble.n	80201e8 <__multiply+0x8c>
 80201e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80201e4:	2b00      	cmp	r3, #0
 80201e6:	d055      	beq.n	8020294 <__multiply+0x138>
 80201e8:	6106      	str	r6, [r0, #16]
 80201ea:	b005      	add	sp, #20
 80201ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80201f0:	f843 2b04 	str.w	r2, [r3], #4
 80201f4:	e7d9      	b.n	80201aa <__multiply+0x4e>
 80201f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80201fa:	f1ba 0f00 	cmp.w	sl, #0
 80201fe:	d01f      	beq.n	8020240 <__multiply+0xe4>
 8020200:	46c4      	mov	ip, r8
 8020202:	46a1      	mov	r9, r4
 8020204:	2700      	movs	r7, #0
 8020206:	f85c 2b04 	ldr.w	r2, [ip], #4
 802020a:	f8d9 3000 	ldr.w	r3, [r9]
 802020e:	fa1f fb82 	uxth.w	fp, r2
 8020212:	b29b      	uxth	r3, r3
 8020214:	fb0a 330b 	mla	r3, sl, fp, r3
 8020218:	443b      	add	r3, r7
 802021a:	f8d9 7000 	ldr.w	r7, [r9]
 802021e:	0c12      	lsrs	r2, r2, #16
 8020220:	0c3f      	lsrs	r7, r7, #16
 8020222:	fb0a 7202 	mla	r2, sl, r2, r7
 8020226:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 802022a:	b29b      	uxth	r3, r3
 802022c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020230:	4565      	cmp	r5, ip
 8020232:	f849 3b04 	str.w	r3, [r9], #4
 8020236:	ea4f 4712 	mov.w	r7, r2, lsr #16
 802023a:	d8e4      	bhi.n	8020206 <__multiply+0xaa>
 802023c:	9b01      	ldr	r3, [sp, #4]
 802023e:	50e7      	str	r7, [r4, r3]
 8020240:	9b03      	ldr	r3, [sp, #12]
 8020242:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8020246:	3104      	adds	r1, #4
 8020248:	f1b9 0f00 	cmp.w	r9, #0
 802024c:	d020      	beq.n	8020290 <__multiply+0x134>
 802024e:	6823      	ldr	r3, [r4, #0]
 8020250:	4647      	mov	r7, r8
 8020252:	46a4      	mov	ip, r4
 8020254:	f04f 0a00 	mov.w	sl, #0
 8020258:	f8b7 b000 	ldrh.w	fp, [r7]
 802025c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8020260:	fb09 220b 	mla	r2, r9, fp, r2
 8020264:	4452      	add	r2, sl
 8020266:	b29b      	uxth	r3, r3
 8020268:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802026c:	f84c 3b04 	str.w	r3, [ip], #4
 8020270:	f857 3b04 	ldr.w	r3, [r7], #4
 8020274:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020278:	f8bc 3000 	ldrh.w	r3, [ip]
 802027c:	fb09 330a 	mla	r3, r9, sl, r3
 8020280:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8020284:	42bd      	cmp	r5, r7
 8020286:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802028a:	d8e5      	bhi.n	8020258 <__multiply+0xfc>
 802028c:	9a01      	ldr	r2, [sp, #4]
 802028e:	50a3      	str	r3, [r4, r2]
 8020290:	3404      	adds	r4, #4
 8020292:	e79f      	b.n	80201d4 <__multiply+0x78>
 8020294:	3e01      	subs	r6, #1
 8020296:	e7a1      	b.n	80201dc <__multiply+0x80>
 8020298:	080265c5 	.word	0x080265c5
 802029c:	080265d6 	.word	0x080265d6

080202a0 <__pow5mult>:
 80202a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80202a4:	4615      	mov	r5, r2
 80202a6:	f012 0203 	ands.w	r2, r2, #3
 80202aa:	4607      	mov	r7, r0
 80202ac:	460e      	mov	r6, r1
 80202ae:	d007      	beq.n	80202c0 <__pow5mult+0x20>
 80202b0:	4c25      	ldr	r4, [pc, #148]	@ (8020348 <__pow5mult+0xa8>)
 80202b2:	3a01      	subs	r2, #1
 80202b4:	2300      	movs	r3, #0
 80202b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80202ba:	f7ff fe5d 	bl	801ff78 <__multadd>
 80202be:	4606      	mov	r6, r0
 80202c0:	10ad      	asrs	r5, r5, #2
 80202c2:	d03d      	beq.n	8020340 <__pow5mult+0xa0>
 80202c4:	69fc      	ldr	r4, [r7, #28]
 80202c6:	b97c      	cbnz	r4, 80202e8 <__pow5mult+0x48>
 80202c8:	2010      	movs	r0, #16
 80202ca:	f7ff fd3d 	bl	801fd48 <malloc>
 80202ce:	4602      	mov	r2, r0
 80202d0:	61f8      	str	r0, [r7, #28]
 80202d2:	b928      	cbnz	r0, 80202e0 <__pow5mult+0x40>
 80202d4:	4b1d      	ldr	r3, [pc, #116]	@ (802034c <__pow5mult+0xac>)
 80202d6:	481e      	ldr	r0, [pc, #120]	@ (8020350 <__pow5mult+0xb0>)
 80202d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80202dc:	f7fe fee6 	bl	801f0ac <__assert_func>
 80202e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80202e4:	6004      	str	r4, [r0, #0]
 80202e6:	60c4      	str	r4, [r0, #12]
 80202e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80202ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80202f0:	b94c      	cbnz	r4, 8020306 <__pow5mult+0x66>
 80202f2:	f240 2171 	movw	r1, #625	@ 0x271
 80202f6:	4638      	mov	r0, r7
 80202f8:	f7ff ff1a 	bl	8020130 <__i2b>
 80202fc:	2300      	movs	r3, #0
 80202fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8020302:	4604      	mov	r4, r0
 8020304:	6003      	str	r3, [r0, #0]
 8020306:	f04f 0900 	mov.w	r9, #0
 802030a:	07eb      	lsls	r3, r5, #31
 802030c:	d50a      	bpl.n	8020324 <__pow5mult+0x84>
 802030e:	4631      	mov	r1, r6
 8020310:	4622      	mov	r2, r4
 8020312:	4638      	mov	r0, r7
 8020314:	f7ff ff22 	bl	802015c <__multiply>
 8020318:	4631      	mov	r1, r6
 802031a:	4680      	mov	r8, r0
 802031c:	4638      	mov	r0, r7
 802031e:	f7ff fe09 	bl	801ff34 <_Bfree>
 8020322:	4646      	mov	r6, r8
 8020324:	106d      	asrs	r5, r5, #1
 8020326:	d00b      	beq.n	8020340 <__pow5mult+0xa0>
 8020328:	6820      	ldr	r0, [r4, #0]
 802032a:	b938      	cbnz	r0, 802033c <__pow5mult+0x9c>
 802032c:	4622      	mov	r2, r4
 802032e:	4621      	mov	r1, r4
 8020330:	4638      	mov	r0, r7
 8020332:	f7ff ff13 	bl	802015c <__multiply>
 8020336:	6020      	str	r0, [r4, #0]
 8020338:	f8c0 9000 	str.w	r9, [r0]
 802033c:	4604      	mov	r4, r0
 802033e:	e7e4      	b.n	802030a <__pow5mult+0x6a>
 8020340:	4630      	mov	r0, r6
 8020342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020346:	bf00      	nop
 8020348:	080267ac 	.word	0x080267ac
 802034c:	08026424 	.word	0x08026424
 8020350:	080265d6 	.word	0x080265d6

08020354 <__lshift>:
 8020354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020358:	460c      	mov	r4, r1
 802035a:	6849      	ldr	r1, [r1, #4]
 802035c:	6923      	ldr	r3, [r4, #16]
 802035e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8020362:	68a3      	ldr	r3, [r4, #8]
 8020364:	4607      	mov	r7, r0
 8020366:	4691      	mov	r9, r2
 8020368:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802036c:	f108 0601 	add.w	r6, r8, #1
 8020370:	42b3      	cmp	r3, r6
 8020372:	db0b      	blt.n	802038c <__lshift+0x38>
 8020374:	4638      	mov	r0, r7
 8020376:	f7ff fd9d 	bl	801feb4 <_Balloc>
 802037a:	4605      	mov	r5, r0
 802037c:	b948      	cbnz	r0, 8020392 <__lshift+0x3e>
 802037e:	4602      	mov	r2, r0
 8020380:	4b28      	ldr	r3, [pc, #160]	@ (8020424 <__lshift+0xd0>)
 8020382:	4829      	ldr	r0, [pc, #164]	@ (8020428 <__lshift+0xd4>)
 8020384:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020388:	f7fe fe90 	bl	801f0ac <__assert_func>
 802038c:	3101      	adds	r1, #1
 802038e:	005b      	lsls	r3, r3, #1
 8020390:	e7ee      	b.n	8020370 <__lshift+0x1c>
 8020392:	2300      	movs	r3, #0
 8020394:	f100 0114 	add.w	r1, r0, #20
 8020398:	f100 0210 	add.w	r2, r0, #16
 802039c:	4618      	mov	r0, r3
 802039e:	4553      	cmp	r3, sl
 80203a0:	db33      	blt.n	802040a <__lshift+0xb6>
 80203a2:	6920      	ldr	r0, [r4, #16]
 80203a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80203a8:	f104 0314 	add.w	r3, r4, #20
 80203ac:	f019 091f 	ands.w	r9, r9, #31
 80203b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80203b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80203b8:	d02b      	beq.n	8020412 <__lshift+0xbe>
 80203ba:	f1c9 0e20 	rsb	lr, r9, #32
 80203be:	468a      	mov	sl, r1
 80203c0:	2200      	movs	r2, #0
 80203c2:	6818      	ldr	r0, [r3, #0]
 80203c4:	fa00 f009 	lsl.w	r0, r0, r9
 80203c8:	4310      	orrs	r0, r2
 80203ca:	f84a 0b04 	str.w	r0, [sl], #4
 80203ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80203d2:	459c      	cmp	ip, r3
 80203d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80203d8:	d8f3      	bhi.n	80203c2 <__lshift+0x6e>
 80203da:	ebac 0304 	sub.w	r3, ip, r4
 80203de:	3b15      	subs	r3, #21
 80203e0:	f023 0303 	bic.w	r3, r3, #3
 80203e4:	3304      	adds	r3, #4
 80203e6:	f104 0015 	add.w	r0, r4, #21
 80203ea:	4560      	cmp	r0, ip
 80203ec:	bf88      	it	hi
 80203ee:	2304      	movhi	r3, #4
 80203f0:	50ca      	str	r2, [r1, r3]
 80203f2:	b10a      	cbz	r2, 80203f8 <__lshift+0xa4>
 80203f4:	f108 0602 	add.w	r6, r8, #2
 80203f8:	3e01      	subs	r6, #1
 80203fa:	4638      	mov	r0, r7
 80203fc:	612e      	str	r6, [r5, #16]
 80203fe:	4621      	mov	r1, r4
 8020400:	f7ff fd98 	bl	801ff34 <_Bfree>
 8020404:	4628      	mov	r0, r5
 8020406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802040a:	f842 0f04 	str.w	r0, [r2, #4]!
 802040e:	3301      	adds	r3, #1
 8020410:	e7c5      	b.n	802039e <__lshift+0x4a>
 8020412:	3904      	subs	r1, #4
 8020414:	f853 2b04 	ldr.w	r2, [r3], #4
 8020418:	f841 2f04 	str.w	r2, [r1, #4]!
 802041c:	459c      	cmp	ip, r3
 802041e:	d8f9      	bhi.n	8020414 <__lshift+0xc0>
 8020420:	e7ea      	b.n	80203f8 <__lshift+0xa4>
 8020422:	bf00      	nop
 8020424:	080265c5 	.word	0x080265c5
 8020428:	080265d6 	.word	0x080265d6

0802042c <__mcmp>:
 802042c:	690a      	ldr	r2, [r1, #16]
 802042e:	4603      	mov	r3, r0
 8020430:	6900      	ldr	r0, [r0, #16]
 8020432:	1a80      	subs	r0, r0, r2
 8020434:	b530      	push	{r4, r5, lr}
 8020436:	d10e      	bne.n	8020456 <__mcmp+0x2a>
 8020438:	3314      	adds	r3, #20
 802043a:	3114      	adds	r1, #20
 802043c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8020440:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8020444:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8020448:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802044c:	4295      	cmp	r5, r2
 802044e:	d003      	beq.n	8020458 <__mcmp+0x2c>
 8020450:	d205      	bcs.n	802045e <__mcmp+0x32>
 8020452:	f04f 30ff 	mov.w	r0, #4294967295
 8020456:	bd30      	pop	{r4, r5, pc}
 8020458:	42a3      	cmp	r3, r4
 802045a:	d3f3      	bcc.n	8020444 <__mcmp+0x18>
 802045c:	e7fb      	b.n	8020456 <__mcmp+0x2a>
 802045e:	2001      	movs	r0, #1
 8020460:	e7f9      	b.n	8020456 <__mcmp+0x2a>
	...

08020464 <__mdiff>:
 8020464:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020468:	4689      	mov	r9, r1
 802046a:	4606      	mov	r6, r0
 802046c:	4611      	mov	r1, r2
 802046e:	4648      	mov	r0, r9
 8020470:	4614      	mov	r4, r2
 8020472:	f7ff ffdb 	bl	802042c <__mcmp>
 8020476:	1e05      	subs	r5, r0, #0
 8020478:	d112      	bne.n	80204a0 <__mdiff+0x3c>
 802047a:	4629      	mov	r1, r5
 802047c:	4630      	mov	r0, r6
 802047e:	f7ff fd19 	bl	801feb4 <_Balloc>
 8020482:	4602      	mov	r2, r0
 8020484:	b928      	cbnz	r0, 8020492 <__mdiff+0x2e>
 8020486:	4b3f      	ldr	r3, [pc, #252]	@ (8020584 <__mdiff+0x120>)
 8020488:	f240 2137 	movw	r1, #567	@ 0x237
 802048c:	483e      	ldr	r0, [pc, #248]	@ (8020588 <__mdiff+0x124>)
 802048e:	f7fe fe0d 	bl	801f0ac <__assert_func>
 8020492:	2301      	movs	r3, #1
 8020494:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020498:	4610      	mov	r0, r2
 802049a:	b003      	add	sp, #12
 802049c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80204a0:	bfbc      	itt	lt
 80204a2:	464b      	movlt	r3, r9
 80204a4:	46a1      	movlt	r9, r4
 80204a6:	4630      	mov	r0, r6
 80204a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80204ac:	bfba      	itte	lt
 80204ae:	461c      	movlt	r4, r3
 80204b0:	2501      	movlt	r5, #1
 80204b2:	2500      	movge	r5, #0
 80204b4:	f7ff fcfe 	bl	801feb4 <_Balloc>
 80204b8:	4602      	mov	r2, r0
 80204ba:	b918      	cbnz	r0, 80204c4 <__mdiff+0x60>
 80204bc:	4b31      	ldr	r3, [pc, #196]	@ (8020584 <__mdiff+0x120>)
 80204be:	f240 2145 	movw	r1, #581	@ 0x245
 80204c2:	e7e3      	b.n	802048c <__mdiff+0x28>
 80204c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80204c8:	6926      	ldr	r6, [r4, #16]
 80204ca:	60c5      	str	r5, [r0, #12]
 80204cc:	f109 0310 	add.w	r3, r9, #16
 80204d0:	f109 0514 	add.w	r5, r9, #20
 80204d4:	f104 0e14 	add.w	lr, r4, #20
 80204d8:	f100 0b14 	add.w	fp, r0, #20
 80204dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80204e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80204e4:	9301      	str	r3, [sp, #4]
 80204e6:	46d9      	mov	r9, fp
 80204e8:	f04f 0c00 	mov.w	ip, #0
 80204ec:	9b01      	ldr	r3, [sp, #4]
 80204ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80204f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80204f6:	9301      	str	r3, [sp, #4]
 80204f8:	fa1f f38a 	uxth.w	r3, sl
 80204fc:	4619      	mov	r1, r3
 80204fe:	b283      	uxth	r3, r0
 8020500:	1acb      	subs	r3, r1, r3
 8020502:	0c00      	lsrs	r0, r0, #16
 8020504:	4463      	add	r3, ip
 8020506:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 802050a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 802050e:	b29b      	uxth	r3, r3
 8020510:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020514:	4576      	cmp	r6, lr
 8020516:	f849 3b04 	str.w	r3, [r9], #4
 802051a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 802051e:	d8e5      	bhi.n	80204ec <__mdiff+0x88>
 8020520:	1b33      	subs	r3, r6, r4
 8020522:	3b15      	subs	r3, #21
 8020524:	f023 0303 	bic.w	r3, r3, #3
 8020528:	3415      	adds	r4, #21
 802052a:	3304      	adds	r3, #4
 802052c:	42a6      	cmp	r6, r4
 802052e:	bf38      	it	cc
 8020530:	2304      	movcc	r3, #4
 8020532:	441d      	add	r5, r3
 8020534:	445b      	add	r3, fp
 8020536:	461e      	mov	r6, r3
 8020538:	462c      	mov	r4, r5
 802053a:	4544      	cmp	r4, r8
 802053c:	d30e      	bcc.n	802055c <__mdiff+0xf8>
 802053e:	f108 0103 	add.w	r1, r8, #3
 8020542:	1b49      	subs	r1, r1, r5
 8020544:	f021 0103 	bic.w	r1, r1, #3
 8020548:	3d03      	subs	r5, #3
 802054a:	45a8      	cmp	r8, r5
 802054c:	bf38      	it	cc
 802054e:	2100      	movcc	r1, #0
 8020550:	440b      	add	r3, r1
 8020552:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020556:	b191      	cbz	r1, 802057e <__mdiff+0x11a>
 8020558:	6117      	str	r7, [r2, #16]
 802055a:	e79d      	b.n	8020498 <__mdiff+0x34>
 802055c:	f854 1b04 	ldr.w	r1, [r4], #4
 8020560:	46e6      	mov	lr, ip
 8020562:	0c08      	lsrs	r0, r1, #16
 8020564:	fa1c fc81 	uxtah	ip, ip, r1
 8020568:	4471      	add	r1, lr
 802056a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 802056e:	b289      	uxth	r1, r1
 8020570:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020574:	f846 1b04 	str.w	r1, [r6], #4
 8020578:	ea4f 4c20 	mov.w	ip, r0, asr #16
 802057c:	e7dd      	b.n	802053a <__mdiff+0xd6>
 802057e:	3f01      	subs	r7, #1
 8020580:	e7e7      	b.n	8020552 <__mdiff+0xee>
 8020582:	bf00      	nop
 8020584:	080265c5 	.word	0x080265c5
 8020588:	080265d6 	.word	0x080265d6

0802058c <__ulp>:
 802058c:	b082      	sub	sp, #8
 802058e:	ed8d 0b00 	vstr	d0, [sp]
 8020592:	9a01      	ldr	r2, [sp, #4]
 8020594:	4b0f      	ldr	r3, [pc, #60]	@ (80205d4 <__ulp+0x48>)
 8020596:	4013      	ands	r3, r2
 8020598:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 802059c:	2b00      	cmp	r3, #0
 802059e:	dc08      	bgt.n	80205b2 <__ulp+0x26>
 80205a0:	425b      	negs	r3, r3
 80205a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80205a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80205aa:	da04      	bge.n	80205b6 <__ulp+0x2a>
 80205ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80205b0:	4113      	asrs	r3, r2
 80205b2:	2200      	movs	r2, #0
 80205b4:	e008      	b.n	80205c8 <__ulp+0x3c>
 80205b6:	f1a2 0314 	sub.w	r3, r2, #20
 80205ba:	2b1e      	cmp	r3, #30
 80205bc:	bfda      	itte	le
 80205be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80205c2:	40da      	lsrle	r2, r3
 80205c4:	2201      	movgt	r2, #1
 80205c6:	2300      	movs	r3, #0
 80205c8:	4619      	mov	r1, r3
 80205ca:	4610      	mov	r0, r2
 80205cc:	ec41 0b10 	vmov	d0, r0, r1
 80205d0:	b002      	add	sp, #8
 80205d2:	4770      	bx	lr
 80205d4:	7ff00000 	.word	0x7ff00000

080205d8 <__b2d>:
 80205d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80205dc:	6906      	ldr	r6, [r0, #16]
 80205de:	f100 0814 	add.w	r8, r0, #20
 80205e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80205e6:	1f37      	subs	r7, r6, #4
 80205e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80205ec:	4610      	mov	r0, r2
 80205ee:	f7ff fd53 	bl	8020098 <__hi0bits>
 80205f2:	f1c0 0320 	rsb	r3, r0, #32
 80205f6:	280a      	cmp	r0, #10
 80205f8:	600b      	str	r3, [r1, #0]
 80205fa:	491b      	ldr	r1, [pc, #108]	@ (8020668 <__b2d+0x90>)
 80205fc:	dc15      	bgt.n	802062a <__b2d+0x52>
 80205fe:	f1c0 0c0b 	rsb	ip, r0, #11
 8020602:	fa22 f30c 	lsr.w	r3, r2, ip
 8020606:	45b8      	cmp	r8, r7
 8020608:	ea43 0501 	orr.w	r5, r3, r1
 802060c:	bf34      	ite	cc
 802060e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020612:	2300      	movcs	r3, #0
 8020614:	3015      	adds	r0, #21
 8020616:	fa02 f000 	lsl.w	r0, r2, r0
 802061a:	fa23 f30c 	lsr.w	r3, r3, ip
 802061e:	4303      	orrs	r3, r0
 8020620:	461c      	mov	r4, r3
 8020622:	ec45 4b10 	vmov	d0, r4, r5
 8020626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802062a:	45b8      	cmp	r8, r7
 802062c:	bf3a      	itte	cc
 802062e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020632:	f1a6 0708 	subcc.w	r7, r6, #8
 8020636:	2300      	movcs	r3, #0
 8020638:	380b      	subs	r0, #11
 802063a:	d012      	beq.n	8020662 <__b2d+0x8a>
 802063c:	f1c0 0120 	rsb	r1, r0, #32
 8020640:	fa23 f401 	lsr.w	r4, r3, r1
 8020644:	4082      	lsls	r2, r0
 8020646:	4322      	orrs	r2, r4
 8020648:	4547      	cmp	r7, r8
 802064a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 802064e:	bf8c      	ite	hi
 8020650:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8020654:	2200      	movls	r2, #0
 8020656:	4083      	lsls	r3, r0
 8020658:	40ca      	lsrs	r2, r1
 802065a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 802065e:	4313      	orrs	r3, r2
 8020660:	e7de      	b.n	8020620 <__b2d+0x48>
 8020662:	ea42 0501 	orr.w	r5, r2, r1
 8020666:	e7db      	b.n	8020620 <__b2d+0x48>
 8020668:	3ff00000 	.word	0x3ff00000

0802066c <__d2b>:
 802066c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020670:	460f      	mov	r7, r1
 8020672:	2101      	movs	r1, #1
 8020674:	ec59 8b10 	vmov	r8, r9, d0
 8020678:	4616      	mov	r6, r2
 802067a:	f7ff fc1b 	bl	801feb4 <_Balloc>
 802067e:	4604      	mov	r4, r0
 8020680:	b930      	cbnz	r0, 8020690 <__d2b+0x24>
 8020682:	4602      	mov	r2, r0
 8020684:	4b23      	ldr	r3, [pc, #140]	@ (8020714 <__d2b+0xa8>)
 8020686:	4824      	ldr	r0, [pc, #144]	@ (8020718 <__d2b+0xac>)
 8020688:	f240 310f 	movw	r1, #783	@ 0x30f
 802068c:	f7fe fd0e 	bl	801f0ac <__assert_func>
 8020690:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8020694:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020698:	b10d      	cbz	r5, 802069e <__d2b+0x32>
 802069a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 802069e:	9301      	str	r3, [sp, #4]
 80206a0:	f1b8 0300 	subs.w	r3, r8, #0
 80206a4:	d023      	beq.n	80206ee <__d2b+0x82>
 80206a6:	4668      	mov	r0, sp
 80206a8:	9300      	str	r3, [sp, #0]
 80206aa:	f7ff fd14 	bl	80200d6 <__lo0bits>
 80206ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80206b2:	b1d0      	cbz	r0, 80206ea <__d2b+0x7e>
 80206b4:	f1c0 0320 	rsb	r3, r0, #32
 80206b8:	fa02 f303 	lsl.w	r3, r2, r3
 80206bc:	430b      	orrs	r3, r1
 80206be:	40c2      	lsrs	r2, r0
 80206c0:	6163      	str	r3, [r4, #20]
 80206c2:	9201      	str	r2, [sp, #4]
 80206c4:	9b01      	ldr	r3, [sp, #4]
 80206c6:	61a3      	str	r3, [r4, #24]
 80206c8:	2b00      	cmp	r3, #0
 80206ca:	bf0c      	ite	eq
 80206cc:	2201      	moveq	r2, #1
 80206ce:	2202      	movne	r2, #2
 80206d0:	6122      	str	r2, [r4, #16]
 80206d2:	b1a5      	cbz	r5, 80206fe <__d2b+0x92>
 80206d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80206d8:	4405      	add	r5, r0
 80206da:	603d      	str	r5, [r7, #0]
 80206dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80206e0:	6030      	str	r0, [r6, #0]
 80206e2:	4620      	mov	r0, r4
 80206e4:	b003      	add	sp, #12
 80206e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80206ea:	6161      	str	r1, [r4, #20]
 80206ec:	e7ea      	b.n	80206c4 <__d2b+0x58>
 80206ee:	a801      	add	r0, sp, #4
 80206f0:	f7ff fcf1 	bl	80200d6 <__lo0bits>
 80206f4:	9b01      	ldr	r3, [sp, #4]
 80206f6:	6163      	str	r3, [r4, #20]
 80206f8:	3020      	adds	r0, #32
 80206fa:	2201      	movs	r2, #1
 80206fc:	e7e8      	b.n	80206d0 <__d2b+0x64>
 80206fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020702:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8020706:	6038      	str	r0, [r7, #0]
 8020708:	6918      	ldr	r0, [r3, #16]
 802070a:	f7ff fcc5 	bl	8020098 <__hi0bits>
 802070e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8020712:	e7e5      	b.n	80206e0 <__d2b+0x74>
 8020714:	080265c5 	.word	0x080265c5
 8020718:	080265d6 	.word	0x080265d6

0802071c <__ratio>:
 802071c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020720:	4688      	mov	r8, r1
 8020722:	4669      	mov	r1, sp
 8020724:	4681      	mov	r9, r0
 8020726:	f7ff ff57 	bl	80205d8 <__b2d>
 802072a:	a901      	add	r1, sp, #4
 802072c:	4640      	mov	r0, r8
 802072e:	ec55 4b10 	vmov	r4, r5, d0
 8020732:	f7ff ff51 	bl	80205d8 <__b2d>
 8020736:	f8d8 3010 	ldr.w	r3, [r8, #16]
 802073a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 802073e:	1ad2      	subs	r2, r2, r3
 8020740:	e9dd 3100 	ldrd	r3, r1, [sp]
 8020744:	1a5b      	subs	r3, r3, r1
 8020746:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 802074a:	ec57 6b10 	vmov	r6, r7, d0
 802074e:	2b00      	cmp	r3, #0
 8020750:	bfd6      	itet	le
 8020752:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8020756:	462a      	movgt	r2, r5
 8020758:	463a      	movle	r2, r7
 802075a:	46ab      	mov	fp, r5
 802075c:	46a2      	mov	sl, r4
 802075e:	bfce      	itee	gt
 8020760:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8020764:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8020768:	ee00 3a90 	vmovle	s1, r3
 802076c:	ec4b ab17 	vmov	d7, sl, fp
 8020770:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8020774:	b003      	add	sp, #12
 8020776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802077a <__copybits>:
 802077a:	3901      	subs	r1, #1
 802077c:	b570      	push	{r4, r5, r6, lr}
 802077e:	1149      	asrs	r1, r1, #5
 8020780:	6914      	ldr	r4, [r2, #16]
 8020782:	3101      	adds	r1, #1
 8020784:	f102 0314 	add.w	r3, r2, #20
 8020788:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 802078c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8020790:	1f05      	subs	r5, r0, #4
 8020792:	42a3      	cmp	r3, r4
 8020794:	d30c      	bcc.n	80207b0 <__copybits+0x36>
 8020796:	1aa3      	subs	r3, r4, r2
 8020798:	3b11      	subs	r3, #17
 802079a:	f023 0303 	bic.w	r3, r3, #3
 802079e:	3211      	adds	r2, #17
 80207a0:	42a2      	cmp	r2, r4
 80207a2:	bf88      	it	hi
 80207a4:	2300      	movhi	r3, #0
 80207a6:	4418      	add	r0, r3
 80207a8:	2300      	movs	r3, #0
 80207aa:	4288      	cmp	r0, r1
 80207ac:	d305      	bcc.n	80207ba <__copybits+0x40>
 80207ae:	bd70      	pop	{r4, r5, r6, pc}
 80207b0:	f853 6b04 	ldr.w	r6, [r3], #4
 80207b4:	f845 6f04 	str.w	r6, [r5, #4]!
 80207b8:	e7eb      	b.n	8020792 <__copybits+0x18>
 80207ba:	f840 3b04 	str.w	r3, [r0], #4
 80207be:	e7f4      	b.n	80207aa <__copybits+0x30>

080207c0 <__any_on>:
 80207c0:	f100 0214 	add.w	r2, r0, #20
 80207c4:	6900      	ldr	r0, [r0, #16]
 80207c6:	114b      	asrs	r3, r1, #5
 80207c8:	4298      	cmp	r0, r3
 80207ca:	b510      	push	{r4, lr}
 80207cc:	db11      	blt.n	80207f2 <__any_on+0x32>
 80207ce:	dd0a      	ble.n	80207e6 <__any_on+0x26>
 80207d0:	f011 011f 	ands.w	r1, r1, #31
 80207d4:	d007      	beq.n	80207e6 <__any_on+0x26>
 80207d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80207da:	fa24 f001 	lsr.w	r0, r4, r1
 80207de:	fa00 f101 	lsl.w	r1, r0, r1
 80207e2:	428c      	cmp	r4, r1
 80207e4:	d10b      	bne.n	80207fe <__any_on+0x3e>
 80207e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80207ea:	4293      	cmp	r3, r2
 80207ec:	d803      	bhi.n	80207f6 <__any_on+0x36>
 80207ee:	2000      	movs	r0, #0
 80207f0:	bd10      	pop	{r4, pc}
 80207f2:	4603      	mov	r3, r0
 80207f4:	e7f7      	b.n	80207e6 <__any_on+0x26>
 80207f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80207fa:	2900      	cmp	r1, #0
 80207fc:	d0f5      	beq.n	80207ea <__any_on+0x2a>
 80207fe:	2001      	movs	r0, #1
 8020800:	e7f6      	b.n	80207f0 <__any_on+0x30>

08020802 <sulp>:
 8020802:	b570      	push	{r4, r5, r6, lr}
 8020804:	4604      	mov	r4, r0
 8020806:	460d      	mov	r5, r1
 8020808:	4616      	mov	r6, r2
 802080a:	ec45 4b10 	vmov	d0, r4, r5
 802080e:	f7ff febd 	bl	802058c <__ulp>
 8020812:	b17e      	cbz	r6, 8020834 <sulp+0x32>
 8020814:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8020818:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 802081c:	2b00      	cmp	r3, #0
 802081e:	dd09      	ble.n	8020834 <sulp+0x32>
 8020820:	051b      	lsls	r3, r3, #20
 8020822:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8020826:	2000      	movs	r0, #0
 8020828:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 802082c:	ec41 0b17 	vmov	d7, r0, r1
 8020830:	ee20 0b07 	vmul.f64	d0, d0, d7
 8020834:	bd70      	pop	{r4, r5, r6, pc}
	...

08020838 <_strtod_l>:
 8020838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802083c:	ed2d 8b0a 	vpush	{d8-d12}
 8020840:	b097      	sub	sp, #92	@ 0x5c
 8020842:	4688      	mov	r8, r1
 8020844:	920e      	str	r2, [sp, #56]	@ 0x38
 8020846:	2200      	movs	r2, #0
 8020848:	9212      	str	r2, [sp, #72]	@ 0x48
 802084a:	9005      	str	r0, [sp, #20]
 802084c:	f04f 0a00 	mov.w	sl, #0
 8020850:	f04f 0b00 	mov.w	fp, #0
 8020854:	460a      	mov	r2, r1
 8020856:	9211      	str	r2, [sp, #68]	@ 0x44
 8020858:	7811      	ldrb	r1, [r2, #0]
 802085a:	292b      	cmp	r1, #43	@ 0x2b
 802085c:	d04c      	beq.n	80208f8 <_strtod_l+0xc0>
 802085e:	d839      	bhi.n	80208d4 <_strtod_l+0x9c>
 8020860:	290d      	cmp	r1, #13
 8020862:	d833      	bhi.n	80208cc <_strtod_l+0x94>
 8020864:	2908      	cmp	r1, #8
 8020866:	d833      	bhi.n	80208d0 <_strtod_l+0x98>
 8020868:	2900      	cmp	r1, #0
 802086a:	d03c      	beq.n	80208e6 <_strtod_l+0xae>
 802086c:	2200      	movs	r2, #0
 802086e:	9208      	str	r2, [sp, #32]
 8020870:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8020872:	782a      	ldrb	r2, [r5, #0]
 8020874:	2a30      	cmp	r2, #48	@ 0x30
 8020876:	f040 80b7 	bne.w	80209e8 <_strtod_l+0x1b0>
 802087a:	786a      	ldrb	r2, [r5, #1]
 802087c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8020880:	2a58      	cmp	r2, #88	@ 0x58
 8020882:	d170      	bne.n	8020966 <_strtod_l+0x12e>
 8020884:	9302      	str	r3, [sp, #8]
 8020886:	9b08      	ldr	r3, [sp, #32]
 8020888:	9301      	str	r3, [sp, #4]
 802088a:	ab12      	add	r3, sp, #72	@ 0x48
 802088c:	9300      	str	r3, [sp, #0]
 802088e:	4a90      	ldr	r2, [pc, #576]	@ (8020ad0 <_strtod_l+0x298>)
 8020890:	9805      	ldr	r0, [sp, #20]
 8020892:	ab13      	add	r3, sp, #76	@ 0x4c
 8020894:	a911      	add	r1, sp, #68	@ 0x44
 8020896:	f001 f9e5 	bl	8021c64 <__gethex>
 802089a:	f010 060f 	ands.w	r6, r0, #15
 802089e:	4604      	mov	r4, r0
 80208a0:	d005      	beq.n	80208ae <_strtod_l+0x76>
 80208a2:	2e06      	cmp	r6, #6
 80208a4:	d12a      	bne.n	80208fc <_strtod_l+0xc4>
 80208a6:	3501      	adds	r5, #1
 80208a8:	2300      	movs	r3, #0
 80208aa:	9511      	str	r5, [sp, #68]	@ 0x44
 80208ac:	9308      	str	r3, [sp, #32]
 80208ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80208b0:	2b00      	cmp	r3, #0
 80208b2:	f040 8537 	bne.w	8021324 <_strtod_l+0xaec>
 80208b6:	9b08      	ldr	r3, [sp, #32]
 80208b8:	ec4b ab10 	vmov	d0, sl, fp
 80208bc:	b1cb      	cbz	r3, 80208f2 <_strtod_l+0xba>
 80208be:	eeb1 0b40 	vneg.f64	d0, d0
 80208c2:	b017      	add	sp, #92	@ 0x5c
 80208c4:	ecbd 8b0a 	vpop	{d8-d12}
 80208c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80208cc:	2920      	cmp	r1, #32
 80208ce:	d1cd      	bne.n	802086c <_strtod_l+0x34>
 80208d0:	3201      	adds	r2, #1
 80208d2:	e7c0      	b.n	8020856 <_strtod_l+0x1e>
 80208d4:	292d      	cmp	r1, #45	@ 0x2d
 80208d6:	d1c9      	bne.n	802086c <_strtod_l+0x34>
 80208d8:	2101      	movs	r1, #1
 80208da:	9108      	str	r1, [sp, #32]
 80208dc:	1c51      	adds	r1, r2, #1
 80208de:	9111      	str	r1, [sp, #68]	@ 0x44
 80208e0:	7852      	ldrb	r2, [r2, #1]
 80208e2:	2a00      	cmp	r2, #0
 80208e4:	d1c4      	bne.n	8020870 <_strtod_l+0x38>
 80208e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80208e8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80208ec:	2b00      	cmp	r3, #0
 80208ee:	f040 8517 	bne.w	8021320 <_strtod_l+0xae8>
 80208f2:	ec4b ab10 	vmov	d0, sl, fp
 80208f6:	e7e4      	b.n	80208c2 <_strtod_l+0x8a>
 80208f8:	2100      	movs	r1, #0
 80208fa:	e7ee      	b.n	80208da <_strtod_l+0xa2>
 80208fc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80208fe:	b13a      	cbz	r2, 8020910 <_strtod_l+0xd8>
 8020900:	2135      	movs	r1, #53	@ 0x35
 8020902:	a814      	add	r0, sp, #80	@ 0x50
 8020904:	f7ff ff39 	bl	802077a <__copybits>
 8020908:	9912      	ldr	r1, [sp, #72]	@ 0x48
 802090a:	9805      	ldr	r0, [sp, #20]
 802090c:	f7ff fb12 	bl	801ff34 <_Bfree>
 8020910:	1e73      	subs	r3, r6, #1
 8020912:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8020914:	2b04      	cmp	r3, #4
 8020916:	d806      	bhi.n	8020926 <_strtod_l+0xee>
 8020918:	e8df f003 	tbb	[pc, r3]
 802091c:	201d0314 	.word	0x201d0314
 8020920:	14          	.byte	0x14
 8020921:	00          	.byte	0x00
 8020922:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8020926:	05e3      	lsls	r3, r4, #23
 8020928:	bf48      	it	mi
 802092a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 802092e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020932:	0d1b      	lsrs	r3, r3, #20
 8020934:	051b      	lsls	r3, r3, #20
 8020936:	2b00      	cmp	r3, #0
 8020938:	d1b9      	bne.n	80208ae <_strtod_l+0x76>
 802093a:	f7fe fb75 	bl	801f028 <__errno>
 802093e:	2322      	movs	r3, #34	@ 0x22
 8020940:	6003      	str	r3, [r0, #0]
 8020942:	e7b4      	b.n	80208ae <_strtod_l+0x76>
 8020944:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8020948:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 802094c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8020950:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8020954:	e7e7      	b.n	8020926 <_strtod_l+0xee>
 8020956:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8020ad8 <_strtod_l+0x2a0>
 802095a:	e7e4      	b.n	8020926 <_strtod_l+0xee>
 802095c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8020960:	f04f 3aff 	mov.w	sl, #4294967295
 8020964:	e7df      	b.n	8020926 <_strtod_l+0xee>
 8020966:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020968:	1c5a      	adds	r2, r3, #1
 802096a:	9211      	str	r2, [sp, #68]	@ 0x44
 802096c:	785b      	ldrb	r3, [r3, #1]
 802096e:	2b30      	cmp	r3, #48	@ 0x30
 8020970:	d0f9      	beq.n	8020966 <_strtod_l+0x12e>
 8020972:	2b00      	cmp	r3, #0
 8020974:	d09b      	beq.n	80208ae <_strtod_l+0x76>
 8020976:	2301      	movs	r3, #1
 8020978:	9307      	str	r3, [sp, #28]
 802097a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802097c:	930a      	str	r3, [sp, #40]	@ 0x28
 802097e:	2300      	movs	r3, #0
 8020980:	9306      	str	r3, [sp, #24]
 8020982:	4699      	mov	r9, r3
 8020984:	461d      	mov	r5, r3
 8020986:	220a      	movs	r2, #10
 8020988:	9811      	ldr	r0, [sp, #68]	@ 0x44
 802098a:	7804      	ldrb	r4, [r0, #0]
 802098c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8020990:	b2d9      	uxtb	r1, r3
 8020992:	2909      	cmp	r1, #9
 8020994:	d92a      	bls.n	80209ec <_strtod_l+0x1b4>
 8020996:	494f      	ldr	r1, [pc, #316]	@ (8020ad4 <_strtod_l+0x29c>)
 8020998:	2201      	movs	r2, #1
 802099a:	f7fe f99d 	bl	801ecd8 <strncmp>
 802099e:	b398      	cbz	r0, 8020a08 <_strtod_l+0x1d0>
 80209a0:	2000      	movs	r0, #0
 80209a2:	4622      	mov	r2, r4
 80209a4:	462b      	mov	r3, r5
 80209a6:	4607      	mov	r7, r0
 80209a8:	4601      	mov	r1, r0
 80209aa:	2a65      	cmp	r2, #101	@ 0x65
 80209ac:	d001      	beq.n	80209b2 <_strtod_l+0x17a>
 80209ae:	2a45      	cmp	r2, #69	@ 0x45
 80209b0:	d118      	bne.n	80209e4 <_strtod_l+0x1ac>
 80209b2:	b91b      	cbnz	r3, 80209bc <_strtod_l+0x184>
 80209b4:	9b07      	ldr	r3, [sp, #28]
 80209b6:	4303      	orrs	r3, r0
 80209b8:	d095      	beq.n	80208e6 <_strtod_l+0xae>
 80209ba:	2300      	movs	r3, #0
 80209bc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80209c0:	f108 0201 	add.w	r2, r8, #1
 80209c4:	9211      	str	r2, [sp, #68]	@ 0x44
 80209c6:	f898 2001 	ldrb.w	r2, [r8, #1]
 80209ca:	2a2b      	cmp	r2, #43	@ 0x2b
 80209cc:	d074      	beq.n	8020ab8 <_strtod_l+0x280>
 80209ce:	2a2d      	cmp	r2, #45	@ 0x2d
 80209d0:	d07a      	beq.n	8020ac8 <_strtod_l+0x290>
 80209d2:	f04f 0e00 	mov.w	lr, #0
 80209d6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80209da:	2c09      	cmp	r4, #9
 80209dc:	f240 8082 	bls.w	8020ae4 <_strtod_l+0x2ac>
 80209e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80209e4:	2400      	movs	r4, #0
 80209e6:	e09d      	b.n	8020b24 <_strtod_l+0x2ec>
 80209e8:	2300      	movs	r3, #0
 80209ea:	e7c5      	b.n	8020978 <_strtod_l+0x140>
 80209ec:	2d08      	cmp	r5, #8
 80209ee:	bfc8      	it	gt
 80209f0:	9906      	ldrgt	r1, [sp, #24]
 80209f2:	f100 0001 	add.w	r0, r0, #1
 80209f6:	bfca      	itet	gt
 80209f8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80209fc:	fb02 3909 	mlale	r9, r2, r9, r3
 8020a00:	9306      	strgt	r3, [sp, #24]
 8020a02:	3501      	adds	r5, #1
 8020a04:	9011      	str	r0, [sp, #68]	@ 0x44
 8020a06:	e7bf      	b.n	8020988 <_strtod_l+0x150>
 8020a08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a0a:	1c5a      	adds	r2, r3, #1
 8020a0c:	9211      	str	r2, [sp, #68]	@ 0x44
 8020a0e:	785a      	ldrb	r2, [r3, #1]
 8020a10:	b3bd      	cbz	r5, 8020a82 <_strtod_l+0x24a>
 8020a12:	4607      	mov	r7, r0
 8020a14:	462b      	mov	r3, r5
 8020a16:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8020a1a:	2909      	cmp	r1, #9
 8020a1c:	d912      	bls.n	8020a44 <_strtod_l+0x20c>
 8020a1e:	2101      	movs	r1, #1
 8020a20:	e7c3      	b.n	80209aa <_strtod_l+0x172>
 8020a22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a24:	1c5a      	adds	r2, r3, #1
 8020a26:	9211      	str	r2, [sp, #68]	@ 0x44
 8020a28:	785a      	ldrb	r2, [r3, #1]
 8020a2a:	3001      	adds	r0, #1
 8020a2c:	2a30      	cmp	r2, #48	@ 0x30
 8020a2e:	d0f8      	beq.n	8020a22 <_strtod_l+0x1ea>
 8020a30:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8020a34:	2b08      	cmp	r3, #8
 8020a36:	f200 847a 	bhi.w	802132e <_strtod_l+0xaf6>
 8020a3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8020a3e:	4607      	mov	r7, r0
 8020a40:	2000      	movs	r0, #0
 8020a42:	4603      	mov	r3, r0
 8020a44:	3a30      	subs	r2, #48	@ 0x30
 8020a46:	f100 0101 	add.w	r1, r0, #1
 8020a4a:	d014      	beq.n	8020a76 <_strtod_l+0x23e>
 8020a4c:	440f      	add	r7, r1
 8020a4e:	469c      	mov	ip, r3
 8020a50:	f04f 0e0a 	mov.w	lr, #10
 8020a54:	f10c 0401 	add.w	r4, ip, #1
 8020a58:	1ae6      	subs	r6, r4, r3
 8020a5a:	42b1      	cmp	r1, r6
 8020a5c:	dc13      	bgt.n	8020a86 <_strtod_l+0x24e>
 8020a5e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8020a62:	1819      	adds	r1, r3, r0
 8020a64:	2908      	cmp	r1, #8
 8020a66:	f103 0301 	add.w	r3, r3, #1
 8020a6a:	4403      	add	r3, r0
 8020a6c:	dc19      	bgt.n	8020aa2 <_strtod_l+0x26a>
 8020a6e:	210a      	movs	r1, #10
 8020a70:	fb01 2909 	mla	r9, r1, r9, r2
 8020a74:	2100      	movs	r1, #0
 8020a76:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020a78:	1c50      	adds	r0, r2, #1
 8020a7a:	9011      	str	r0, [sp, #68]	@ 0x44
 8020a7c:	7852      	ldrb	r2, [r2, #1]
 8020a7e:	4608      	mov	r0, r1
 8020a80:	e7c9      	b.n	8020a16 <_strtod_l+0x1de>
 8020a82:	4628      	mov	r0, r5
 8020a84:	e7d2      	b.n	8020a2c <_strtod_l+0x1f4>
 8020a86:	f1bc 0f08 	cmp.w	ip, #8
 8020a8a:	dc03      	bgt.n	8020a94 <_strtod_l+0x25c>
 8020a8c:	fb0e f909 	mul.w	r9, lr, r9
 8020a90:	46a4      	mov	ip, r4
 8020a92:	e7df      	b.n	8020a54 <_strtod_l+0x21c>
 8020a94:	2c10      	cmp	r4, #16
 8020a96:	bfde      	ittt	le
 8020a98:	9e06      	ldrle	r6, [sp, #24]
 8020a9a:	fb0e f606 	mulle.w	r6, lr, r6
 8020a9e:	9606      	strle	r6, [sp, #24]
 8020aa0:	e7f6      	b.n	8020a90 <_strtod_l+0x258>
 8020aa2:	290f      	cmp	r1, #15
 8020aa4:	bfdf      	itttt	le
 8020aa6:	9806      	ldrle	r0, [sp, #24]
 8020aa8:	210a      	movle	r1, #10
 8020aaa:	fb01 2200 	mlale	r2, r1, r0, r2
 8020aae:	9206      	strle	r2, [sp, #24]
 8020ab0:	e7e0      	b.n	8020a74 <_strtod_l+0x23c>
 8020ab2:	2700      	movs	r7, #0
 8020ab4:	2101      	movs	r1, #1
 8020ab6:	e77d      	b.n	80209b4 <_strtod_l+0x17c>
 8020ab8:	f04f 0e00 	mov.w	lr, #0
 8020abc:	f108 0202 	add.w	r2, r8, #2
 8020ac0:	9211      	str	r2, [sp, #68]	@ 0x44
 8020ac2:	f898 2002 	ldrb.w	r2, [r8, #2]
 8020ac6:	e786      	b.n	80209d6 <_strtod_l+0x19e>
 8020ac8:	f04f 0e01 	mov.w	lr, #1
 8020acc:	e7f6      	b.n	8020abc <_strtod_l+0x284>
 8020ace:	bf00      	nop
 8020ad0:	080268bc 	.word	0x080268bc
 8020ad4:	0802662f 	.word	0x0802662f
 8020ad8:	7ff00000 	.word	0x7ff00000
 8020adc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020ade:	1c54      	adds	r4, r2, #1
 8020ae0:	9411      	str	r4, [sp, #68]	@ 0x44
 8020ae2:	7852      	ldrb	r2, [r2, #1]
 8020ae4:	2a30      	cmp	r2, #48	@ 0x30
 8020ae6:	d0f9      	beq.n	8020adc <_strtod_l+0x2a4>
 8020ae8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8020aec:	2c08      	cmp	r4, #8
 8020aee:	f63f af79 	bhi.w	80209e4 <_strtod_l+0x1ac>
 8020af2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8020af6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020af8:	9209      	str	r2, [sp, #36]	@ 0x24
 8020afa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020afc:	1c54      	adds	r4, r2, #1
 8020afe:	9411      	str	r4, [sp, #68]	@ 0x44
 8020b00:	7852      	ldrb	r2, [r2, #1]
 8020b02:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8020b06:	2e09      	cmp	r6, #9
 8020b08:	d937      	bls.n	8020b7a <_strtod_l+0x342>
 8020b0a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8020b0c:	1ba4      	subs	r4, r4, r6
 8020b0e:	2c08      	cmp	r4, #8
 8020b10:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8020b14:	dc02      	bgt.n	8020b1c <_strtod_l+0x2e4>
 8020b16:	4564      	cmp	r4, ip
 8020b18:	bfa8      	it	ge
 8020b1a:	4664      	movge	r4, ip
 8020b1c:	f1be 0f00 	cmp.w	lr, #0
 8020b20:	d000      	beq.n	8020b24 <_strtod_l+0x2ec>
 8020b22:	4264      	negs	r4, r4
 8020b24:	2b00      	cmp	r3, #0
 8020b26:	d14d      	bne.n	8020bc4 <_strtod_l+0x38c>
 8020b28:	9b07      	ldr	r3, [sp, #28]
 8020b2a:	4318      	orrs	r0, r3
 8020b2c:	f47f aebf 	bne.w	80208ae <_strtod_l+0x76>
 8020b30:	2900      	cmp	r1, #0
 8020b32:	f47f aed8 	bne.w	80208e6 <_strtod_l+0xae>
 8020b36:	2a69      	cmp	r2, #105	@ 0x69
 8020b38:	d027      	beq.n	8020b8a <_strtod_l+0x352>
 8020b3a:	dc24      	bgt.n	8020b86 <_strtod_l+0x34e>
 8020b3c:	2a49      	cmp	r2, #73	@ 0x49
 8020b3e:	d024      	beq.n	8020b8a <_strtod_l+0x352>
 8020b40:	2a4e      	cmp	r2, #78	@ 0x4e
 8020b42:	f47f aed0 	bne.w	80208e6 <_strtod_l+0xae>
 8020b46:	4997      	ldr	r1, [pc, #604]	@ (8020da4 <_strtod_l+0x56c>)
 8020b48:	a811      	add	r0, sp, #68	@ 0x44
 8020b4a:	f001 faad 	bl	80220a8 <__match>
 8020b4e:	2800      	cmp	r0, #0
 8020b50:	f43f aec9 	beq.w	80208e6 <_strtod_l+0xae>
 8020b54:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020b56:	781b      	ldrb	r3, [r3, #0]
 8020b58:	2b28      	cmp	r3, #40	@ 0x28
 8020b5a:	d12d      	bne.n	8020bb8 <_strtod_l+0x380>
 8020b5c:	4992      	ldr	r1, [pc, #584]	@ (8020da8 <_strtod_l+0x570>)
 8020b5e:	aa14      	add	r2, sp, #80	@ 0x50
 8020b60:	a811      	add	r0, sp, #68	@ 0x44
 8020b62:	f001 fab5 	bl	80220d0 <__hexnan>
 8020b66:	2805      	cmp	r0, #5
 8020b68:	d126      	bne.n	8020bb8 <_strtod_l+0x380>
 8020b6a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020b6c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8020b70:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8020b74:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8020b78:	e699      	b.n	80208ae <_strtod_l+0x76>
 8020b7a:	240a      	movs	r4, #10
 8020b7c:	fb04 2c0c 	mla	ip, r4, ip, r2
 8020b80:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8020b84:	e7b9      	b.n	8020afa <_strtod_l+0x2c2>
 8020b86:	2a6e      	cmp	r2, #110	@ 0x6e
 8020b88:	e7db      	b.n	8020b42 <_strtod_l+0x30a>
 8020b8a:	4988      	ldr	r1, [pc, #544]	@ (8020dac <_strtod_l+0x574>)
 8020b8c:	a811      	add	r0, sp, #68	@ 0x44
 8020b8e:	f001 fa8b 	bl	80220a8 <__match>
 8020b92:	2800      	cmp	r0, #0
 8020b94:	f43f aea7 	beq.w	80208e6 <_strtod_l+0xae>
 8020b98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020b9a:	4985      	ldr	r1, [pc, #532]	@ (8020db0 <_strtod_l+0x578>)
 8020b9c:	3b01      	subs	r3, #1
 8020b9e:	a811      	add	r0, sp, #68	@ 0x44
 8020ba0:	9311      	str	r3, [sp, #68]	@ 0x44
 8020ba2:	f001 fa81 	bl	80220a8 <__match>
 8020ba6:	b910      	cbnz	r0, 8020bae <_strtod_l+0x376>
 8020ba8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020baa:	3301      	adds	r3, #1
 8020bac:	9311      	str	r3, [sp, #68]	@ 0x44
 8020bae:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8020dc4 <_strtod_l+0x58c>
 8020bb2:	f04f 0a00 	mov.w	sl, #0
 8020bb6:	e67a      	b.n	80208ae <_strtod_l+0x76>
 8020bb8:	487e      	ldr	r0, [pc, #504]	@ (8020db4 <_strtod_l+0x57c>)
 8020bba:	f000 ffc9 	bl	8021b50 <nan>
 8020bbe:	ec5b ab10 	vmov	sl, fp, d0
 8020bc2:	e674      	b.n	80208ae <_strtod_l+0x76>
 8020bc4:	ee07 9a90 	vmov	s15, r9
 8020bc8:	1be2      	subs	r2, r4, r7
 8020bca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8020bce:	2d00      	cmp	r5, #0
 8020bd0:	bf08      	it	eq
 8020bd2:	461d      	moveq	r5, r3
 8020bd4:	2b10      	cmp	r3, #16
 8020bd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8020bd8:	461a      	mov	r2, r3
 8020bda:	bfa8      	it	ge
 8020bdc:	2210      	movge	r2, #16
 8020bde:	2b09      	cmp	r3, #9
 8020be0:	ec5b ab17 	vmov	sl, fp, d7
 8020be4:	dc15      	bgt.n	8020c12 <_strtod_l+0x3da>
 8020be6:	1be1      	subs	r1, r4, r7
 8020be8:	2900      	cmp	r1, #0
 8020bea:	f43f ae60 	beq.w	80208ae <_strtod_l+0x76>
 8020bee:	eba4 0107 	sub.w	r1, r4, r7
 8020bf2:	dd72      	ble.n	8020cda <_strtod_l+0x4a2>
 8020bf4:	2916      	cmp	r1, #22
 8020bf6:	dc59      	bgt.n	8020cac <_strtod_l+0x474>
 8020bf8:	4b6f      	ldr	r3, [pc, #444]	@ (8020db8 <_strtod_l+0x580>)
 8020bfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020bfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8020c00:	ed93 7b00 	vldr	d7, [r3]
 8020c04:	ec4b ab16 	vmov	d6, sl, fp
 8020c08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020c0c:	ec5b ab17 	vmov	sl, fp, d7
 8020c10:	e64d      	b.n	80208ae <_strtod_l+0x76>
 8020c12:	4969      	ldr	r1, [pc, #420]	@ (8020db8 <_strtod_l+0x580>)
 8020c14:	eddd 6a06 	vldr	s13, [sp, #24]
 8020c18:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8020c1c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8020c20:	2b0f      	cmp	r3, #15
 8020c22:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8020c26:	eea7 6b05 	vfma.f64	d6, d7, d5
 8020c2a:	ec5b ab16 	vmov	sl, fp, d6
 8020c2e:	ddda      	ble.n	8020be6 <_strtod_l+0x3ae>
 8020c30:	1a9a      	subs	r2, r3, r2
 8020c32:	1be1      	subs	r1, r4, r7
 8020c34:	440a      	add	r2, r1
 8020c36:	2a00      	cmp	r2, #0
 8020c38:	f340 8094 	ble.w	8020d64 <_strtod_l+0x52c>
 8020c3c:	f012 000f 	ands.w	r0, r2, #15
 8020c40:	d00a      	beq.n	8020c58 <_strtod_l+0x420>
 8020c42:	495d      	ldr	r1, [pc, #372]	@ (8020db8 <_strtod_l+0x580>)
 8020c44:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8020c48:	ed91 7b00 	vldr	d7, [r1]
 8020c4c:	ec4b ab16 	vmov	d6, sl, fp
 8020c50:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020c54:	ec5b ab17 	vmov	sl, fp, d7
 8020c58:	f032 020f 	bics.w	r2, r2, #15
 8020c5c:	d073      	beq.n	8020d46 <_strtod_l+0x50e>
 8020c5e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8020c62:	dd47      	ble.n	8020cf4 <_strtod_l+0x4bc>
 8020c64:	2400      	movs	r4, #0
 8020c66:	4625      	mov	r5, r4
 8020c68:	9407      	str	r4, [sp, #28]
 8020c6a:	4626      	mov	r6, r4
 8020c6c:	9a05      	ldr	r2, [sp, #20]
 8020c6e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8020dc4 <_strtod_l+0x58c>
 8020c72:	2322      	movs	r3, #34	@ 0x22
 8020c74:	6013      	str	r3, [r2, #0]
 8020c76:	f04f 0a00 	mov.w	sl, #0
 8020c7a:	9b07      	ldr	r3, [sp, #28]
 8020c7c:	2b00      	cmp	r3, #0
 8020c7e:	f43f ae16 	beq.w	80208ae <_strtod_l+0x76>
 8020c82:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8020c84:	9805      	ldr	r0, [sp, #20]
 8020c86:	f7ff f955 	bl	801ff34 <_Bfree>
 8020c8a:	9805      	ldr	r0, [sp, #20]
 8020c8c:	4631      	mov	r1, r6
 8020c8e:	f7ff f951 	bl	801ff34 <_Bfree>
 8020c92:	9805      	ldr	r0, [sp, #20]
 8020c94:	4629      	mov	r1, r5
 8020c96:	f7ff f94d 	bl	801ff34 <_Bfree>
 8020c9a:	9907      	ldr	r1, [sp, #28]
 8020c9c:	9805      	ldr	r0, [sp, #20]
 8020c9e:	f7ff f949 	bl	801ff34 <_Bfree>
 8020ca2:	9805      	ldr	r0, [sp, #20]
 8020ca4:	4621      	mov	r1, r4
 8020ca6:	f7ff f945 	bl	801ff34 <_Bfree>
 8020caa:	e600      	b.n	80208ae <_strtod_l+0x76>
 8020cac:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8020cb0:	1be0      	subs	r0, r4, r7
 8020cb2:	4281      	cmp	r1, r0
 8020cb4:	dbbc      	blt.n	8020c30 <_strtod_l+0x3f8>
 8020cb6:	4a40      	ldr	r2, [pc, #256]	@ (8020db8 <_strtod_l+0x580>)
 8020cb8:	f1c3 030f 	rsb	r3, r3, #15
 8020cbc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8020cc0:	ed91 7b00 	vldr	d7, [r1]
 8020cc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020cc6:	ec4b ab16 	vmov	d6, sl, fp
 8020cca:	1acb      	subs	r3, r1, r3
 8020ccc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8020cd0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020cd4:	ed92 6b00 	vldr	d6, [r2]
 8020cd8:	e796      	b.n	8020c08 <_strtod_l+0x3d0>
 8020cda:	3116      	adds	r1, #22
 8020cdc:	dba8      	blt.n	8020c30 <_strtod_l+0x3f8>
 8020cde:	4b36      	ldr	r3, [pc, #216]	@ (8020db8 <_strtod_l+0x580>)
 8020ce0:	1b3c      	subs	r4, r7, r4
 8020ce2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8020ce6:	ed94 7b00 	vldr	d7, [r4]
 8020cea:	ec4b ab16 	vmov	d6, sl, fp
 8020cee:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8020cf2:	e78b      	b.n	8020c0c <_strtod_l+0x3d4>
 8020cf4:	2000      	movs	r0, #0
 8020cf6:	ec4b ab17 	vmov	d7, sl, fp
 8020cfa:	4e30      	ldr	r6, [pc, #192]	@ (8020dbc <_strtod_l+0x584>)
 8020cfc:	1112      	asrs	r2, r2, #4
 8020cfe:	4601      	mov	r1, r0
 8020d00:	2a01      	cmp	r2, #1
 8020d02:	dc23      	bgt.n	8020d4c <_strtod_l+0x514>
 8020d04:	b108      	cbz	r0, 8020d0a <_strtod_l+0x4d2>
 8020d06:	ec5b ab17 	vmov	sl, fp, d7
 8020d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8020dbc <_strtod_l+0x584>)
 8020d0c:	482c      	ldr	r0, [pc, #176]	@ (8020dc0 <_strtod_l+0x588>)
 8020d0e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8020d12:	ed92 7b00 	vldr	d7, [r2]
 8020d16:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8020d1a:	ec4b ab16 	vmov	d6, sl, fp
 8020d1e:	4a29      	ldr	r2, [pc, #164]	@ (8020dc4 <_strtod_l+0x58c>)
 8020d20:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020d24:	ee17 1a90 	vmov	r1, s15
 8020d28:	400a      	ands	r2, r1
 8020d2a:	4282      	cmp	r2, r0
 8020d2c:	ec5b ab17 	vmov	sl, fp, d7
 8020d30:	d898      	bhi.n	8020c64 <_strtod_l+0x42c>
 8020d32:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8020d36:	4282      	cmp	r2, r0
 8020d38:	bf86      	itte	hi
 8020d3a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8020dc8 <_strtod_l+0x590>
 8020d3e:	f04f 3aff 	movhi.w	sl, #4294967295
 8020d42:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8020d46:	2200      	movs	r2, #0
 8020d48:	9206      	str	r2, [sp, #24]
 8020d4a:	e076      	b.n	8020e3a <_strtod_l+0x602>
 8020d4c:	f012 0f01 	tst.w	r2, #1
 8020d50:	d004      	beq.n	8020d5c <_strtod_l+0x524>
 8020d52:	ed96 6b00 	vldr	d6, [r6]
 8020d56:	2001      	movs	r0, #1
 8020d58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020d5c:	3101      	adds	r1, #1
 8020d5e:	1052      	asrs	r2, r2, #1
 8020d60:	3608      	adds	r6, #8
 8020d62:	e7cd      	b.n	8020d00 <_strtod_l+0x4c8>
 8020d64:	d0ef      	beq.n	8020d46 <_strtod_l+0x50e>
 8020d66:	4252      	negs	r2, r2
 8020d68:	f012 000f 	ands.w	r0, r2, #15
 8020d6c:	d00a      	beq.n	8020d84 <_strtod_l+0x54c>
 8020d6e:	4912      	ldr	r1, [pc, #72]	@ (8020db8 <_strtod_l+0x580>)
 8020d70:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8020d74:	ed91 7b00 	vldr	d7, [r1]
 8020d78:	ec4b ab16 	vmov	d6, sl, fp
 8020d7c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8020d80:	ec5b ab17 	vmov	sl, fp, d7
 8020d84:	1112      	asrs	r2, r2, #4
 8020d86:	d0de      	beq.n	8020d46 <_strtod_l+0x50e>
 8020d88:	2a1f      	cmp	r2, #31
 8020d8a:	dd1f      	ble.n	8020dcc <_strtod_l+0x594>
 8020d8c:	2400      	movs	r4, #0
 8020d8e:	4625      	mov	r5, r4
 8020d90:	9407      	str	r4, [sp, #28]
 8020d92:	4626      	mov	r6, r4
 8020d94:	9a05      	ldr	r2, [sp, #20]
 8020d96:	2322      	movs	r3, #34	@ 0x22
 8020d98:	f04f 0a00 	mov.w	sl, #0
 8020d9c:	f04f 0b00 	mov.w	fp, #0
 8020da0:	6013      	str	r3, [r2, #0]
 8020da2:	e76a      	b.n	8020c7a <_strtod_l+0x442>
 8020da4:	080264a0 	.word	0x080264a0
 8020da8:	080268a8 	.word	0x080268a8
 8020dac:	08026498 	.word	0x08026498
 8020db0:	08026563 	.word	0x08026563
 8020db4:	0802655f 	.word	0x0802655f
 8020db8:	080267e0 	.word	0x080267e0
 8020dbc:	080267b8 	.word	0x080267b8
 8020dc0:	7ca00000 	.word	0x7ca00000
 8020dc4:	7ff00000 	.word	0x7ff00000
 8020dc8:	7fefffff 	.word	0x7fefffff
 8020dcc:	f012 0110 	ands.w	r1, r2, #16
 8020dd0:	bf18      	it	ne
 8020dd2:	216a      	movne	r1, #106	@ 0x6a
 8020dd4:	9106      	str	r1, [sp, #24]
 8020dd6:	ec4b ab17 	vmov	d7, sl, fp
 8020dda:	49af      	ldr	r1, [pc, #700]	@ (8021098 <_strtod_l+0x860>)
 8020ddc:	2000      	movs	r0, #0
 8020dde:	07d6      	lsls	r6, r2, #31
 8020de0:	d504      	bpl.n	8020dec <_strtod_l+0x5b4>
 8020de2:	ed91 6b00 	vldr	d6, [r1]
 8020de6:	2001      	movs	r0, #1
 8020de8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020dec:	1052      	asrs	r2, r2, #1
 8020dee:	f101 0108 	add.w	r1, r1, #8
 8020df2:	d1f4      	bne.n	8020dde <_strtod_l+0x5a6>
 8020df4:	b108      	cbz	r0, 8020dfa <_strtod_l+0x5c2>
 8020df6:	ec5b ab17 	vmov	sl, fp, d7
 8020dfa:	9a06      	ldr	r2, [sp, #24]
 8020dfc:	b1b2      	cbz	r2, 8020e2c <_strtod_l+0x5f4>
 8020dfe:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8020e02:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8020e06:	2a00      	cmp	r2, #0
 8020e08:	4658      	mov	r0, fp
 8020e0a:	dd0f      	ble.n	8020e2c <_strtod_l+0x5f4>
 8020e0c:	2a1f      	cmp	r2, #31
 8020e0e:	dd55      	ble.n	8020ebc <_strtod_l+0x684>
 8020e10:	2a34      	cmp	r2, #52	@ 0x34
 8020e12:	bfde      	ittt	le
 8020e14:	f04f 32ff 	movle.w	r2, #4294967295
 8020e18:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8020e1c:	408a      	lslle	r2, r1
 8020e1e:	f04f 0a00 	mov.w	sl, #0
 8020e22:	bfcc      	ite	gt
 8020e24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8020e28:	ea02 0b00 	andle.w	fp, r2, r0
 8020e2c:	ec4b ab17 	vmov	d7, sl, fp
 8020e30:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e38:	d0a8      	beq.n	8020d8c <_strtod_l+0x554>
 8020e3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020e3c:	9805      	ldr	r0, [sp, #20]
 8020e3e:	f8cd 9000 	str.w	r9, [sp]
 8020e42:	462a      	mov	r2, r5
 8020e44:	f7ff f8de 	bl	8020004 <__s2b>
 8020e48:	9007      	str	r0, [sp, #28]
 8020e4a:	2800      	cmp	r0, #0
 8020e4c:	f43f af0a 	beq.w	8020c64 <_strtod_l+0x42c>
 8020e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020e52:	1b3f      	subs	r7, r7, r4
 8020e54:	2b00      	cmp	r3, #0
 8020e56:	bfb4      	ite	lt
 8020e58:	463b      	movlt	r3, r7
 8020e5a:	2300      	movge	r3, #0
 8020e5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8020e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020e60:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8021088 <_strtod_l+0x850>
 8020e64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8020e68:	2400      	movs	r4, #0
 8020e6a:	930d      	str	r3, [sp, #52]	@ 0x34
 8020e6c:	4625      	mov	r5, r4
 8020e6e:	9b07      	ldr	r3, [sp, #28]
 8020e70:	9805      	ldr	r0, [sp, #20]
 8020e72:	6859      	ldr	r1, [r3, #4]
 8020e74:	f7ff f81e 	bl	801feb4 <_Balloc>
 8020e78:	4606      	mov	r6, r0
 8020e7a:	2800      	cmp	r0, #0
 8020e7c:	f43f aef6 	beq.w	8020c6c <_strtod_l+0x434>
 8020e80:	9b07      	ldr	r3, [sp, #28]
 8020e82:	691a      	ldr	r2, [r3, #16]
 8020e84:	ec4b ab19 	vmov	d9, sl, fp
 8020e88:	3202      	adds	r2, #2
 8020e8a:	f103 010c 	add.w	r1, r3, #12
 8020e8e:	0092      	lsls	r2, r2, #2
 8020e90:	300c      	adds	r0, #12
 8020e92:	f7fe f8f6 	bl	801f082 <memcpy>
 8020e96:	eeb0 0b49 	vmov.f64	d0, d9
 8020e9a:	9805      	ldr	r0, [sp, #20]
 8020e9c:	aa14      	add	r2, sp, #80	@ 0x50
 8020e9e:	a913      	add	r1, sp, #76	@ 0x4c
 8020ea0:	f7ff fbe4 	bl	802066c <__d2b>
 8020ea4:	9012      	str	r0, [sp, #72]	@ 0x48
 8020ea6:	2800      	cmp	r0, #0
 8020ea8:	f43f aee0 	beq.w	8020c6c <_strtod_l+0x434>
 8020eac:	9805      	ldr	r0, [sp, #20]
 8020eae:	2101      	movs	r1, #1
 8020eb0:	f7ff f93e 	bl	8020130 <__i2b>
 8020eb4:	4605      	mov	r5, r0
 8020eb6:	b940      	cbnz	r0, 8020eca <_strtod_l+0x692>
 8020eb8:	2500      	movs	r5, #0
 8020eba:	e6d7      	b.n	8020c6c <_strtod_l+0x434>
 8020ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8020ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8020ec4:	ea02 0a0a 	and.w	sl, r2, sl
 8020ec8:	e7b0      	b.n	8020e2c <_strtod_l+0x5f4>
 8020eca:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8020ecc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8020ece:	2f00      	cmp	r7, #0
 8020ed0:	bfab      	itete	ge
 8020ed2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8020ed4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8020ed6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8020eda:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8020ede:	bfac      	ite	ge
 8020ee0:	eb07 0903 	addge.w	r9, r7, r3
 8020ee4:	eba3 0807 	sublt.w	r8, r3, r7
 8020ee8:	9b06      	ldr	r3, [sp, #24]
 8020eea:	1aff      	subs	r7, r7, r3
 8020eec:	4417      	add	r7, r2
 8020eee:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8020ef2:	4a6a      	ldr	r2, [pc, #424]	@ (802109c <_strtod_l+0x864>)
 8020ef4:	3f01      	subs	r7, #1
 8020ef6:	4297      	cmp	r7, r2
 8020ef8:	da51      	bge.n	8020f9e <_strtod_l+0x766>
 8020efa:	1bd1      	subs	r1, r2, r7
 8020efc:	291f      	cmp	r1, #31
 8020efe:	eba3 0301 	sub.w	r3, r3, r1
 8020f02:	f04f 0201 	mov.w	r2, #1
 8020f06:	dc3e      	bgt.n	8020f86 <_strtod_l+0x74e>
 8020f08:	408a      	lsls	r2, r1
 8020f0a:	920c      	str	r2, [sp, #48]	@ 0x30
 8020f0c:	2200      	movs	r2, #0
 8020f0e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8020f10:	eb09 0703 	add.w	r7, r9, r3
 8020f14:	4498      	add	r8, r3
 8020f16:	9b06      	ldr	r3, [sp, #24]
 8020f18:	45b9      	cmp	r9, r7
 8020f1a:	4498      	add	r8, r3
 8020f1c:	464b      	mov	r3, r9
 8020f1e:	bfa8      	it	ge
 8020f20:	463b      	movge	r3, r7
 8020f22:	4543      	cmp	r3, r8
 8020f24:	bfa8      	it	ge
 8020f26:	4643      	movge	r3, r8
 8020f28:	2b00      	cmp	r3, #0
 8020f2a:	bfc2      	ittt	gt
 8020f2c:	1aff      	subgt	r7, r7, r3
 8020f2e:	eba8 0803 	subgt.w	r8, r8, r3
 8020f32:	eba9 0903 	subgt.w	r9, r9, r3
 8020f36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020f38:	2b00      	cmp	r3, #0
 8020f3a:	dd16      	ble.n	8020f6a <_strtod_l+0x732>
 8020f3c:	4629      	mov	r1, r5
 8020f3e:	9805      	ldr	r0, [sp, #20]
 8020f40:	461a      	mov	r2, r3
 8020f42:	f7ff f9ad 	bl	80202a0 <__pow5mult>
 8020f46:	4605      	mov	r5, r0
 8020f48:	2800      	cmp	r0, #0
 8020f4a:	d0b5      	beq.n	8020eb8 <_strtod_l+0x680>
 8020f4c:	4601      	mov	r1, r0
 8020f4e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8020f50:	9805      	ldr	r0, [sp, #20]
 8020f52:	f7ff f903 	bl	802015c <__multiply>
 8020f56:	900f      	str	r0, [sp, #60]	@ 0x3c
 8020f58:	2800      	cmp	r0, #0
 8020f5a:	f43f ae87 	beq.w	8020c6c <_strtod_l+0x434>
 8020f5e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8020f60:	9805      	ldr	r0, [sp, #20]
 8020f62:	f7fe ffe7 	bl	801ff34 <_Bfree>
 8020f66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020f68:	9312      	str	r3, [sp, #72]	@ 0x48
 8020f6a:	2f00      	cmp	r7, #0
 8020f6c:	dc1b      	bgt.n	8020fa6 <_strtod_l+0x76e>
 8020f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020f70:	2b00      	cmp	r3, #0
 8020f72:	dd21      	ble.n	8020fb8 <_strtod_l+0x780>
 8020f74:	4631      	mov	r1, r6
 8020f76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020f78:	9805      	ldr	r0, [sp, #20]
 8020f7a:	f7ff f991 	bl	80202a0 <__pow5mult>
 8020f7e:	4606      	mov	r6, r0
 8020f80:	b9d0      	cbnz	r0, 8020fb8 <_strtod_l+0x780>
 8020f82:	2600      	movs	r6, #0
 8020f84:	e672      	b.n	8020c6c <_strtod_l+0x434>
 8020f86:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8020f8a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8020f8e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8020f92:	37e2      	adds	r7, #226	@ 0xe2
 8020f94:	fa02 f107 	lsl.w	r1, r2, r7
 8020f98:	910b      	str	r1, [sp, #44]	@ 0x2c
 8020f9a:	920c      	str	r2, [sp, #48]	@ 0x30
 8020f9c:	e7b8      	b.n	8020f10 <_strtod_l+0x6d8>
 8020f9e:	2200      	movs	r2, #0
 8020fa0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8020fa2:	2201      	movs	r2, #1
 8020fa4:	e7f9      	b.n	8020f9a <_strtod_l+0x762>
 8020fa6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8020fa8:	9805      	ldr	r0, [sp, #20]
 8020faa:	463a      	mov	r2, r7
 8020fac:	f7ff f9d2 	bl	8020354 <__lshift>
 8020fb0:	9012      	str	r0, [sp, #72]	@ 0x48
 8020fb2:	2800      	cmp	r0, #0
 8020fb4:	d1db      	bne.n	8020f6e <_strtod_l+0x736>
 8020fb6:	e659      	b.n	8020c6c <_strtod_l+0x434>
 8020fb8:	f1b8 0f00 	cmp.w	r8, #0
 8020fbc:	dd07      	ble.n	8020fce <_strtod_l+0x796>
 8020fbe:	4631      	mov	r1, r6
 8020fc0:	9805      	ldr	r0, [sp, #20]
 8020fc2:	4642      	mov	r2, r8
 8020fc4:	f7ff f9c6 	bl	8020354 <__lshift>
 8020fc8:	4606      	mov	r6, r0
 8020fca:	2800      	cmp	r0, #0
 8020fcc:	d0d9      	beq.n	8020f82 <_strtod_l+0x74a>
 8020fce:	f1b9 0f00 	cmp.w	r9, #0
 8020fd2:	dd08      	ble.n	8020fe6 <_strtod_l+0x7ae>
 8020fd4:	4629      	mov	r1, r5
 8020fd6:	9805      	ldr	r0, [sp, #20]
 8020fd8:	464a      	mov	r2, r9
 8020fda:	f7ff f9bb 	bl	8020354 <__lshift>
 8020fde:	4605      	mov	r5, r0
 8020fe0:	2800      	cmp	r0, #0
 8020fe2:	f43f ae43 	beq.w	8020c6c <_strtod_l+0x434>
 8020fe6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8020fe8:	9805      	ldr	r0, [sp, #20]
 8020fea:	4632      	mov	r2, r6
 8020fec:	f7ff fa3a 	bl	8020464 <__mdiff>
 8020ff0:	4604      	mov	r4, r0
 8020ff2:	2800      	cmp	r0, #0
 8020ff4:	f43f ae3a 	beq.w	8020c6c <_strtod_l+0x434>
 8020ff8:	2300      	movs	r3, #0
 8020ffa:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8020ffe:	60c3      	str	r3, [r0, #12]
 8021000:	4629      	mov	r1, r5
 8021002:	f7ff fa13 	bl	802042c <__mcmp>
 8021006:	2800      	cmp	r0, #0
 8021008:	da4c      	bge.n	80210a4 <_strtod_l+0x86c>
 802100a:	ea58 080a 	orrs.w	r8, r8, sl
 802100e:	d172      	bne.n	80210f6 <_strtod_l+0x8be>
 8021010:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021014:	2b00      	cmp	r3, #0
 8021016:	d16e      	bne.n	80210f6 <_strtod_l+0x8be>
 8021018:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802101c:	0d1b      	lsrs	r3, r3, #20
 802101e:	051b      	lsls	r3, r3, #20
 8021020:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021024:	d967      	bls.n	80210f6 <_strtod_l+0x8be>
 8021026:	6963      	ldr	r3, [r4, #20]
 8021028:	b913      	cbnz	r3, 8021030 <_strtod_l+0x7f8>
 802102a:	6923      	ldr	r3, [r4, #16]
 802102c:	2b01      	cmp	r3, #1
 802102e:	dd62      	ble.n	80210f6 <_strtod_l+0x8be>
 8021030:	4621      	mov	r1, r4
 8021032:	2201      	movs	r2, #1
 8021034:	9805      	ldr	r0, [sp, #20]
 8021036:	f7ff f98d 	bl	8020354 <__lshift>
 802103a:	4629      	mov	r1, r5
 802103c:	4604      	mov	r4, r0
 802103e:	f7ff f9f5 	bl	802042c <__mcmp>
 8021042:	2800      	cmp	r0, #0
 8021044:	dd57      	ble.n	80210f6 <_strtod_l+0x8be>
 8021046:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802104a:	9a06      	ldr	r2, [sp, #24]
 802104c:	0d1b      	lsrs	r3, r3, #20
 802104e:	051b      	lsls	r3, r3, #20
 8021050:	2a00      	cmp	r2, #0
 8021052:	d06e      	beq.n	8021132 <_strtod_l+0x8fa>
 8021054:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021058:	d86b      	bhi.n	8021132 <_strtod_l+0x8fa>
 802105a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 802105e:	f67f ae99 	bls.w	8020d94 <_strtod_l+0x55c>
 8021062:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8021090 <_strtod_l+0x858>
 8021066:	ec4b ab16 	vmov	d6, sl, fp
 802106a:	4b0d      	ldr	r3, [pc, #52]	@ (80210a0 <_strtod_l+0x868>)
 802106c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021070:	ee17 2a90 	vmov	r2, s15
 8021074:	4013      	ands	r3, r2
 8021076:	ec5b ab17 	vmov	sl, fp, d7
 802107a:	2b00      	cmp	r3, #0
 802107c:	f47f ae01 	bne.w	8020c82 <_strtod_l+0x44a>
 8021080:	9a05      	ldr	r2, [sp, #20]
 8021082:	2322      	movs	r3, #34	@ 0x22
 8021084:	6013      	str	r3, [r2, #0]
 8021086:	e5fc      	b.n	8020c82 <_strtod_l+0x44a>
 8021088:	ffc00000 	.word	0xffc00000
 802108c:	41dfffff 	.word	0x41dfffff
 8021090:	00000000 	.word	0x00000000
 8021094:	39500000 	.word	0x39500000
 8021098:	080268d0 	.word	0x080268d0
 802109c:	fffffc02 	.word	0xfffffc02
 80210a0:	7ff00000 	.word	0x7ff00000
 80210a4:	46d9      	mov	r9, fp
 80210a6:	d15d      	bne.n	8021164 <_strtod_l+0x92c>
 80210a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80210ac:	f1b8 0f00 	cmp.w	r8, #0
 80210b0:	d02a      	beq.n	8021108 <_strtod_l+0x8d0>
 80210b2:	4aa9      	ldr	r2, [pc, #676]	@ (8021358 <_strtod_l+0xb20>)
 80210b4:	4293      	cmp	r3, r2
 80210b6:	d12a      	bne.n	802110e <_strtod_l+0x8d6>
 80210b8:	9b06      	ldr	r3, [sp, #24]
 80210ba:	4652      	mov	r2, sl
 80210bc:	b1fb      	cbz	r3, 80210fe <_strtod_l+0x8c6>
 80210be:	4ba7      	ldr	r3, [pc, #668]	@ (802135c <_strtod_l+0xb24>)
 80210c0:	ea0b 0303 	and.w	r3, fp, r3
 80210c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80210c8:	f04f 31ff 	mov.w	r1, #4294967295
 80210cc:	d81a      	bhi.n	8021104 <_strtod_l+0x8cc>
 80210ce:	0d1b      	lsrs	r3, r3, #20
 80210d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80210d4:	fa01 f303 	lsl.w	r3, r1, r3
 80210d8:	429a      	cmp	r2, r3
 80210da:	d118      	bne.n	802110e <_strtod_l+0x8d6>
 80210dc:	4ba0      	ldr	r3, [pc, #640]	@ (8021360 <_strtod_l+0xb28>)
 80210de:	4599      	cmp	r9, r3
 80210e0:	d102      	bne.n	80210e8 <_strtod_l+0x8b0>
 80210e2:	3201      	adds	r2, #1
 80210e4:	f43f adc2 	beq.w	8020c6c <_strtod_l+0x434>
 80210e8:	4b9c      	ldr	r3, [pc, #624]	@ (802135c <_strtod_l+0xb24>)
 80210ea:	ea09 0303 	and.w	r3, r9, r3
 80210ee:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80210f2:	f04f 0a00 	mov.w	sl, #0
 80210f6:	9b06      	ldr	r3, [sp, #24]
 80210f8:	2b00      	cmp	r3, #0
 80210fa:	d1b2      	bne.n	8021062 <_strtod_l+0x82a>
 80210fc:	e5c1      	b.n	8020c82 <_strtod_l+0x44a>
 80210fe:	f04f 33ff 	mov.w	r3, #4294967295
 8021102:	e7e9      	b.n	80210d8 <_strtod_l+0x8a0>
 8021104:	460b      	mov	r3, r1
 8021106:	e7e7      	b.n	80210d8 <_strtod_l+0x8a0>
 8021108:	ea53 030a 	orrs.w	r3, r3, sl
 802110c:	d09b      	beq.n	8021046 <_strtod_l+0x80e>
 802110e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021110:	b1c3      	cbz	r3, 8021144 <_strtod_l+0x90c>
 8021112:	ea13 0f09 	tst.w	r3, r9
 8021116:	d0ee      	beq.n	80210f6 <_strtod_l+0x8be>
 8021118:	9a06      	ldr	r2, [sp, #24]
 802111a:	4650      	mov	r0, sl
 802111c:	4659      	mov	r1, fp
 802111e:	f1b8 0f00 	cmp.w	r8, #0
 8021122:	d013      	beq.n	802114c <_strtod_l+0x914>
 8021124:	f7ff fb6d 	bl	8020802 <sulp>
 8021128:	ee39 7b00 	vadd.f64	d7, d9, d0
 802112c:	ec5b ab17 	vmov	sl, fp, d7
 8021130:	e7e1      	b.n	80210f6 <_strtod_l+0x8be>
 8021132:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8021136:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 802113a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 802113e:	f04f 3aff 	mov.w	sl, #4294967295
 8021142:	e7d8      	b.n	80210f6 <_strtod_l+0x8be>
 8021144:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021146:	ea13 0f0a 	tst.w	r3, sl
 802114a:	e7e4      	b.n	8021116 <_strtod_l+0x8de>
 802114c:	f7ff fb59 	bl	8020802 <sulp>
 8021150:	ee39 0b40 	vsub.f64	d0, d9, d0
 8021154:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8021158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802115c:	ec5b ab10 	vmov	sl, fp, d0
 8021160:	d1c9      	bne.n	80210f6 <_strtod_l+0x8be>
 8021162:	e617      	b.n	8020d94 <_strtod_l+0x55c>
 8021164:	4629      	mov	r1, r5
 8021166:	4620      	mov	r0, r4
 8021168:	f7ff fad8 	bl	802071c <__ratio>
 802116c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8021170:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8021174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021178:	d85d      	bhi.n	8021236 <_strtod_l+0x9fe>
 802117a:	f1b8 0f00 	cmp.w	r8, #0
 802117e:	d164      	bne.n	802124a <_strtod_l+0xa12>
 8021180:	f1ba 0f00 	cmp.w	sl, #0
 8021184:	d14b      	bne.n	802121e <_strtod_l+0x9e6>
 8021186:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802118a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 802118e:	2b00      	cmp	r3, #0
 8021190:	d160      	bne.n	8021254 <_strtod_l+0xa1c>
 8021192:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8021196:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 802119a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802119e:	d401      	bmi.n	80211a4 <_strtod_l+0x96c>
 80211a0:	ee20 8b08 	vmul.f64	d8, d0, d8
 80211a4:	eeb1 ab48 	vneg.f64	d10, d8
 80211a8:	486c      	ldr	r0, [pc, #432]	@ (802135c <_strtod_l+0xb24>)
 80211aa:	496e      	ldr	r1, [pc, #440]	@ (8021364 <_strtod_l+0xb2c>)
 80211ac:	ea09 0700 	and.w	r7, r9, r0
 80211b0:	428f      	cmp	r7, r1
 80211b2:	ec53 2b1a 	vmov	r2, r3, d10
 80211b6:	d17d      	bne.n	80212b4 <_strtod_l+0xa7c>
 80211b8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80211bc:	ec4b ab1c 	vmov	d12, sl, fp
 80211c0:	eeb0 0b4c 	vmov.f64	d0, d12
 80211c4:	f7ff f9e2 	bl	802058c <__ulp>
 80211c8:	4864      	ldr	r0, [pc, #400]	@ (802135c <_strtod_l+0xb24>)
 80211ca:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80211ce:	ee1c 3a90 	vmov	r3, s25
 80211d2:	4a65      	ldr	r2, [pc, #404]	@ (8021368 <_strtod_l+0xb30>)
 80211d4:	ea03 0100 	and.w	r1, r3, r0
 80211d8:	4291      	cmp	r1, r2
 80211da:	ec5b ab1c 	vmov	sl, fp, d12
 80211de:	d93c      	bls.n	802125a <_strtod_l+0xa22>
 80211e0:	ee19 2a90 	vmov	r2, s19
 80211e4:	4b5e      	ldr	r3, [pc, #376]	@ (8021360 <_strtod_l+0xb28>)
 80211e6:	429a      	cmp	r2, r3
 80211e8:	d104      	bne.n	80211f4 <_strtod_l+0x9bc>
 80211ea:	ee19 3a10 	vmov	r3, s18
 80211ee:	3301      	adds	r3, #1
 80211f0:	f43f ad3c 	beq.w	8020c6c <_strtod_l+0x434>
 80211f4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8021360 <_strtod_l+0xb28>
 80211f8:	f04f 3aff 	mov.w	sl, #4294967295
 80211fc:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80211fe:	9805      	ldr	r0, [sp, #20]
 8021200:	f7fe fe98 	bl	801ff34 <_Bfree>
 8021204:	9805      	ldr	r0, [sp, #20]
 8021206:	4631      	mov	r1, r6
 8021208:	f7fe fe94 	bl	801ff34 <_Bfree>
 802120c:	9805      	ldr	r0, [sp, #20]
 802120e:	4629      	mov	r1, r5
 8021210:	f7fe fe90 	bl	801ff34 <_Bfree>
 8021214:	9805      	ldr	r0, [sp, #20]
 8021216:	4621      	mov	r1, r4
 8021218:	f7fe fe8c 	bl	801ff34 <_Bfree>
 802121c:	e627      	b.n	8020e6e <_strtod_l+0x636>
 802121e:	f1ba 0f01 	cmp.w	sl, #1
 8021222:	d103      	bne.n	802122c <_strtod_l+0x9f4>
 8021224:	f1bb 0f00 	cmp.w	fp, #0
 8021228:	f43f adb4 	beq.w	8020d94 <_strtod_l+0x55c>
 802122c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021230:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8021234:	e7b8      	b.n	80211a8 <_strtod_l+0x970>
 8021236:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 802123a:	ee20 8b08 	vmul.f64	d8, d0, d8
 802123e:	f1b8 0f00 	cmp.w	r8, #0
 8021242:	d0af      	beq.n	80211a4 <_strtod_l+0x96c>
 8021244:	eeb0 ab48 	vmov.f64	d10, d8
 8021248:	e7ae      	b.n	80211a8 <_strtod_l+0x970>
 802124a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 802124e:	eeb0 8b4a 	vmov.f64	d8, d10
 8021252:	e7a9      	b.n	80211a8 <_strtod_l+0x970>
 8021254:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021258:	e7a6      	b.n	80211a8 <_strtod_l+0x970>
 802125a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 802125e:	9b06      	ldr	r3, [sp, #24]
 8021260:	46d9      	mov	r9, fp
 8021262:	2b00      	cmp	r3, #0
 8021264:	d1ca      	bne.n	80211fc <_strtod_l+0x9c4>
 8021266:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802126a:	0d1b      	lsrs	r3, r3, #20
 802126c:	051b      	lsls	r3, r3, #20
 802126e:	429f      	cmp	r7, r3
 8021270:	d1c4      	bne.n	80211fc <_strtod_l+0x9c4>
 8021272:	ec51 0b18 	vmov	r0, r1, d8
 8021276:	f7df fa6f 	bl	8000758 <__aeabi_d2lz>
 802127a:	f7df f9d7 	bl	800062c <__aeabi_l2d>
 802127e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8021282:	ec41 0b17 	vmov	d7, r0, r1
 8021286:	ea49 090a 	orr.w	r9, r9, sl
 802128a:	ea59 0908 	orrs.w	r9, r9, r8
 802128e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8021292:	d03c      	beq.n	802130e <_strtod_l+0xad6>
 8021294:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8021340 <_strtod_l+0xb08>
 8021298:	eeb4 8bc7 	vcmpe.f64	d8, d7
 802129c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80212a0:	f53f acef 	bmi.w	8020c82 <_strtod_l+0x44a>
 80212a4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8021348 <_strtod_l+0xb10>
 80212a8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80212ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80212b0:	dda4      	ble.n	80211fc <_strtod_l+0x9c4>
 80212b2:	e4e6      	b.n	8020c82 <_strtod_l+0x44a>
 80212b4:	9906      	ldr	r1, [sp, #24]
 80212b6:	b1e1      	cbz	r1, 80212f2 <_strtod_l+0xaba>
 80212b8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80212bc:	d819      	bhi.n	80212f2 <_strtod_l+0xaba>
 80212be:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80212c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80212c6:	d811      	bhi.n	80212ec <_strtod_l+0xab4>
 80212c8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80212cc:	ee18 3a10 	vmov	r3, s16
 80212d0:	2b01      	cmp	r3, #1
 80212d2:	bf38      	it	cc
 80212d4:	2301      	movcc	r3, #1
 80212d6:	ee08 3a10 	vmov	s16, r3
 80212da:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80212de:	f1b8 0f00 	cmp.w	r8, #0
 80212e2:	d111      	bne.n	8021308 <_strtod_l+0xad0>
 80212e4:	eeb1 7b48 	vneg.f64	d7, d8
 80212e8:	ec53 2b17 	vmov	r2, r3, d7
 80212ec:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80212f0:	1bcb      	subs	r3, r1, r7
 80212f2:	eeb0 0b49 	vmov.f64	d0, d9
 80212f6:	ec43 2b1a 	vmov	d10, r2, r3
 80212fa:	f7ff f947 	bl	802058c <__ulp>
 80212fe:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8021302:	ec5b ab19 	vmov	sl, fp, d9
 8021306:	e7aa      	b.n	802125e <_strtod_l+0xa26>
 8021308:	eeb0 7b48 	vmov.f64	d7, d8
 802130c:	e7ec      	b.n	80212e8 <_strtod_l+0xab0>
 802130e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8021350 <_strtod_l+0xb18>
 8021312:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802131a:	f57f af6f 	bpl.w	80211fc <_strtod_l+0x9c4>
 802131e:	e4b0      	b.n	8020c82 <_strtod_l+0x44a>
 8021320:	2300      	movs	r3, #0
 8021322:	9308      	str	r3, [sp, #32]
 8021324:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021326:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021328:	6013      	str	r3, [r2, #0]
 802132a:	f7ff bac4 	b.w	80208b6 <_strtod_l+0x7e>
 802132e:	2a65      	cmp	r2, #101	@ 0x65
 8021330:	f43f abbf 	beq.w	8020ab2 <_strtod_l+0x27a>
 8021334:	2a45      	cmp	r2, #69	@ 0x45
 8021336:	f43f abbc 	beq.w	8020ab2 <_strtod_l+0x27a>
 802133a:	2101      	movs	r1, #1
 802133c:	f7ff bbf4 	b.w	8020b28 <_strtod_l+0x2f0>
 8021340:	94a03595 	.word	0x94a03595
 8021344:	3fdfffff 	.word	0x3fdfffff
 8021348:	35afe535 	.word	0x35afe535
 802134c:	3fe00000 	.word	0x3fe00000
 8021350:	94a03595 	.word	0x94a03595
 8021354:	3fcfffff 	.word	0x3fcfffff
 8021358:	000fffff 	.word	0x000fffff
 802135c:	7ff00000 	.word	0x7ff00000
 8021360:	7fefffff 	.word	0x7fefffff
 8021364:	7fe00000 	.word	0x7fe00000
 8021368:	7c9fffff 	.word	0x7c9fffff

0802136c <_strtod_r>:
 802136c:	4b01      	ldr	r3, [pc, #4]	@ (8021374 <_strtod_r+0x8>)
 802136e:	f7ff ba63 	b.w	8020838 <_strtod_l>
 8021372:	bf00      	nop
 8021374:	2000009c 	.word	0x2000009c

08021378 <__ssputs_r>:
 8021378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802137c:	688e      	ldr	r6, [r1, #8]
 802137e:	461f      	mov	r7, r3
 8021380:	42be      	cmp	r6, r7
 8021382:	680b      	ldr	r3, [r1, #0]
 8021384:	4682      	mov	sl, r0
 8021386:	460c      	mov	r4, r1
 8021388:	4690      	mov	r8, r2
 802138a:	d82d      	bhi.n	80213e8 <__ssputs_r+0x70>
 802138c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021390:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8021394:	d026      	beq.n	80213e4 <__ssputs_r+0x6c>
 8021396:	6965      	ldr	r5, [r4, #20]
 8021398:	6909      	ldr	r1, [r1, #16]
 802139a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802139e:	eba3 0901 	sub.w	r9, r3, r1
 80213a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80213a6:	1c7b      	adds	r3, r7, #1
 80213a8:	444b      	add	r3, r9
 80213aa:	106d      	asrs	r5, r5, #1
 80213ac:	429d      	cmp	r5, r3
 80213ae:	bf38      	it	cc
 80213b0:	461d      	movcc	r5, r3
 80213b2:	0553      	lsls	r3, r2, #21
 80213b4:	d527      	bpl.n	8021406 <__ssputs_r+0x8e>
 80213b6:	4629      	mov	r1, r5
 80213b8:	f7fe fcf0 	bl	801fd9c <_malloc_r>
 80213bc:	4606      	mov	r6, r0
 80213be:	b360      	cbz	r0, 802141a <__ssputs_r+0xa2>
 80213c0:	6921      	ldr	r1, [r4, #16]
 80213c2:	464a      	mov	r2, r9
 80213c4:	f7fd fe5d 	bl	801f082 <memcpy>
 80213c8:	89a3      	ldrh	r3, [r4, #12]
 80213ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80213ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80213d2:	81a3      	strh	r3, [r4, #12]
 80213d4:	6126      	str	r6, [r4, #16]
 80213d6:	6165      	str	r5, [r4, #20]
 80213d8:	444e      	add	r6, r9
 80213da:	eba5 0509 	sub.w	r5, r5, r9
 80213de:	6026      	str	r6, [r4, #0]
 80213e0:	60a5      	str	r5, [r4, #8]
 80213e2:	463e      	mov	r6, r7
 80213e4:	42be      	cmp	r6, r7
 80213e6:	d900      	bls.n	80213ea <__ssputs_r+0x72>
 80213e8:	463e      	mov	r6, r7
 80213ea:	6820      	ldr	r0, [r4, #0]
 80213ec:	4632      	mov	r2, r6
 80213ee:	4641      	mov	r1, r8
 80213f0:	f7fd fc50 	bl	801ec94 <memmove>
 80213f4:	68a3      	ldr	r3, [r4, #8]
 80213f6:	1b9b      	subs	r3, r3, r6
 80213f8:	60a3      	str	r3, [r4, #8]
 80213fa:	6823      	ldr	r3, [r4, #0]
 80213fc:	4433      	add	r3, r6
 80213fe:	6023      	str	r3, [r4, #0]
 8021400:	2000      	movs	r0, #0
 8021402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021406:	462a      	mov	r2, r5
 8021408:	f000 ff0f 	bl	802222a <_realloc_r>
 802140c:	4606      	mov	r6, r0
 802140e:	2800      	cmp	r0, #0
 8021410:	d1e0      	bne.n	80213d4 <__ssputs_r+0x5c>
 8021412:	6921      	ldr	r1, [r4, #16]
 8021414:	4650      	mov	r0, sl
 8021416:	f7fe fc4d 	bl	801fcb4 <_free_r>
 802141a:	230c      	movs	r3, #12
 802141c:	f8ca 3000 	str.w	r3, [sl]
 8021420:	89a3      	ldrh	r3, [r4, #12]
 8021422:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021426:	81a3      	strh	r3, [r4, #12]
 8021428:	f04f 30ff 	mov.w	r0, #4294967295
 802142c:	e7e9      	b.n	8021402 <__ssputs_r+0x8a>
	...

08021430 <_svfiprintf_r>:
 8021430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021434:	4698      	mov	r8, r3
 8021436:	898b      	ldrh	r3, [r1, #12]
 8021438:	061b      	lsls	r3, r3, #24
 802143a:	b09d      	sub	sp, #116	@ 0x74
 802143c:	4607      	mov	r7, r0
 802143e:	460d      	mov	r5, r1
 8021440:	4614      	mov	r4, r2
 8021442:	d510      	bpl.n	8021466 <_svfiprintf_r+0x36>
 8021444:	690b      	ldr	r3, [r1, #16]
 8021446:	b973      	cbnz	r3, 8021466 <_svfiprintf_r+0x36>
 8021448:	2140      	movs	r1, #64	@ 0x40
 802144a:	f7fe fca7 	bl	801fd9c <_malloc_r>
 802144e:	6028      	str	r0, [r5, #0]
 8021450:	6128      	str	r0, [r5, #16]
 8021452:	b930      	cbnz	r0, 8021462 <_svfiprintf_r+0x32>
 8021454:	230c      	movs	r3, #12
 8021456:	603b      	str	r3, [r7, #0]
 8021458:	f04f 30ff 	mov.w	r0, #4294967295
 802145c:	b01d      	add	sp, #116	@ 0x74
 802145e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021462:	2340      	movs	r3, #64	@ 0x40
 8021464:	616b      	str	r3, [r5, #20]
 8021466:	2300      	movs	r3, #0
 8021468:	9309      	str	r3, [sp, #36]	@ 0x24
 802146a:	2320      	movs	r3, #32
 802146c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021470:	f8cd 800c 	str.w	r8, [sp, #12]
 8021474:	2330      	movs	r3, #48	@ 0x30
 8021476:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8021614 <_svfiprintf_r+0x1e4>
 802147a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802147e:	f04f 0901 	mov.w	r9, #1
 8021482:	4623      	mov	r3, r4
 8021484:	469a      	mov	sl, r3
 8021486:	f813 2b01 	ldrb.w	r2, [r3], #1
 802148a:	b10a      	cbz	r2, 8021490 <_svfiprintf_r+0x60>
 802148c:	2a25      	cmp	r2, #37	@ 0x25
 802148e:	d1f9      	bne.n	8021484 <_svfiprintf_r+0x54>
 8021490:	ebba 0b04 	subs.w	fp, sl, r4
 8021494:	d00b      	beq.n	80214ae <_svfiprintf_r+0x7e>
 8021496:	465b      	mov	r3, fp
 8021498:	4622      	mov	r2, r4
 802149a:	4629      	mov	r1, r5
 802149c:	4638      	mov	r0, r7
 802149e:	f7ff ff6b 	bl	8021378 <__ssputs_r>
 80214a2:	3001      	adds	r0, #1
 80214a4:	f000 80a7 	beq.w	80215f6 <_svfiprintf_r+0x1c6>
 80214a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80214aa:	445a      	add	r2, fp
 80214ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80214ae:	f89a 3000 	ldrb.w	r3, [sl]
 80214b2:	2b00      	cmp	r3, #0
 80214b4:	f000 809f 	beq.w	80215f6 <_svfiprintf_r+0x1c6>
 80214b8:	2300      	movs	r3, #0
 80214ba:	f04f 32ff 	mov.w	r2, #4294967295
 80214be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80214c2:	f10a 0a01 	add.w	sl, sl, #1
 80214c6:	9304      	str	r3, [sp, #16]
 80214c8:	9307      	str	r3, [sp, #28]
 80214ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80214ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80214d0:	4654      	mov	r4, sl
 80214d2:	2205      	movs	r2, #5
 80214d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80214d8:	484e      	ldr	r0, [pc, #312]	@ (8021614 <_svfiprintf_r+0x1e4>)
 80214da:	f7de fec1 	bl	8000260 <memchr>
 80214de:	9a04      	ldr	r2, [sp, #16]
 80214e0:	b9d8      	cbnz	r0, 802151a <_svfiprintf_r+0xea>
 80214e2:	06d0      	lsls	r0, r2, #27
 80214e4:	bf44      	itt	mi
 80214e6:	2320      	movmi	r3, #32
 80214e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80214ec:	0711      	lsls	r1, r2, #28
 80214ee:	bf44      	itt	mi
 80214f0:	232b      	movmi	r3, #43	@ 0x2b
 80214f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80214f6:	f89a 3000 	ldrb.w	r3, [sl]
 80214fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80214fc:	d015      	beq.n	802152a <_svfiprintf_r+0xfa>
 80214fe:	9a07      	ldr	r2, [sp, #28]
 8021500:	4654      	mov	r4, sl
 8021502:	2000      	movs	r0, #0
 8021504:	f04f 0c0a 	mov.w	ip, #10
 8021508:	4621      	mov	r1, r4
 802150a:	f811 3b01 	ldrb.w	r3, [r1], #1
 802150e:	3b30      	subs	r3, #48	@ 0x30
 8021510:	2b09      	cmp	r3, #9
 8021512:	d94b      	bls.n	80215ac <_svfiprintf_r+0x17c>
 8021514:	b1b0      	cbz	r0, 8021544 <_svfiprintf_r+0x114>
 8021516:	9207      	str	r2, [sp, #28]
 8021518:	e014      	b.n	8021544 <_svfiprintf_r+0x114>
 802151a:	eba0 0308 	sub.w	r3, r0, r8
 802151e:	fa09 f303 	lsl.w	r3, r9, r3
 8021522:	4313      	orrs	r3, r2
 8021524:	9304      	str	r3, [sp, #16]
 8021526:	46a2      	mov	sl, r4
 8021528:	e7d2      	b.n	80214d0 <_svfiprintf_r+0xa0>
 802152a:	9b03      	ldr	r3, [sp, #12]
 802152c:	1d19      	adds	r1, r3, #4
 802152e:	681b      	ldr	r3, [r3, #0]
 8021530:	9103      	str	r1, [sp, #12]
 8021532:	2b00      	cmp	r3, #0
 8021534:	bfbb      	ittet	lt
 8021536:	425b      	neglt	r3, r3
 8021538:	f042 0202 	orrlt.w	r2, r2, #2
 802153c:	9307      	strge	r3, [sp, #28]
 802153e:	9307      	strlt	r3, [sp, #28]
 8021540:	bfb8      	it	lt
 8021542:	9204      	strlt	r2, [sp, #16]
 8021544:	7823      	ldrb	r3, [r4, #0]
 8021546:	2b2e      	cmp	r3, #46	@ 0x2e
 8021548:	d10a      	bne.n	8021560 <_svfiprintf_r+0x130>
 802154a:	7863      	ldrb	r3, [r4, #1]
 802154c:	2b2a      	cmp	r3, #42	@ 0x2a
 802154e:	d132      	bne.n	80215b6 <_svfiprintf_r+0x186>
 8021550:	9b03      	ldr	r3, [sp, #12]
 8021552:	1d1a      	adds	r2, r3, #4
 8021554:	681b      	ldr	r3, [r3, #0]
 8021556:	9203      	str	r2, [sp, #12]
 8021558:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802155c:	3402      	adds	r4, #2
 802155e:	9305      	str	r3, [sp, #20]
 8021560:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8021624 <_svfiprintf_r+0x1f4>
 8021564:	7821      	ldrb	r1, [r4, #0]
 8021566:	2203      	movs	r2, #3
 8021568:	4650      	mov	r0, sl
 802156a:	f7de fe79 	bl	8000260 <memchr>
 802156e:	b138      	cbz	r0, 8021580 <_svfiprintf_r+0x150>
 8021570:	9b04      	ldr	r3, [sp, #16]
 8021572:	eba0 000a 	sub.w	r0, r0, sl
 8021576:	2240      	movs	r2, #64	@ 0x40
 8021578:	4082      	lsls	r2, r0
 802157a:	4313      	orrs	r3, r2
 802157c:	3401      	adds	r4, #1
 802157e:	9304      	str	r3, [sp, #16]
 8021580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021584:	4824      	ldr	r0, [pc, #144]	@ (8021618 <_svfiprintf_r+0x1e8>)
 8021586:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802158a:	2206      	movs	r2, #6
 802158c:	f7de fe68 	bl	8000260 <memchr>
 8021590:	2800      	cmp	r0, #0
 8021592:	d036      	beq.n	8021602 <_svfiprintf_r+0x1d2>
 8021594:	4b21      	ldr	r3, [pc, #132]	@ (802161c <_svfiprintf_r+0x1ec>)
 8021596:	bb1b      	cbnz	r3, 80215e0 <_svfiprintf_r+0x1b0>
 8021598:	9b03      	ldr	r3, [sp, #12]
 802159a:	3307      	adds	r3, #7
 802159c:	f023 0307 	bic.w	r3, r3, #7
 80215a0:	3308      	adds	r3, #8
 80215a2:	9303      	str	r3, [sp, #12]
 80215a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80215a6:	4433      	add	r3, r6
 80215a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80215aa:	e76a      	b.n	8021482 <_svfiprintf_r+0x52>
 80215ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80215b0:	460c      	mov	r4, r1
 80215b2:	2001      	movs	r0, #1
 80215b4:	e7a8      	b.n	8021508 <_svfiprintf_r+0xd8>
 80215b6:	2300      	movs	r3, #0
 80215b8:	3401      	adds	r4, #1
 80215ba:	9305      	str	r3, [sp, #20]
 80215bc:	4619      	mov	r1, r3
 80215be:	f04f 0c0a 	mov.w	ip, #10
 80215c2:	4620      	mov	r0, r4
 80215c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80215c8:	3a30      	subs	r2, #48	@ 0x30
 80215ca:	2a09      	cmp	r2, #9
 80215cc:	d903      	bls.n	80215d6 <_svfiprintf_r+0x1a6>
 80215ce:	2b00      	cmp	r3, #0
 80215d0:	d0c6      	beq.n	8021560 <_svfiprintf_r+0x130>
 80215d2:	9105      	str	r1, [sp, #20]
 80215d4:	e7c4      	b.n	8021560 <_svfiprintf_r+0x130>
 80215d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80215da:	4604      	mov	r4, r0
 80215dc:	2301      	movs	r3, #1
 80215de:	e7f0      	b.n	80215c2 <_svfiprintf_r+0x192>
 80215e0:	ab03      	add	r3, sp, #12
 80215e2:	9300      	str	r3, [sp, #0]
 80215e4:	462a      	mov	r2, r5
 80215e6:	4b0e      	ldr	r3, [pc, #56]	@ (8021620 <_svfiprintf_r+0x1f0>)
 80215e8:	a904      	add	r1, sp, #16
 80215ea:	4638      	mov	r0, r7
 80215ec:	f7fc faf8 	bl	801dbe0 <_printf_float>
 80215f0:	1c42      	adds	r2, r0, #1
 80215f2:	4606      	mov	r6, r0
 80215f4:	d1d6      	bne.n	80215a4 <_svfiprintf_r+0x174>
 80215f6:	89ab      	ldrh	r3, [r5, #12]
 80215f8:	065b      	lsls	r3, r3, #25
 80215fa:	f53f af2d 	bmi.w	8021458 <_svfiprintf_r+0x28>
 80215fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021600:	e72c      	b.n	802145c <_svfiprintf_r+0x2c>
 8021602:	ab03      	add	r3, sp, #12
 8021604:	9300      	str	r3, [sp, #0]
 8021606:	462a      	mov	r2, r5
 8021608:	4b05      	ldr	r3, [pc, #20]	@ (8021620 <_svfiprintf_r+0x1f0>)
 802160a:	a904      	add	r1, sp, #16
 802160c:	4638      	mov	r0, r7
 802160e:	f7fc fd6f 	bl	801e0f0 <_printf_i>
 8021612:	e7ed      	b.n	80215f0 <_svfiprintf_r+0x1c0>
 8021614:	08026631 	.word	0x08026631
 8021618:	0802663b 	.word	0x0802663b
 802161c:	0801dbe1 	.word	0x0801dbe1
 8021620:	08021379 	.word	0x08021379
 8021624:	08026637 	.word	0x08026637

08021628 <__sfputc_r>:
 8021628:	6893      	ldr	r3, [r2, #8]
 802162a:	3b01      	subs	r3, #1
 802162c:	2b00      	cmp	r3, #0
 802162e:	b410      	push	{r4}
 8021630:	6093      	str	r3, [r2, #8]
 8021632:	da08      	bge.n	8021646 <__sfputc_r+0x1e>
 8021634:	6994      	ldr	r4, [r2, #24]
 8021636:	42a3      	cmp	r3, r4
 8021638:	db01      	blt.n	802163e <__sfputc_r+0x16>
 802163a:	290a      	cmp	r1, #10
 802163c:	d103      	bne.n	8021646 <__sfputc_r+0x1e>
 802163e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8021642:	f7fd ba83 	b.w	801eb4c <__swbuf_r>
 8021646:	6813      	ldr	r3, [r2, #0]
 8021648:	1c58      	adds	r0, r3, #1
 802164a:	6010      	str	r0, [r2, #0]
 802164c:	7019      	strb	r1, [r3, #0]
 802164e:	4608      	mov	r0, r1
 8021650:	f85d 4b04 	ldr.w	r4, [sp], #4
 8021654:	4770      	bx	lr

08021656 <__sfputs_r>:
 8021656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021658:	4606      	mov	r6, r0
 802165a:	460f      	mov	r7, r1
 802165c:	4614      	mov	r4, r2
 802165e:	18d5      	adds	r5, r2, r3
 8021660:	42ac      	cmp	r4, r5
 8021662:	d101      	bne.n	8021668 <__sfputs_r+0x12>
 8021664:	2000      	movs	r0, #0
 8021666:	e007      	b.n	8021678 <__sfputs_r+0x22>
 8021668:	f814 1b01 	ldrb.w	r1, [r4], #1
 802166c:	463a      	mov	r2, r7
 802166e:	4630      	mov	r0, r6
 8021670:	f7ff ffda 	bl	8021628 <__sfputc_r>
 8021674:	1c43      	adds	r3, r0, #1
 8021676:	d1f3      	bne.n	8021660 <__sfputs_r+0xa>
 8021678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802167c <_vfiprintf_r>:
 802167c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021680:	460d      	mov	r5, r1
 8021682:	b09d      	sub	sp, #116	@ 0x74
 8021684:	4614      	mov	r4, r2
 8021686:	4698      	mov	r8, r3
 8021688:	4606      	mov	r6, r0
 802168a:	b118      	cbz	r0, 8021694 <_vfiprintf_r+0x18>
 802168c:	6a03      	ldr	r3, [r0, #32]
 802168e:	b90b      	cbnz	r3, 8021694 <_vfiprintf_r+0x18>
 8021690:	f7fd f8de 	bl	801e850 <__sinit>
 8021694:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8021696:	07d9      	lsls	r1, r3, #31
 8021698:	d405      	bmi.n	80216a6 <_vfiprintf_r+0x2a>
 802169a:	89ab      	ldrh	r3, [r5, #12]
 802169c:	059a      	lsls	r2, r3, #22
 802169e:	d402      	bmi.n	80216a6 <_vfiprintf_r+0x2a>
 80216a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80216a2:	f7fd fcec 	bl	801f07e <__retarget_lock_acquire_recursive>
 80216a6:	89ab      	ldrh	r3, [r5, #12]
 80216a8:	071b      	lsls	r3, r3, #28
 80216aa:	d501      	bpl.n	80216b0 <_vfiprintf_r+0x34>
 80216ac:	692b      	ldr	r3, [r5, #16]
 80216ae:	b99b      	cbnz	r3, 80216d8 <_vfiprintf_r+0x5c>
 80216b0:	4629      	mov	r1, r5
 80216b2:	4630      	mov	r0, r6
 80216b4:	f7fd fa88 	bl	801ebc8 <__swsetup_r>
 80216b8:	b170      	cbz	r0, 80216d8 <_vfiprintf_r+0x5c>
 80216ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80216bc:	07dc      	lsls	r4, r3, #31
 80216be:	d504      	bpl.n	80216ca <_vfiprintf_r+0x4e>
 80216c0:	f04f 30ff 	mov.w	r0, #4294967295
 80216c4:	b01d      	add	sp, #116	@ 0x74
 80216c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80216ca:	89ab      	ldrh	r3, [r5, #12]
 80216cc:	0598      	lsls	r0, r3, #22
 80216ce:	d4f7      	bmi.n	80216c0 <_vfiprintf_r+0x44>
 80216d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80216d2:	f7fd fcd5 	bl	801f080 <__retarget_lock_release_recursive>
 80216d6:	e7f3      	b.n	80216c0 <_vfiprintf_r+0x44>
 80216d8:	2300      	movs	r3, #0
 80216da:	9309      	str	r3, [sp, #36]	@ 0x24
 80216dc:	2320      	movs	r3, #32
 80216de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80216e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80216e6:	2330      	movs	r3, #48	@ 0x30
 80216e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8021898 <_vfiprintf_r+0x21c>
 80216ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80216f0:	f04f 0901 	mov.w	r9, #1
 80216f4:	4623      	mov	r3, r4
 80216f6:	469a      	mov	sl, r3
 80216f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80216fc:	b10a      	cbz	r2, 8021702 <_vfiprintf_r+0x86>
 80216fe:	2a25      	cmp	r2, #37	@ 0x25
 8021700:	d1f9      	bne.n	80216f6 <_vfiprintf_r+0x7a>
 8021702:	ebba 0b04 	subs.w	fp, sl, r4
 8021706:	d00b      	beq.n	8021720 <_vfiprintf_r+0xa4>
 8021708:	465b      	mov	r3, fp
 802170a:	4622      	mov	r2, r4
 802170c:	4629      	mov	r1, r5
 802170e:	4630      	mov	r0, r6
 8021710:	f7ff ffa1 	bl	8021656 <__sfputs_r>
 8021714:	3001      	adds	r0, #1
 8021716:	f000 80a7 	beq.w	8021868 <_vfiprintf_r+0x1ec>
 802171a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802171c:	445a      	add	r2, fp
 802171e:	9209      	str	r2, [sp, #36]	@ 0x24
 8021720:	f89a 3000 	ldrb.w	r3, [sl]
 8021724:	2b00      	cmp	r3, #0
 8021726:	f000 809f 	beq.w	8021868 <_vfiprintf_r+0x1ec>
 802172a:	2300      	movs	r3, #0
 802172c:	f04f 32ff 	mov.w	r2, #4294967295
 8021730:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021734:	f10a 0a01 	add.w	sl, sl, #1
 8021738:	9304      	str	r3, [sp, #16]
 802173a:	9307      	str	r3, [sp, #28]
 802173c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8021740:	931a      	str	r3, [sp, #104]	@ 0x68
 8021742:	4654      	mov	r4, sl
 8021744:	2205      	movs	r2, #5
 8021746:	f814 1b01 	ldrb.w	r1, [r4], #1
 802174a:	4853      	ldr	r0, [pc, #332]	@ (8021898 <_vfiprintf_r+0x21c>)
 802174c:	f7de fd88 	bl	8000260 <memchr>
 8021750:	9a04      	ldr	r2, [sp, #16]
 8021752:	b9d8      	cbnz	r0, 802178c <_vfiprintf_r+0x110>
 8021754:	06d1      	lsls	r1, r2, #27
 8021756:	bf44      	itt	mi
 8021758:	2320      	movmi	r3, #32
 802175a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802175e:	0713      	lsls	r3, r2, #28
 8021760:	bf44      	itt	mi
 8021762:	232b      	movmi	r3, #43	@ 0x2b
 8021764:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021768:	f89a 3000 	ldrb.w	r3, [sl]
 802176c:	2b2a      	cmp	r3, #42	@ 0x2a
 802176e:	d015      	beq.n	802179c <_vfiprintf_r+0x120>
 8021770:	9a07      	ldr	r2, [sp, #28]
 8021772:	4654      	mov	r4, sl
 8021774:	2000      	movs	r0, #0
 8021776:	f04f 0c0a 	mov.w	ip, #10
 802177a:	4621      	mov	r1, r4
 802177c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8021780:	3b30      	subs	r3, #48	@ 0x30
 8021782:	2b09      	cmp	r3, #9
 8021784:	d94b      	bls.n	802181e <_vfiprintf_r+0x1a2>
 8021786:	b1b0      	cbz	r0, 80217b6 <_vfiprintf_r+0x13a>
 8021788:	9207      	str	r2, [sp, #28]
 802178a:	e014      	b.n	80217b6 <_vfiprintf_r+0x13a>
 802178c:	eba0 0308 	sub.w	r3, r0, r8
 8021790:	fa09 f303 	lsl.w	r3, r9, r3
 8021794:	4313      	orrs	r3, r2
 8021796:	9304      	str	r3, [sp, #16]
 8021798:	46a2      	mov	sl, r4
 802179a:	e7d2      	b.n	8021742 <_vfiprintf_r+0xc6>
 802179c:	9b03      	ldr	r3, [sp, #12]
 802179e:	1d19      	adds	r1, r3, #4
 80217a0:	681b      	ldr	r3, [r3, #0]
 80217a2:	9103      	str	r1, [sp, #12]
 80217a4:	2b00      	cmp	r3, #0
 80217a6:	bfbb      	ittet	lt
 80217a8:	425b      	neglt	r3, r3
 80217aa:	f042 0202 	orrlt.w	r2, r2, #2
 80217ae:	9307      	strge	r3, [sp, #28]
 80217b0:	9307      	strlt	r3, [sp, #28]
 80217b2:	bfb8      	it	lt
 80217b4:	9204      	strlt	r2, [sp, #16]
 80217b6:	7823      	ldrb	r3, [r4, #0]
 80217b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80217ba:	d10a      	bne.n	80217d2 <_vfiprintf_r+0x156>
 80217bc:	7863      	ldrb	r3, [r4, #1]
 80217be:	2b2a      	cmp	r3, #42	@ 0x2a
 80217c0:	d132      	bne.n	8021828 <_vfiprintf_r+0x1ac>
 80217c2:	9b03      	ldr	r3, [sp, #12]
 80217c4:	1d1a      	adds	r2, r3, #4
 80217c6:	681b      	ldr	r3, [r3, #0]
 80217c8:	9203      	str	r2, [sp, #12]
 80217ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80217ce:	3402      	adds	r4, #2
 80217d0:	9305      	str	r3, [sp, #20]
 80217d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80218a8 <_vfiprintf_r+0x22c>
 80217d6:	7821      	ldrb	r1, [r4, #0]
 80217d8:	2203      	movs	r2, #3
 80217da:	4650      	mov	r0, sl
 80217dc:	f7de fd40 	bl	8000260 <memchr>
 80217e0:	b138      	cbz	r0, 80217f2 <_vfiprintf_r+0x176>
 80217e2:	9b04      	ldr	r3, [sp, #16]
 80217e4:	eba0 000a 	sub.w	r0, r0, sl
 80217e8:	2240      	movs	r2, #64	@ 0x40
 80217ea:	4082      	lsls	r2, r0
 80217ec:	4313      	orrs	r3, r2
 80217ee:	3401      	adds	r4, #1
 80217f0:	9304      	str	r3, [sp, #16]
 80217f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80217f6:	4829      	ldr	r0, [pc, #164]	@ (802189c <_vfiprintf_r+0x220>)
 80217f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80217fc:	2206      	movs	r2, #6
 80217fe:	f7de fd2f 	bl	8000260 <memchr>
 8021802:	2800      	cmp	r0, #0
 8021804:	d03f      	beq.n	8021886 <_vfiprintf_r+0x20a>
 8021806:	4b26      	ldr	r3, [pc, #152]	@ (80218a0 <_vfiprintf_r+0x224>)
 8021808:	bb1b      	cbnz	r3, 8021852 <_vfiprintf_r+0x1d6>
 802180a:	9b03      	ldr	r3, [sp, #12]
 802180c:	3307      	adds	r3, #7
 802180e:	f023 0307 	bic.w	r3, r3, #7
 8021812:	3308      	adds	r3, #8
 8021814:	9303      	str	r3, [sp, #12]
 8021816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021818:	443b      	add	r3, r7
 802181a:	9309      	str	r3, [sp, #36]	@ 0x24
 802181c:	e76a      	b.n	80216f4 <_vfiprintf_r+0x78>
 802181e:	fb0c 3202 	mla	r2, ip, r2, r3
 8021822:	460c      	mov	r4, r1
 8021824:	2001      	movs	r0, #1
 8021826:	e7a8      	b.n	802177a <_vfiprintf_r+0xfe>
 8021828:	2300      	movs	r3, #0
 802182a:	3401      	adds	r4, #1
 802182c:	9305      	str	r3, [sp, #20]
 802182e:	4619      	mov	r1, r3
 8021830:	f04f 0c0a 	mov.w	ip, #10
 8021834:	4620      	mov	r0, r4
 8021836:	f810 2b01 	ldrb.w	r2, [r0], #1
 802183a:	3a30      	subs	r2, #48	@ 0x30
 802183c:	2a09      	cmp	r2, #9
 802183e:	d903      	bls.n	8021848 <_vfiprintf_r+0x1cc>
 8021840:	2b00      	cmp	r3, #0
 8021842:	d0c6      	beq.n	80217d2 <_vfiprintf_r+0x156>
 8021844:	9105      	str	r1, [sp, #20]
 8021846:	e7c4      	b.n	80217d2 <_vfiprintf_r+0x156>
 8021848:	fb0c 2101 	mla	r1, ip, r1, r2
 802184c:	4604      	mov	r4, r0
 802184e:	2301      	movs	r3, #1
 8021850:	e7f0      	b.n	8021834 <_vfiprintf_r+0x1b8>
 8021852:	ab03      	add	r3, sp, #12
 8021854:	9300      	str	r3, [sp, #0]
 8021856:	462a      	mov	r2, r5
 8021858:	4b12      	ldr	r3, [pc, #72]	@ (80218a4 <_vfiprintf_r+0x228>)
 802185a:	a904      	add	r1, sp, #16
 802185c:	4630      	mov	r0, r6
 802185e:	f7fc f9bf 	bl	801dbe0 <_printf_float>
 8021862:	4607      	mov	r7, r0
 8021864:	1c78      	adds	r0, r7, #1
 8021866:	d1d6      	bne.n	8021816 <_vfiprintf_r+0x19a>
 8021868:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802186a:	07d9      	lsls	r1, r3, #31
 802186c:	d405      	bmi.n	802187a <_vfiprintf_r+0x1fe>
 802186e:	89ab      	ldrh	r3, [r5, #12]
 8021870:	059a      	lsls	r2, r3, #22
 8021872:	d402      	bmi.n	802187a <_vfiprintf_r+0x1fe>
 8021874:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021876:	f7fd fc03 	bl	801f080 <__retarget_lock_release_recursive>
 802187a:	89ab      	ldrh	r3, [r5, #12]
 802187c:	065b      	lsls	r3, r3, #25
 802187e:	f53f af1f 	bmi.w	80216c0 <_vfiprintf_r+0x44>
 8021882:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021884:	e71e      	b.n	80216c4 <_vfiprintf_r+0x48>
 8021886:	ab03      	add	r3, sp, #12
 8021888:	9300      	str	r3, [sp, #0]
 802188a:	462a      	mov	r2, r5
 802188c:	4b05      	ldr	r3, [pc, #20]	@ (80218a4 <_vfiprintf_r+0x228>)
 802188e:	a904      	add	r1, sp, #16
 8021890:	4630      	mov	r0, r6
 8021892:	f7fc fc2d 	bl	801e0f0 <_printf_i>
 8021896:	e7e4      	b.n	8021862 <_vfiprintf_r+0x1e6>
 8021898:	08026631 	.word	0x08026631
 802189c:	0802663b 	.word	0x0802663b
 80218a0:	0801dbe1 	.word	0x0801dbe1
 80218a4:	08021657 	.word	0x08021657
 80218a8:	08026637 	.word	0x08026637

080218ac <__sflush_r>:
 80218ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80218b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80218b4:	0716      	lsls	r6, r2, #28
 80218b6:	4605      	mov	r5, r0
 80218b8:	460c      	mov	r4, r1
 80218ba:	d454      	bmi.n	8021966 <__sflush_r+0xba>
 80218bc:	684b      	ldr	r3, [r1, #4]
 80218be:	2b00      	cmp	r3, #0
 80218c0:	dc02      	bgt.n	80218c8 <__sflush_r+0x1c>
 80218c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80218c4:	2b00      	cmp	r3, #0
 80218c6:	dd48      	ble.n	802195a <__sflush_r+0xae>
 80218c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80218ca:	2e00      	cmp	r6, #0
 80218cc:	d045      	beq.n	802195a <__sflush_r+0xae>
 80218ce:	2300      	movs	r3, #0
 80218d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80218d4:	682f      	ldr	r7, [r5, #0]
 80218d6:	6a21      	ldr	r1, [r4, #32]
 80218d8:	602b      	str	r3, [r5, #0]
 80218da:	d030      	beq.n	802193e <__sflush_r+0x92>
 80218dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80218de:	89a3      	ldrh	r3, [r4, #12]
 80218e0:	0759      	lsls	r1, r3, #29
 80218e2:	d505      	bpl.n	80218f0 <__sflush_r+0x44>
 80218e4:	6863      	ldr	r3, [r4, #4]
 80218e6:	1ad2      	subs	r2, r2, r3
 80218e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80218ea:	b10b      	cbz	r3, 80218f0 <__sflush_r+0x44>
 80218ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80218ee:	1ad2      	subs	r2, r2, r3
 80218f0:	2300      	movs	r3, #0
 80218f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80218f4:	6a21      	ldr	r1, [r4, #32]
 80218f6:	4628      	mov	r0, r5
 80218f8:	47b0      	blx	r6
 80218fa:	1c43      	adds	r3, r0, #1
 80218fc:	89a3      	ldrh	r3, [r4, #12]
 80218fe:	d106      	bne.n	802190e <__sflush_r+0x62>
 8021900:	6829      	ldr	r1, [r5, #0]
 8021902:	291d      	cmp	r1, #29
 8021904:	d82b      	bhi.n	802195e <__sflush_r+0xb2>
 8021906:	4a2a      	ldr	r2, [pc, #168]	@ (80219b0 <__sflush_r+0x104>)
 8021908:	40ca      	lsrs	r2, r1
 802190a:	07d6      	lsls	r6, r2, #31
 802190c:	d527      	bpl.n	802195e <__sflush_r+0xb2>
 802190e:	2200      	movs	r2, #0
 8021910:	6062      	str	r2, [r4, #4]
 8021912:	04d9      	lsls	r1, r3, #19
 8021914:	6922      	ldr	r2, [r4, #16]
 8021916:	6022      	str	r2, [r4, #0]
 8021918:	d504      	bpl.n	8021924 <__sflush_r+0x78>
 802191a:	1c42      	adds	r2, r0, #1
 802191c:	d101      	bne.n	8021922 <__sflush_r+0x76>
 802191e:	682b      	ldr	r3, [r5, #0]
 8021920:	b903      	cbnz	r3, 8021924 <__sflush_r+0x78>
 8021922:	6560      	str	r0, [r4, #84]	@ 0x54
 8021924:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8021926:	602f      	str	r7, [r5, #0]
 8021928:	b1b9      	cbz	r1, 802195a <__sflush_r+0xae>
 802192a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802192e:	4299      	cmp	r1, r3
 8021930:	d002      	beq.n	8021938 <__sflush_r+0x8c>
 8021932:	4628      	mov	r0, r5
 8021934:	f7fe f9be 	bl	801fcb4 <_free_r>
 8021938:	2300      	movs	r3, #0
 802193a:	6363      	str	r3, [r4, #52]	@ 0x34
 802193c:	e00d      	b.n	802195a <__sflush_r+0xae>
 802193e:	2301      	movs	r3, #1
 8021940:	4628      	mov	r0, r5
 8021942:	47b0      	blx	r6
 8021944:	4602      	mov	r2, r0
 8021946:	1c50      	adds	r0, r2, #1
 8021948:	d1c9      	bne.n	80218de <__sflush_r+0x32>
 802194a:	682b      	ldr	r3, [r5, #0]
 802194c:	2b00      	cmp	r3, #0
 802194e:	d0c6      	beq.n	80218de <__sflush_r+0x32>
 8021950:	2b1d      	cmp	r3, #29
 8021952:	d001      	beq.n	8021958 <__sflush_r+0xac>
 8021954:	2b16      	cmp	r3, #22
 8021956:	d11e      	bne.n	8021996 <__sflush_r+0xea>
 8021958:	602f      	str	r7, [r5, #0]
 802195a:	2000      	movs	r0, #0
 802195c:	e022      	b.n	80219a4 <__sflush_r+0xf8>
 802195e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021962:	b21b      	sxth	r3, r3
 8021964:	e01b      	b.n	802199e <__sflush_r+0xf2>
 8021966:	690f      	ldr	r7, [r1, #16]
 8021968:	2f00      	cmp	r7, #0
 802196a:	d0f6      	beq.n	802195a <__sflush_r+0xae>
 802196c:	0793      	lsls	r3, r2, #30
 802196e:	680e      	ldr	r6, [r1, #0]
 8021970:	bf08      	it	eq
 8021972:	694b      	ldreq	r3, [r1, #20]
 8021974:	600f      	str	r7, [r1, #0]
 8021976:	bf18      	it	ne
 8021978:	2300      	movne	r3, #0
 802197a:	eba6 0807 	sub.w	r8, r6, r7
 802197e:	608b      	str	r3, [r1, #8]
 8021980:	f1b8 0f00 	cmp.w	r8, #0
 8021984:	dde9      	ble.n	802195a <__sflush_r+0xae>
 8021986:	6a21      	ldr	r1, [r4, #32]
 8021988:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802198a:	4643      	mov	r3, r8
 802198c:	463a      	mov	r2, r7
 802198e:	4628      	mov	r0, r5
 8021990:	47b0      	blx	r6
 8021992:	2800      	cmp	r0, #0
 8021994:	dc08      	bgt.n	80219a8 <__sflush_r+0xfc>
 8021996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802199a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802199e:	81a3      	strh	r3, [r4, #12]
 80219a0:	f04f 30ff 	mov.w	r0, #4294967295
 80219a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80219a8:	4407      	add	r7, r0
 80219aa:	eba8 0800 	sub.w	r8, r8, r0
 80219ae:	e7e7      	b.n	8021980 <__sflush_r+0xd4>
 80219b0:	20400001 	.word	0x20400001

080219b4 <_fflush_r>:
 80219b4:	b538      	push	{r3, r4, r5, lr}
 80219b6:	690b      	ldr	r3, [r1, #16]
 80219b8:	4605      	mov	r5, r0
 80219ba:	460c      	mov	r4, r1
 80219bc:	b913      	cbnz	r3, 80219c4 <_fflush_r+0x10>
 80219be:	2500      	movs	r5, #0
 80219c0:	4628      	mov	r0, r5
 80219c2:	bd38      	pop	{r3, r4, r5, pc}
 80219c4:	b118      	cbz	r0, 80219ce <_fflush_r+0x1a>
 80219c6:	6a03      	ldr	r3, [r0, #32]
 80219c8:	b90b      	cbnz	r3, 80219ce <_fflush_r+0x1a>
 80219ca:	f7fc ff41 	bl	801e850 <__sinit>
 80219ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80219d2:	2b00      	cmp	r3, #0
 80219d4:	d0f3      	beq.n	80219be <_fflush_r+0xa>
 80219d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80219d8:	07d0      	lsls	r0, r2, #31
 80219da:	d404      	bmi.n	80219e6 <_fflush_r+0x32>
 80219dc:	0599      	lsls	r1, r3, #22
 80219de:	d402      	bmi.n	80219e6 <_fflush_r+0x32>
 80219e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80219e2:	f7fd fb4c 	bl	801f07e <__retarget_lock_acquire_recursive>
 80219e6:	4628      	mov	r0, r5
 80219e8:	4621      	mov	r1, r4
 80219ea:	f7ff ff5f 	bl	80218ac <__sflush_r>
 80219ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80219f0:	07da      	lsls	r2, r3, #31
 80219f2:	4605      	mov	r5, r0
 80219f4:	d4e4      	bmi.n	80219c0 <_fflush_r+0xc>
 80219f6:	89a3      	ldrh	r3, [r4, #12]
 80219f8:	059b      	lsls	r3, r3, #22
 80219fa:	d4e1      	bmi.n	80219c0 <_fflush_r+0xc>
 80219fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80219fe:	f7fd fb3f 	bl	801f080 <__retarget_lock_release_recursive>
 8021a02:	e7dd      	b.n	80219c0 <_fflush_r+0xc>

08021a04 <fiprintf>:
 8021a04:	b40e      	push	{r1, r2, r3}
 8021a06:	b503      	push	{r0, r1, lr}
 8021a08:	4601      	mov	r1, r0
 8021a0a:	ab03      	add	r3, sp, #12
 8021a0c:	4805      	ldr	r0, [pc, #20]	@ (8021a24 <fiprintf+0x20>)
 8021a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8021a12:	6800      	ldr	r0, [r0, #0]
 8021a14:	9301      	str	r3, [sp, #4]
 8021a16:	f7ff fe31 	bl	802167c <_vfiprintf_r>
 8021a1a:	b002      	add	sp, #8
 8021a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8021a20:	b003      	add	sp, #12
 8021a22:	4770      	bx	lr
 8021a24:	2000004c 	.word	0x2000004c

08021a28 <__swhatbuf_r>:
 8021a28:	b570      	push	{r4, r5, r6, lr}
 8021a2a:	460c      	mov	r4, r1
 8021a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021a30:	2900      	cmp	r1, #0
 8021a32:	b096      	sub	sp, #88	@ 0x58
 8021a34:	4615      	mov	r5, r2
 8021a36:	461e      	mov	r6, r3
 8021a38:	da0d      	bge.n	8021a56 <__swhatbuf_r+0x2e>
 8021a3a:	89a3      	ldrh	r3, [r4, #12]
 8021a3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8021a40:	f04f 0100 	mov.w	r1, #0
 8021a44:	bf14      	ite	ne
 8021a46:	2340      	movne	r3, #64	@ 0x40
 8021a48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8021a4c:	2000      	movs	r0, #0
 8021a4e:	6031      	str	r1, [r6, #0]
 8021a50:	602b      	str	r3, [r5, #0]
 8021a52:	b016      	add	sp, #88	@ 0x58
 8021a54:	bd70      	pop	{r4, r5, r6, pc}
 8021a56:	466a      	mov	r2, sp
 8021a58:	f000 f848 	bl	8021aec <_fstat_r>
 8021a5c:	2800      	cmp	r0, #0
 8021a5e:	dbec      	blt.n	8021a3a <__swhatbuf_r+0x12>
 8021a60:	9901      	ldr	r1, [sp, #4]
 8021a62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8021a66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8021a6a:	4259      	negs	r1, r3
 8021a6c:	4159      	adcs	r1, r3
 8021a6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8021a72:	e7eb      	b.n	8021a4c <__swhatbuf_r+0x24>

08021a74 <__smakebuf_r>:
 8021a74:	898b      	ldrh	r3, [r1, #12]
 8021a76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021a78:	079d      	lsls	r5, r3, #30
 8021a7a:	4606      	mov	r6, r0
 8021a7c:	460c      	mov	r4, r1
 8021a7e:	d507      	bpl.n	8021a90 <__smakebuf_r+0x1c>
 8021a80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8021a84:	6023      	str	r3, [r4, #0]
 8021a86:	6123      	str	r3, [r4, #16]
 8021a88:	2301      	movs	r3, #1
 8021a8a:	6163      	str	r3, [r4, #20]
 8021a8c:	b003      	add	sp, #12
 8021a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021a90:	ab01      	add	r3, sp, #4
 8021a92:	466a      	mov	r2, sp
 8021a94:	f7ff ffc8 	bl	8021a28 <__swhatbuf_r>
 8021a98:	9f00      	ldr	r7, [sp, #0]
 8021a9a:	4605      	mov	r5, r0
 8021a9c:	4639      	mov	r1, r7
 8021a9e:	4630      	mov	r0, r6
 8021aa0:	f7fe f97c 	bl	801fd9c <_malloc_r>
 8021aa4:	b948      	cbnz	r0, 8021aba <__smakebuf_r+0x46>
 8021aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021aaa:	059a      	lsls	r2, r3, #22
 8021aac:	d4ee      	bmi.n	8021a8c <__smakebuf_r+0x18>
 8021aae:	f023 0303 	bic.w	r3, r3, #3
 8021ab2:	f043 0302 	orr.w	r3, r3, #2
 8021ab6:	81a3      	strh	r3, [r4, #12]
 8021ab8:	e7e2      	b.n	8021a80 <__smakebuf_r+0xc>
 8021aba:	89a3      	ldrh	r3, [r4, #12]
 8021abc:	6020      	str	r0, [r4, #0]
 8021abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021ac2:	81a3      	strh	r3, [r4, #12]
 8021ac4:	9b01      	ldr	r3, [sp, #4]
 8021ac6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8021aca:	b15b      	cbz	r3, 8021ae4 <__smakebuf_r+0x70>
 8021acc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021ad0:	4630      	mov	r0, r6
 8021ad2:	f000 f81d 	bl	8021b10 <_isatty_r>
 8021ad6:	b128      	cbz	r0, 8021ae4 <__smakebuf_r+0x70>
 8021ad8:	89a3      	ldrh	r3, [r4, #12]
 8021ada:	f023 0303 	bic.w	r3, r3, #3
 8021ade:	f043 0301 	orr.w	r3, r3, #1
 8021ae2:	81a3      	strh	r3, [r4, #12]
 8021ae4:	89a3      	ldrh	r3, [r4, #12]
 8021ae6:	431d      	orrs	r5, r3
 8021ae8:	81a5      	strh	r5, [r4, #12]
 8021aea:	e7cf      	b.n	8021a8c <__smakebuf_r+0x18>

08021aec <_fstat_r>:
 8021aec:	b538      	push	{r3, r4, r5, lr}
 8021aee:	4d07      	ldr	r5, [pc, #28]	@ (8021b0c <_fstat_r+0x20>)
 8021af0:	2300      	movs	r3, #0
 8021af2:	4604      	mov	r4, r0
 8021af4:	4608      	mov	r0, r1
 8021af6:	4611      	mov	r1, r2
 8021af8:	602b      	str	r3, [r5, #0]
 8021afa:	f7e1 f903 	bl	8002d04 <_fstat>
 8021afe:	1c43      	adds	r3, r0, #1
 8021b00:	d102      	bne.n	8021b08 <_fstat_r+0x1c>
 8021b02:	682b      	ldr	r3, [r5, #0]
 8021b04:	b103      	cbz	r3, 8021b08 <_fstat_r+0x1c>
 8021b06:	6023      	str	r3, [r4, #0]
 8021b08:	bd38      	pop	{r3, r4, r5, pc}
 8021b0a:	bf00      	nop
 8021b0c:	20068b20 	.word	0x20068b20

08021b10 <_isatty_r>:
 8021b10:	b538      	push	{r3, r4, r5, lr}
 8021b12:	4d06      	ldr	r5, [pc, #24]	@ (8021b2c <_isatty_r+0x1c>)
 8021b14:	2300      	movs	r3, #0
 8021b16:	4604      	mov	r4, r0
 8021b18:	4608      	mov	r0, r1
 8021b1a:	602b      	str	r3, [r5, #0]
 8021b1c:	f7e1 f902 	bl	8002d24 <_isatty>
 8021b20:	1c43      	adds	r3, r0, #1
 8021b22:	d102      	bne.n	8021b2a <_isatty_r+0x1a>
 8021b24:	682b      	ldr	r3, [r5, #0]
 8021b26:	b103      	cbz	r3, 8021b2a <_isatty_r+0x1a>
 8021b28:	6023      	str	r3, [r4, #0]
 8021b2a:	bd38      	pop	{r3, r4, r5, pc}
 8021b2c:	20068b20 	.word	0x20068b20

08021b30 <_sbrk_r>:
 8021b30:	b538      	push	{r3, r4, r5, lr}
 8021b32:	4d06      	ldr	r5, [pc, #24]	@ (8021b4c <_sbrk_r+0x1c>)
 8021b34:	2300      	movs	r3, #0
 8021b36:	4604      	mov	r4, r0
 8021b38:	4608      	mov	r0, r1
 8021b3a:	602b      	str	r3, [r5, #0]
 8021b3c:	f7e1 f90a 	bl	8002d54 <_sbrk>
 8021b40:	1c43      	adds	r3, r0, #1
 8021b42:	d102      	bne.n	8021b4a <_sbrk_r+0x1a>
 8021b44:	682b      	ldr	r3, [r5, #0]
 8021b46:	b103      	cbz	r3, 8021b4a <_sbrk_r+0x1a>
 8021b48:	6023      	str	r3, [r4, #0]
 8021b4a:	bd38      	pop	{r3, r4, r5, pc}
 8021b4c:	20068b20 	.word	0x20068b20

08021b50 <nan>:
 8021b50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8021b58 <nan+0x8>
 8021b54:	4770      	bx	lr
 8021b56:	bf00      	nop
 8021b58:	00000000 	.word	0x00000000
 8021b5c:	7ff80000 	.word	0x7ff80000

08021b60 <abort>:
 8021b60:	b508      	push	{r3, lr}
 8021b62:	2006      	movs	r0, #6
 8021b64:	f000 fbc4 	bl	80222f0 <raise>
 8021b68:	2001      	movs	r0, #1
 8021b6a:	f7e1 f87b 	bl	8002c64 <_exit>

08021b6e <_calloc_r>:
 8021b6e:	b570      	push	{r4, r5, r6, lr}
 8021b70:	fba1 5402 	umull	r5, r4, r1, r2
 8021b74:	b934      	cbnz	r4, 8021b84 <_calloc_r+0x16>
 8021b76:	4629      	mov	r1, r5
 8021b78:	f7fe f910 	bl	801fd9c <_malloc_r>
 8021b7c:	4606      	mov	r6, r0
 8021b7e:	b928      	cbnz	r0, 8021b8c <_calloc_r+0x1e>
 8021b80:	4630      	mov	r0, r6
 8021b82:	bd70      	pop	{r4, r5, r6, pc}
 8021b84:	220c      	movs	r2, #12
 8021b86:	6002      	str	r2, [r0, #0]
 8021b88:	2600      	movs	r6, #0
 8021b8a:	e7f9      	b.n	8021b80 <_calloc_r+0x12>
 8021b8c:	462a      	mov	r2, r5
 8021b8e:	4621      	mov	r1, r4
 8021b90:	f7fd f89a 	bl	801ecc8 <memset>
 8021b94:	e7f4      	b.n	8021b80 <_calloc_r+0x12>

08021b96 <rshift>:
 8021b96:	6903      	ldr	r3, [r0, #16]
 8021b98:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8021b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021ba0:	ea4f 1261 	mov.w	r2, r1, asr #5
 8021ba4:	f100 0414 	add.w	r4, r0, #20
 8021ba8:	dd45      	ble.n	8021c36 <rshift+0xa0>
 8021baa:	f011 011f 	ands.w	r1, r1, #31
 8021bae:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8021bb2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8021bb6:	d10c      	bne.n	8021bd2 <rshift+0x3c>
 8021bb8:	f100 0710 	add.w	r7, r0, #16
 8021bbc:	4629      	mov	r1, r5
 8021bbe:	42b1      	cmp	r1, r6
 8021bc0:	d334      	bcc.n	8021c2c <rshift+0x96>
 8021bc2:	1a9b      	subs	r3, r3, r2
 8021bc4:	009b      	lsls	r3, r3, #2
 8021bc6:	1eea      	subs	r2, r5, #3
 8021bc8:	4296      	cmp	r6, r2
 8021bca:	bf38      	it	cc
 8021bcc:	2300      	movcc	r3, #0
 8021bce:	4423      	add	r3, r4
 8021bd0:	e015      	b.n	8021bfe <rshift+0x68>
 8021bd2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8021bd6:	f1c1 0820 	rsb	r8, r1, #32
 8021bda:	40cf      	lsrs	r7, r1
 8021bdc:	f105 0e04 	add.w	lr, r5, #4
 8021be0:	46a1      	mov	r9, r4
 8021be2:	4576      	cmp	r6, lr
 8021be4:	46f4      	mov	ip, lr
 8021be6:	d815      	bhi.n	8021c14 <rshift+0x7e>
 8021be8:	1a9a      	subs	r2, r3, r2
 8021bea:	0092      	lsls	r2, r2, #2
 8021bec:	3a04      	subs	r2, #4
 8021bee:	3501      	adds	r5, #1
 8021bf0:	42ae      	cmp	r6, r5
 8021bf2:	bf38      	it	cc
 8021bf4:	2200      	movcc	r2, #0
 8021bf6:	18a3      	adds	r3, r4, r2
 8021bf8:	50a7      	str	r7, [r4, r2]
 8021bfa:	b107      	cbz	r7, 8021bfe <rshift+0x68>
 8021bfc:	3304      	adds	r3, #4
 8021bfe:	1b1a      	subs	r2, r3, r4
 8021c00:	42a3      	cmp	r3, r4
 8021c02:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8021c06:	bf08      	it	eq
 8021c08:	2300      	moveq	r3, #0
 8021c0a:	6102      	str	r2, [r0, #16]
 8021c0c:	bf08      	it	eq
 8021c0e:	6143      	streq	r3, [r0, #20]
 8021c10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021c14:	f8dc c000 	ldr.w	ip, [ip]
 8021c18:	fa0c fc08 	lsl.w	ip, ip, r8
 8021c1c:	ea4c 0707 	orr.w	r7, ip, r7
 8021c20:	f849 7b04 	str.w	r7, [r9], #4
 8021c24:	f85e 7b04 	ldr.w	r7, [lr], #4
 8021c28:	40cf      	lsrs	r7, r1
 8021c2a:	e7da      	b.n	8021be2 <rshift+0x4c>
 8021c2c:	f851 cb04 	ldr.w	ip, [r1], #4
 8021c30:	f847 cf04 	str.w	ip, [r7, #4]!
 8021c34:	e7c3      	b.n	8021bbe <rshift+0x28>
 8021c36:	4623      	mov	r3, r4
 8021c38:	e7e1      	b.n	8021bfe <rshift+0x68>

08021c3a <__hexdig_fun>:
 8021c3a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8021c3e:	2b09      	cmp	r3, #9
 8021c40:	d802      	bhi.n	8021c48 <__hexdig_fun+0xe>
 8021c42:	3820      	subs	r0, #32
 8021c44:	b2c0      	uxtb	r0, r0
 8021c46:	4770      	bx	lr
 8021c48:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8021c4c:	2b05      	cmp	r3, #5
 8021c4e:	d801      	bhi.n	8021c54 <__hexdig_fun+0x1a>
 8021c50:	3847      	subs	r0, #71	@ 0x47
 8021c52:	e7f7      	b.n	8021c44 <__hexdig_fun+0xa>
 8021c54:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8021c58:	2b05      	cmp	r3, #5
 8021c5a:	d801      	bhi.n	8021c60 <__hexdig_fun+0x26>
 8021c5c:	3827      	subs	r0, #39	@ 0x27
 8021c5e:	e7f1      	b.n	8021c44 <__hexdig_fun+0xa>
 8021c60:	2000      	movs	r0, #0
 8021c62:	4770      	bx	lr

08021c64 <__gethex>:
 8021c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021c68:	b085      	sub	sp, #20
 8021c6a:	468a      	mov	sl, r1
 8021c6c:	9302      	str	r3, [sp, #8]
 8021c6e:	680b      	ldr	r3, [r1, #0]
 8021c70:	9001      	str	r0, [sp, #4]
 8021c72:	4690      	mov	r8, r2
 8021c74:	1c9c      	adds	r4, r3, #2
 8021c76:	46a1      	mov	r9, r4
 8021c78:	f814 0b01 	ldrb.w	r0, [r4], #1
 8021c7c:	2830      	cmp	r0, #48	@ 0x30
 8021c7e:	d0fa      	beq.n	8021c76 <__gethex+0x12>
 8021c80:	eba9 0303 	sub.w	r3, r9, r3
 8021c84:	f1a3 0b02 	sub.w	fp, r3, #2
 8021c88:	f7ff ffd7 	bl	8021c3a <__hexdig_fun>
 8021c8c:	4605      	mov	r5, r0
 8021c8e:	2800      	cmp	r0, #0
 8021c90:	d168      	bne.n	8021d64 <__gethex+0x100>
 8021c92:	49a0      	ldr	r1, [pc, #640]	@ (8021f14 <__gethex+0x2b0>)
 8021c94:	2201      	movs	r2, #1
 8021c96:	4648      	mov	r0, r9
 8021c98:	f7fd f81e 	bl	801ecd8 <strncmp>
 8021c9c:	4607      	mov	r7, r0
 8021c9e:	2800      	cmp	r0, #0
 8021ca0:	d167      	bne.n	8021d72 <__gethex+0x10e>
 8021ca2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8021ca6:	4626      	mov	r6, r4
 8021ca8:	f7ff ffc7 	bl	8021c3a <__hexdig_fun>
 8021cac:	2800      	cmp	r0, #0
 8021cae:	d062      	beq.n	8021d76 <__gethex+0x112>
 8021cb0:	4623      	mov	r3, r4
 8021cb2:	7818      	ldrb	r0, [r3, #0]
 8021cb4:	2830      	cmp	r0, #48	@ 0x30
 8021cb6:	4699      	mov	r9, r3
 8021cb8:	f103 0301 	add.w	r3, r3, #1
 8021cbc:	d0f9      	beq.n	8021cb2 <__gethex+0x4e>
 8021cbe:	f7ff ffbc 	bl	8021c3a <__hexdig_fun>
 8021cc2:	fab0 f580 	clz	r5, r0
 8021cc6:	096d      	lsrs	r5, r5, #5
 8021cc8:	f04f 0b01 	mov.w	fp, #1
 8021ccc:	464a      	mov	r2, r9
 8021cce:	4616      	mov	r6, r2
 8021cd0:	3201      	adds	r2, #1
 8021cd2:	7830      	ldrb	r0, [r6, #0]
 8021cd4:	f7ff ffb1 	bl	8021c3a <__hexdig_fun>
 8021cd8:	2800      	cmp	r0, #0
 8021cda:	d1f8      	bne.n	8021cce <__gethex+0x6a>
 8021cdc:	498d      	ldr	r1, [pc, #564]	@ (8021f14 <__gethex+0x2b0>)
 8021cde:	2201      	movs	r2, #1
 8021ce0:	4630      	mov	r0, r6
 8021ce2:	f7fc fff9 	bl	801ecd8 <strncmp>
 8021ce6:	2800      	cmp	r0, #0
 8021ce8:	d13f      	bne.n	8021d6a <__gethex+0x106>
 8021cea:	b944      	cbnz	r4, 8021cfe <__gethex+0x9a>
 8021cec:	1c74      	adds	r4, r6, #1
 8021cee:	4622      	mov	r2, r4
 8021cf0:	4616      	mov	r6, r2
 8021cf2:	3201      	adds	r2, #1
 8021cf4:	7830      	ldrb	r0, [r6, #0]
 8021cf6:	f7ff ffa0 	bl	8021c3a <__hexdig_fun>
 8021cfa:	2800      	cmp	r0, #0
 8021cfc:	d1f8      	bne.n	8021cf0 <__gethex+0x8c>
 8021cfe:	1ba4      	subs	r4, r4, r6
 8021d00:	00a7      	lsls	r7, r4, #2
 8021d02:	7833      	ldrb	r3, [r6, #0]
 8021d04:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8021d08:	2b50      	cmp	r3, #80	@ 0x50
 8021d0a:	d13e      	bne.n	8021d8a <__gethex+0x126>
 8021d0c:	7873      	ldrb	r3, [r6, #1]
 8021d0e:	2b2b      	cmp	r3, #43	@ 0x2b
 8021d10:	d033      	beq.n	8021d7a <__gethex+0x116>
 8021d12:	2b2d      	cmp	r3, #45	@ 0x2d
 8021d14:	d034      	beq.n	8021d80 <__gethex+0x11c>
 8021d16:	1c71      	adds	r1, r6, #1
 8021d18:	2400      	movs	r4, #0
 8021d1a:	7808      	ldrb	r0, [r1, #0]
 8021d1c:	f7ff ff8d 	bl	8021c3a <__hexdig_fun>
 8021d20:	1e43      	subs	r3, r0, #1
 8021d22:	b2db      	uxtb	r3, r3
 8021d24:	2b18      	cmp	r3, #24
 8021d26:	d830      	bhi.n	8021d8a <__gethex+0x126>
 8021d28:	f1a0 0210 	sub.w	r2, r0, #16
 8021d2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8021d30:	f7ff ff83 	bl	8021c3a <__hexdig_fun>
 8021d34:	f100 3cff 	add.w	ip, r0, #4294967295
 8021d38:	fa5f fc8c 	uxtb.w	ip, ip
 8021d3c:	f1bc 0f18 	cmp.w	ip, #24
 8021d40:	f04f 030a 	mov.w	r3, #10
 8021d44:	d91e      	bls.n	8021d84 <__gethex+0x120>
 8021d46:	b104      	cbz	r4, 8021d4a <__gethex+0xe6>
 8021d48:	4252      	negs	r2, r2
 8021d4a:	4417      	add	r7, r2
 8021d4c:	f8ca 1000 	str.w	r1, [sl]
 8021d50:	b1ed      	cbz	r5, 8021d8e <__gethex+0x12a>
 8021d52:	f1bb 0f00 	cmp.w	fp, #0
 8021d56:	bf0c      	ite	eq
 8021d58:	2506      	moveq	r5, #6
 8021d5a:	2500      	movne	r5, #0
 8021d5c:	4628      	mov	r0, r5
 8021d5e:	b005      	add	sp, #20
 8021d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021d64:	2500      	movs	r5, #0
 8021d66:	462c      	mov	r4, r5
 8021d68:	e7b0      	b.n	8021ccc <__gethex+0x68>
 8021d6a:	2c00      	cmp	r4, #0
 8021d6c:	d1c7      	bne.n	8021cfe <__gethex+0x9a>
 8021d6e:	4627      	mov	r7, r4
 8021d70:	e7c7      	b.n	8021d02 <__gethex+0x9e>
 8021d72:	464e      	mov	r6, r9
 8021d74:	462f      	mov	r7, r5
 8021d76:	2501      	movs	r5, #1
 8021d78:	e7c3      	b.n	8021d02 <__gethex+0x9e>
 8021d7a:	2400      	movs	r4, #0
 8021d7c:	1cb1      	adds	r1, r6, #2
 8021d7e:	e7cc      	b.n	8021d1a <__gethex+0xb6>
 8021d80:	2401      	movs	r4, #1
 8021d82:	e7fb      	b.n	8021d7c <__gethex+0x118>
 8021d84:	fb03 0002 	mla	r0, r3, r2, r0
 8021d88:	e7ce      	b.n	8021d28 <__gethex+0xc4>
 8021d8a:	4631      	mov	r1, r6
 8021d8c:	e7de      	b.n	8021d4c <__gethex+0xe8>
 8021d8e:	eba6 0309 	sub.w	r3, r6, r9
 8021d92:	3b01      	subs	r3, #1
 8021d94:	4629      	mov	r1, r5
 8021d96:	2b07      	cmp	r3, #7
 8021d98:	dc0a      	bgt.n	8021db0 <__gethex+0x14c>
 8021d9a:	9801      	ldr	r0, [sp, #4]
 8021d9c:	f7fe f88a 	bl	801feb4 <_Balloc>
 8021da0:	4604      	mov	r4, r0
 8021da2:	b940      	cbnz	r0, 8021db6 <__gethex+0x152>
 8021da4:	4b5c      	ldr	r3, [pc, #368]	@ (8021f18 <__gethex+0x2b4>)
 8021da6:	4602      	mov	r2, r0
 8021da8:	21e4      	movs	r1, #228	@ 0xe4
 8021daa:	485c      	ldr	r0, [pc, #368]	@ (8021f1c <__gethex+0x2b8>)
 8021dac:	f7fd f97e 	bl	801f0ac <__assert_func>
 8021db0:	3101      	adds	r1, #1
 8021db2:	105b      	asrs	r3, r3, #1
 8021db4:	e7ef      	b.n	8021d96 <__gethex+0x132>
 8021db6:	f100 0a14 	add.w	sl, r0, #20
 8021dba:	2300      	movs	r3, #0
 8021dbc:	4655      	mov	r5, sl
 8021dbe:	469b      	mov	fp, r3
 8021dc0:	45b1      	cmp	r9, r6
 8021dc2:	d337      	bcc.n	8021e34 <__gethex+0x1d0>
 8021dc4:	f845 bb04 	str.w	fp, [r5], #4
 8021dc8:	eba5 050a 	sub.w	r5, r5, sl
 8021dcc:	10ad      	asrs	r5, r5, #2
 8021dce:	6125      	str	r5, [r4, #16]
 8021dd0:	4658      	mov	r0, fp
 8021dd2:	f7fe f961 	bl	8020098 <__hi0bits>
 8021dd6:	016d      	lsls	r5, r5, #5
 8021dd8:	f8d8 6000 	ldr.w	r6, [r8]
 8021ddc:	1a2d      	subs	r5, r5, r0
 8021dde:	42b5      	cmp	r5, r6
 8021de0:	dd54      	ble.n	8021e8c <__gethex+0x228>
 8021de2:	1bad      	subs	r5, r5, r6
 8021de4:	4629      	mov	r1, r5
 8021de6:	4620      	mov	r0, r4
 8021de8:	f7fe fcea 	bl	80207c0 <__any_on>
 8021dec:	4681      	mov	r9, r0
 8021dee:	b178      	cbz	r0, 8021e10 <__gethex+0x1ac>
 8021df0:	1e6b      	subs	r3, r5, #1
 8021df2:	1159      	asrs	r1, r3, #5
 8021df4:	f003 021f 	and.w	r2, r3, #31
 8021df8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8021dfc:	f04f 0901 	mov.w	r9, #1
 8021e00:	fa09 f202 	lsl.w	r2, r9, r2
 8021e04:	420a      	tst	r2, r1
 8021e06:	d003      	beq.n	8021e10 <__gethex+0x1ac>
 8021e08:	454b      	cmp	r3, r9
 8021e0a:	dc36      	bgt.n	8021e7a <__gethex+0x216>
 8021e0c:	f04f 0902 	mov.w	r9, #2
 8021e10:	4629      	mov	r1, r5
 8021e12:	4620      	mov	r0, r4
 8021e14:	f7ff febf 	bl	8021b96 <rshift>
 8021e18:	442f      	add	r7, r5
 8021e1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8021e1e:	42bb      	cmp	r3, r7
 8021e20:	da42      	bge.n	8021ea8 <__gethex+0x244>
 8021e22:	9801      	ldr	r0, [sp, #4]
 8021e24:	4621      	mov	r1, r4
 8021e26:	f7fe f885 	bl	801ff34 <_Bfree>
 8021e2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021e2c:	2300      	movs	r3, #0
 8021e2e:	6013      	str	r3, [r2, #0]
 8021e30:	25a3      	movs	r5, #163	@ 0xa3
 8021e32:	e793      	b.n	8021d5c <__gethex+0xf8>
 8021e34:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8021e38:	2a2e      	cmp	r2, #46	@ 0x2e
 8021e3a:	d012      	beq.n	8021e62 <__gethex+0x1fe>
 8021e3c:	2b20      	cmp	r3, #32
 8021e3e:	d104      	bne.n	8021e4a <__gethex+0x1e6>
 8021e40:	f845 bb04 	str.w	fp, [r5], #4
 8021e44:	f04f 0b00 	mov.w	fp, #0
 8021e48:	465b      	mov	r3, fp
 8021e4a:	7830      	ldrb	r0, [r6, #0]
 8021e4c:	9303      	str	r3, [sp, #12]
 8021e4e:	f7ff fef4 	bl	8021c3a <__hexdig_fun>
 8021e52:	9b03      	ldr	r3, [sp, #12]
 8021e54:	f000 000f 	and.w	r0, r0, #15
 8021e58:	4098      	lsls	r0, r3
 8021e5a:	ea4b 0b00 	orr.w	fp, fp, r0
 8021e5e:	3304      	adds	r3, #4
 8021e60:	e7ae      	b.n	8021dc0 <__gethex+0x15c>
 8021e62:	45b1      	cmp	r9, r6
 8021e64:	d8ea      	bhi.n	8021e3c <__gethex+0x1d8>
 8021e66:	492b      	ldr	r1, [pc, #172]	@ (8021f14 <__gethex+0x2b0>)
 8021e68:	9303      	str	r3, [sp, #12]
 8021e6a:	2201      	movs	r2, #1
 8021e6c:	4630      	mov	r0, r6
 8021e6e:	f7fc ff33 	bl	801ecd8 <strncmp>
 8021e72:	9b03      	ldr	r3, [sp, #12]
 8021e74:	2800      	cmp	r0, #0
 8021e76:	d1e1      	bne.n	8021e3c <__gethex+0x1d8>
 8021e78:	e7a2      	b.n	8021dc0 <__gethex+0x15c>
 8021e7a:	1ea9      	subs	r1, r5, #2
 8021e7c:	4620      	mov	r0, r4
 8021e7e:	f7fe fc9f 	bl	80207c0 <__any_on>
 8021e82:	2800      	cmp	r0, #0
 8021e84:	d0c2      	beq.n	8021e0c <__gethex+0x1a8>
 8021e86:	f04f 0903 	mov.w	r9, #3
 8021e8a:	e7c1      	b.n	8021e10 <__gethex+0x1ac>
 8021e8c:	da09      	bge.n	8021ea2 <__gethex+0x23e>
 8021e8e:	1b75      	subs	r5, r6, r5
 8021e90:	4621      	mov	r1, r4
 8021e92:	9801      	ldr	r0, [sp, #4]
 8021e94:	462a      	mov	r2, r5
 8021e96:	f7fe fa5d 	bl	8020354 <__lshift>
 8021e9a:	1b7f      	subs	r7, r7, r5
 8021e9c:	4604      	mov	r4, r0
 8021e9e:	f100 0a14 	add.w	sl, r0, #20
 8021ea2:	f04f 0900 	mov.w	r9, #0
 8021ea6:	e7b8      	b.n	8021e1a <__gethex+0x1b6>
 8021ea8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8021eac:	42bd      	cmp	r5, r7
 8021eae:	dd6f      	ble.n	8021f90 <__gethex+0x32c>
 8021eb0:	1bed      	subs	r5, r5, r7
 8021eb2:	42ae      	cmp	r6, r5
 8021eb4:	dc34      	bgt.n	8021f20 <__gethex+0x2bc>
 8021eb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021eba:	2b02      	cmp	r3, #2
 8021ebc:	d022      	beq.n	8021f04 <__gethex+0x2a0>
 8021ebe:	2b03      	cmp	r3, #3
 8021ec0:	d024      	beq.n	8021f0c <__gethex+0x2a8>
 8021ec2:	2b01      	cmp	r3, #1
 8021ec4:	d115      	bne.n	8021ef2 <__gethex+0x28e>
 8021ec6:	42ae      	cmp	r6, r5
 8021ec8:	d113      	bne.n	8021ef2 <__gethex+0x28e>
 8021eca:	2e01      	cmp	r6, #1
 8021ecc:	d10b      	bne.n	8021ee6 <__gethex+0x282>
 8021ece:	9a02      	ldr	r2, [sp, #8]
 8021ed0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8021ed4:	6013      	str	r3, [r2, #0]
 8021ed6:	2301      	movs	r3, #1
 8021ed8:	6123      	str	r3, [r4, #16]
 8021eda:	f8ca 3000 	str.w	r3, [sl]
 8021ede:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021ee0:	2562      	movs	r5, #98	@ 0x62
 8021ee2:	601c      	str	r4, [r3, #0]
 8021ee4:	e73a      	b.n	8021d5c <__gethex+0xf8>
 8021ee6:	1e71      	subs	r1, r6, #1
 8021ee8:	4620      	mov	r0, r4
 8021eea:	f7fe fc69 	bl	80207c0 <__any_on>
 8021eee:	2800      	cmp	r0, #0
 8021ef0:	d1ed      	bne.n	8021ece <__gethex+0x26a>
 8021ef2:	9801      	ldr	r0, [sp, #4]
 8021ef4:	4621      	mov	r1, r4
 8021ef6:	f7fe f81d 	bl	801ff34 <_Bfree>
 8021efa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021efc:	2300      	movs	r3, #0
 8021efe:	6013      	str	r3, [r2, #0]
 8021f00:	2550      	movs	r5, #80	@ 0x50
 8021f02:	e72b      	b.n	8021d5c <__gethex+0xf8>
 8021f04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021f06:	2b00      	cmp	r3, #0
 8021f08:	d1f3      	bne.n	8021ef2 <__gethex+0x28e>
 8021f0a:	e7e0      	b.n	8021ece <__gethex+0x26a>
 8021f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021f0e:	2b00      	cmp	r3, #0
 8021f10:	d1dd      	bne.n	8021ece <__gethex+0x26a>
 8021f12:	e7ee      	b.n	8021ef2 <__gethex+0x28e>
 8021f14:	0802662f 	.word	0x0802662f
 8021f18:	080265c5 	.word	0x080265c5
 8021f1c:	0802664a 	.word	0x0802664a
 8021f20:	1e6f      	subs	r7, r5, #1
 8021f22:	f1b9 0f00 	cmp.w	r9, #0
 8021f26:	d130      	bne.n	8021f8a <__gethex+0x326>
 8021f28:	b127      	cbz	r7, 8021f34 <__gethex+0x2d0>
 8021f2a:	4639      	mov	r1, r7
 8021f2c:	4620      	mov	r0, r4
 8021f2e:	f7fe fc47 	bl	80207c0 <__any_on>
 8021f32:	4681      	mov	r9, r0
 8021f34:	117a      	asrs	r2, r7, #5
 8021f36:	2301      	movs	r3, #1
 8021f38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8021f3c:	f007 071f 	and.w	r7, r7, #31
 8021f40:	40bb      	lsls	r3, r7
 8021f42:	4213      	tst	r3, r2
 8021f44:	4629      	mov	r1, r5
 8021f46:	4620      	mov	r0, r4
 8021f48:	bf18      	it	ne
 8021f4a:	f049 0902 	orrne.w	r9, r9, #2
 8021f4e:	f7ff fe22 	bl	8021b96 <rshift>
 8021f52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8021f56:	1b76      	subs	r6, r6, r5
 8021f58:	2502      	movs	r5, #2
 8021f5a:	f1b9 0f00 	cmp.w	r9, #0
 8021f5e:	d047      	beq.n	8021ff0 <__gethex+0x38c>
 8021f60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021f64:	2b02      	cmp	r3, #2
 8021f66:	d015      	beq.n	8021f94 <__gethex+0x330>
 8021f68:	2b03      	cmp	r3, #3
 8021f6a:	d017      	beq.n	8021f9c <__gethex+0x338>
 8021f6c:	2b01      	cmp	r3, #1
 8021f6e:	d109      	bne.n	8021f84 <__gethex+0x320>
 8021f70:	f019 0f02 	tst.w	r9, #2
 8021f74:	d006      	beq.n	8021f84 <__gethex+0x320>
 8021f76:	f8da 3000 	ldr.w	r3, [sl]
 8021f7a:	ea49 0903 	orr.w	r9, r9, r3
 8021f7e:	f019 0f01 	tst.w	r9, #1
 8021f82:	d10e      	bne.n	8021fa2 <__gethex+0x33e>
 8021f84:	f045 0510 	orr.w	r5, r5, #16
 8021f88:	e032      	b.n	8021ff0 <__gethex+0x38c>
 8021f8a:	f04f 0901 	mov.w	r9, #1
 8021f8e:	e7d1      	b.n	8021f34 <__gethex+0x2d0>
 8021f90:	2501      	movs	r5, #1
 8021f92:	e7e2      	b.n	8021f5a <__gethex+0x2f6>
 8021f94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021f96:	f1c3 0301 	rsb	r3, r3, #1
 8021f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021f9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021f9e:	2b00      	cmp	r3, #0
 8021fa0:	d0f0      	beq.n	8021f84 <__gethex+0x320>
 8021fa2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8021fa6:	f104 0314 	add.w	r3, r4, #20
 8021faa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8021fae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8021fb2:	f04f 0c00 	mov.w	ip, #0
 8021fb6:	4618      	mov	r0, r3
 8021fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8021fbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8021fc0:	d01b      	beq.n	8021ffa <__gethex+0x396>
 8021fc2:	3201      	adds	r2, #1
 8021fc4:	6002      	str	r2, [r0, #0]
 8021fc6:	2d02      	cmp	r5, #2
 8021fc8:	f104 0314 	add.w	r3, r4, #20
 8021fcc:	d13c      	bne.n	8022048 <__gethex+0x3e4>
 8021fce:	f8d8 2000 	ldr.w	r2, [r8]
 8021fd2:	3a01      	subs	r2, #1
 8021fd4:	42b2      	cmp	r2, r6
 8021fd6:	d109      	bne.n	8021fec <__gethex+0x388>
 8021fd8:	1171      	asrs	r1, r6, #5
 8021fda:	2201      	movs	r2, #1
 8021fdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8021fe0:	f006 061f 	and.w	r6, r6, #31
 8021fe4:	fa02 f606 	lsl.w	r6, r2, r6
 8021fe8:	421e      	tst	r6, r3
 8021fea:	d13a      	bne.n	8022062 <__gethex+0x3fe>
 8021fec:	f045 0520 	orr.w	r5, r5, #32
 8021ff0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021ff2:	601c      	str	r4, [r3, #0]
 8021ff4:	9b02      	ldr	r3, [sp, #8]
 8021ff6:	601f      	str	r7, [r3, #0]
 8021ff8:	e6b0      	b.n	8021d5c <__gethex+0xf8>
 8021ffa:	4299      	cmp	r1, r3
 8021ffc:	f843 cc04 	str.w	ip, [r3, #-4]
 8022000:	d8d9      	bhi.n	8021fb6 <__gethex+0x352>
 8022002:	68a3      	ldr	r3, [r4, #8]
 8022004:	459b      	cmp	fp, r3
 8022006:	db17      	blt.n	8022038 <__gethex+0x3d4>
 8022008:	6861      	ldr	r1, [r4, #4]
 802200a:	9801      	ldr	r0, [sp, #4]
 802200c:	3101      	adds	r1, #1
 802200e:	f7fd ff51 	bl	801feb4 <_Balloc>
 8022012:	4681      	mov	r9, r0
 8022014:	b918      	cbnz	r0, 802201e <__gethex+0x3ba>
 8022016:	4b1a      	ldr	r3, [pc, #104]	@ (8022080 <__gethex+0x41c>)
 8022018:	4602      	mov	r2, r0
 802201a:	2184      	movs	r1, #132	@ 0x84
 802201c:	e6c5      	b.n	8021daa <__gethex+0x146>
 802201e:	6922      	ldr	r2, [r4, #16]
 8022020:	3202      	adds	r2, #2
 8022022:	f104 010c 	add.w	r1, r4, #12
 8022026:	0092      	lsls	r2, r2, #2
 8022028:	300c      	adds	r0, #12
 802202a:	f7fd f82a 	bl	801f082 <memcpy>
 802202e:	4621      	mov	r1, r4
 8022030:	9801      	ldr	r0, [sp, #4]
 8022032:	f7fd ff7f 	bl	801ff34 <_Bfree>
 8022036:	464c      	mov	r4, r9
 8022038:	6923      	ldr	r3, [r4, #16]
 802203a:	1c5a      	adds	r2, r3, #1
 802203c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8022040:	6122      	str	r2, [r4, #16]
 8022042:	2201      	movs	r2, #1
 8022044:	615a      	str	r2, [r3, #20]
 8022046:	e7be      	b.n	8021fc6 <__gethex+0x362>
 8022048:	6922      	ldr	r2, [r4, #16]
 802204a:	455a      	cmp	r2, fp
 802204c:	dd0b      	ble.n	8022066 <__gethex+0x402>
 802204e:	2101      	movs	r1, #1
 8022050:	4620      	mov	r0, r4
 8022052:	f7ff fda0 	bl	8021b96 <rshift>
 8022056:	f8d8 3008 	ldr.w	r3, [r8, #8]
 802205a:	3701      	adds	r7, #1
 802205c:	42bb      	cmp	r3, r7
 802205e:	f6ff aee0 	blt.w	8021e22 <__gethex+0x1be>
 8022062:	2501      	movs	r5, #1
 8022064:	e7c2      	b.n	8021fec <__gethex+0x388>
 8022066:	f016 061f 	ands.w	r6, r6, #31
 802206a:	d0fa      	beq.n	8022062 <__gethex+0x3fe>
 802206c:	4453      	add	r3, sl
 802206e:	f1c6 0620 	rsb	r6, r6, #32
 8022072:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8022076:	f7fe f80f 	bl	8020098 <__hi0bits>
 802207a:	42b0      	cmp	r0, r6
 802207c:	dbe7      	blt.n	802204e <__gethex+0x3ea>
 802207e:	e7f0      	b.n	8022062 <__gethex+0x3fe>
 8022080:	080265c5 	.word	0x080265c5

08022084 <L_shift>:
 8022084:	f1c2 0208 	rsb	r2, r2, #8
 8022088:	0092      	lsls	r2, r2, #2
 802208a:	b570      	push	{r4, r5, r6, lr}
 802208c:	f1c2 0620 	rsb	r6, r2, #32
 8022090:	6843      	ldr	r3, [r0, #4]
 8022092:	6804      	ldr	r4, [r0, #0]
 8022094:	fa03 f506 	lsl.w	r5, r3, r6
 8022098:	432c      	orrs	r4, r5
 802209a:	40d3      	lsrs	r3, r2
 802209c:	6004      	str	r4, [r0, #0]
 802209e:	f840 3f04 	str.w	r3, [r0, #4]!
 80220a2:	4288      	cmp	r0, r1
 80220a4:	d3f4      	bcc.n	8022090 <L_shift+0xc>
 80220a6:	bd70      	pop	{r4, r5, r6, pc}

080220a8 <__match>:
 80220a8:	b530      	push	{r4, r5, lr}
 80220aa:	6803      	ldr	r3, [r0, #0]
 80220ac:	3301      	adds	r3, #1
 80220ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80220b2:	b914      	cbnz	r4, 80220ba <__match+0x12>
 80220b4:	6003      	str	r3, [r0, #0]
 80220b6:	2001      	movs	r0, #1
 80220b8:	bd30      	pop	{r4, r5, pc}
 80220ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80220be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80220c2:	2d19      	cmp	r5, #25
 80220c4:	bf98      	it	ls
 80220c6:	3220      	addls	r2, #32
 80220c8:	42a2      	cmp	r2, r4
 80220ca:	d0f0      	beq.n	80220ae <__match+0x6>
 80220cc:	2000      	movs	r0, #0
 80220ce:	e7f3      	b.n	80220b8 <__match+0x10>

080220d0 <__hexnan>:
 80220d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80220d4:	680b      	ldr	r3, [r1, #0]
 80220d6:	6801      	ldr	r1, [r0, #0]
 80220d8:	115e      	asrs	r6, r3, #5
 80220da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80220de:	f013 031f 	ands.w	r3, r3, #31
 80220e2:	b087      	sub	sp, #28
 80220e4:	bf18      	it	ne
 80220e6:	3604      	addne	r6, #4
 80220e8:	2500      	movs	r5, #0
 80220ea:	1f37      	subs	r7, r6, #4
 80220ec:	4682      	mov	sl, r0
 80220ee:	4690      	mov	r8, r2
 80220f0:	9301      	str	r3, [sp, #4]
 80220f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80220f6:	46b9      	mov	r9, r7
 80220f8:	463c      	mov	r4, r7
 80220fa:	9502      	str	r5, [sp, #8]
 80220fc:	46ab      	mov	fp, r5
 80220fe:	784a      	ldrb	r2, [r1, #1]
 8022100:	1c4b      	adds	r3, r1, #1
 8022102:	9303      	str	r3, [sp, #12]
 8022104:	b342      	cbz	r2, 8022158 <__hexnan+0x88>
 8022106:	4610      	mov	r0, r2
 8022108:	9105      	str	r1, [sp, #20]
 802210a:	9204      	str	r2, [sp, #16]
 802210c:	f7ff fd95 	bl	8021c3a <__hexdig_fun>
 8022110:	2800      	cmp	r0, #0
 8022112:	d151      	bne.n	80221b8 <__hexnan+0xe8>
 8022114:	9a04      	ldr	r2, [sp, #16]
 8022116:	9905      	ldr	r1, [sp, #20]
 8022118:	2a20      	cmp	r2, #32
 802211a:	d818      	bhi.n	802214e <__hexnan+0x7e>
 802211c:	9b02      	ldr	r3, [sp, #8]
 802211e:	459b      	cmp	fp, r3
 8022120:	dd13      	ble.n	802214a <__hexnan+0x7a>
 8022122:	454c      	cmp	r4, r9
 8022124:	d206      	bcs.n	8022134 <__hexnan+0x64>
 8022126:	2d07      	cmp	r5, #7
 8022128:	dc04      	bgt.n	8022134 <__hexnan+0x64>
 802212a:	462a      	mov	r2, r5
 802212c:	4649      	mov	r1, r9
 802212e:	4620      	mov	r0, r4
 8022130:	f7ff ffa8 	bl	8022084 <L_shift>
 8022134:	4544      	cmp	r4, r8
 8022136:	d952      	bls.n	80221de <__hexnan+0x10e>
 8022138:	2300      	movs	r3, #0
 802213a:	f1a4 0904 	sub.w	r9, r4, #4
 802213e:	f844 3c04 	str.w	r3, [r4, #-4]
 8022142:	f8cd b008 	str.w	fp, [sp, #8]
 8022146:	464c      	mov	r4, r9
 8022148:	461d      	mov	r5, r3
 802214a:	9903      	ldr	r1, [sp, #12]
 802214c:	e7d7      	b.n	80220fe <__hexnan+0x2e>
 802214e:	2a29      	cmp	r2, #41	@ 0x29
 8022150:	d157      	bne.n	8022202 <__hexnan+0x132>
 8022152:	3102      	adds	r1, #2
 8022154:	f8ca 1000 	str.w	r1, [sl]
 8022158:	f1bb 0f00 	cmp.w	fp, #0
 802215c:	d051      	beq.n	8022202 <__hexnan+0x132>
 802215e:	454c      	cmp	r4, r9
 8022160:	d206      	bcs.n	8022170 <__hexnan+0xa0>
 8022162:	2d07      	cmp	r5, #7
 8022164:	dc04      	bgt.n	8022170 <__hexnan+0xa0>
 8022166:	462a      	mov	r2, r5
 8022168:	4649      	mov	r1, r9
 802216a:	4620      	mov	r0, r4
 802216c:	f7ff ff8a 	bl	8022084 <L_shift>
 8022170:	4544      	cmp	r4, r8
 8022172:	d936      	bls.n	80221e2 <__hexnan+0x112>
 8022174:	f1a8 0204 	sub.w	r2, r8, #4
 8022178:	4623      	mov	r3, r4
 802217a:	f853 1b04 	ldr.w	r1, [r3], #4
 802217e:	f842 1f04 	str.w	r1, [r2, #4]!
 8022182:	429f      	cmp	r7, r3
 8022184:	d2f9      	bcs.n	802217a <__hexnan+0xaa>
 8022186:	1b3b      	subs	r3, r7, r4
 8022188:	f023 0303 	bic.w	r3, r3, #3
 802218c:	3304      	adds	r3, #4
 802218e:	3401      	adds	r4, #1
 8022190:	3e03      	subs	r6, #3
 8022192:	42b4      	cmp	r4, r6
 8022194:	bf88      	it	hi
 8022196:	2304      	movhi	r3, #4
 8022198:	4443      	add	r3, r8
 802219a:	2200      	movs	r2, #0
 802219c:	f843 2b04 	str.w	r2, [r3], #4
 80221a0:	429f      	cmp	r7, r3
 80221a2:	d2fb      	bcs.n	802219c <__hexnan+0xcc>
 80221a4:	683b      	ldr	r3, [r7, #0]
 80221a6:	b91b      	cbnz	r3, 80221b0 <__hexnan+0xe0>
 80221a8:	4547      	cmp	r7, r8
 80221aa:	d128      	bne.n	80221fe <__hexnan+0x12e>
 80221ac:	2301      	movs	r3, #1
 80221ae:	603b      	str	r3, [r7, #0]
 80221b0:	2005      	movs	r0, #5
 80221b2:	b007      	add	sp, #28
 80221b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80221b8:	3501      	adds	r5, #1
 80221ba:	2d08      	cmp	r5, #8
 80221bc:	f10b 0b01 	add.w	fp, fp, #1
 80221c0:	dd06      	ble.n	80221d0 <__hexnan+0x100>
 80221c2:	4544      	cmp	r4, r8
 80221c4:	d9c1      	bls.n	802214a <__hexnan+0x7a>
 80221c6:	2300      	movs	r3, #0
 80221c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80221cc:	2501      	movs	r5, #1
 80221ce:	3c04      	subs	r4, #4
 80221d0:	6822      	ldr	r2, [r4, #0]
 80221d2:	f000 000f 	and.w	r0, r0, #15
 80221d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80221da:	6020      	str	r0, [r4, #0]
 80221dc:	e7b5      	b.n	802214a <__hexnan+0x7a>
 80221de:	2508      	movs	r5, #8
 80221e0:	e7b3      	b.n	802214a <__hexnan+0x7a>
 80221e2:	9b01      	ldr	r3, [sp, #4]
 80221e4:	2b00      	cmp	r3, #0
 80221e6:	d0dd      	beq.n	80221a4 <__hexnan+0xd4>
 80221e8:	f1c3 0320 	rsb	r3, r3, #32
 80221ec:	f04f 32ff 	mov.w	r2, #4294967295
 80221f0:	40da      	lsrs	r2, r3
 80221f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80221f6:	4013      	ands	r3, r2
 80221f8:	f846 3c04 	str.w	r3, [r6, #-4]
 80221fc:	e7d2      	b.n	80221a4 <__hexnan+0xd4>
 80221fe:	3f04      	subs	r7, #4
 8022200:	e7d0      	b.n	80221a4 <__hexnan+0xd4>
 8022202:	2004      	movs	r0, #4
 8022204:	e7d5      	b.n	80221b2 <__hexnan+0xe2>

08022206 <__ascii_mbtowc>:
 8022206:	b082      	sub	sp, #8
 8022208:	b901      	cbnz	r1, 802220c <__ascii_mbtowc+0x6>
 802220a:	a901      	add	r1, sp, #4
 802220c:	b142      	cbz	r2, 8022220 <__ascii_mbtowc+0x1a>
 802220e:	b14b      	cbz	r3, 8022224 <__ascii_mbtowc+0x1e>
 8022210:	7813      	ldrb	r3, [r2, #0]
 8022212:	600b      	str	r3, [r1, #0]
 8022214:	7812      	ldrb	r2, [r2, #0]
 8022216:	1e10      	subs	r0, r2, #0
 8022218:	bf18      	it	ne
 802221a:	2001      	movne	r0, #1
 802221c:	b002      	add	sp, #8
 802221e:	4770      	bx	lr
 8022220:	4610      	mov	r0, r2
 8022222:	e7fb      	b.n	802221c <__ascii_mbtowc+0x16>
 8022224:	f06f 0001 	mvn.w	r0, #1
 8022228:	e7f8      	b.n	802221c <__ascii_mbtowc+0x16>

0802222a <_realloc_r>:
 802222a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802222e:	4607      	mov	r7, r0
 8022230:	4614      	mov	r4, r2
 8022232:	460d      	mov	r5, r1
 8022234:	b921      	cbnz	r1, 8022240 <_realloc_r+0x16>
 8022236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802223a:	4611      	mov	r1, r2
 802223c:	f7fd bdae 	b.w	801fd9c <_malloc_r>
 8022240:	b92a      	cbnz	r2, 802224e <_realloc_r+0x24>
 8022242:	f7fd fd37 	bl	801fcb4 <_free_r>
 8022246:	4625      	mov	r5, r4
 8022248:	4628      	mov	r0, r5
 802224a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802224e:	f000 f86b 	bl	8022328 <_malloc_usable_size_r>
 8022252:	4284      	cmp	r4, r0
 8022254:	4606      	mov	r6, r0
 8022256:	d802      	bhi.n	802225e <_realloc_r+0x34>
 8022258:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802225c:	d8f4      	bhi.n	8022248 <_realloc_r+0x1e>
 802225e:	4621      	mov	r1, r4
 8022260:	4638      	mov	r0, r7
 8022262:	f7fd fd9b 	bl	801fd9c <_malloc_r>
 8022266:	4680      	mov	r8, r0
 8022268:	b908      	cbnz	r0, 802226e <_realloc_r+0x44>
 802226a:	4645      	mov	r5, r8
 802226c:	e7ec      	b.n	8022248 <_realloc_r+0x1e>
 802226e:	42b4      	cmp	r4, r6
 8022270:	4622      	mov	r2, r4
 8022272:	4629      	mov	r1, r5
 8022274:	bf28      	it	cs
 8022276:	4632      	movcs	r2, r6
 8022278:	f7fc ff03 	bl	801f082 <memcpy>
 802227c:	4629      	mov	r1, r5
 802227e:	4638      	mov	r0, r7
 8022280:	f7fd fd18 	bl	801fcb4 <_free_r>
 8022284:	e7f1      	b.n	802226a <_realloc_r+0x40>

08022286 <__ascii_wctomb>:
 8022286:	4603      	mov	r3, r0
 8022288:	4608      	mov	r0, r1
 802228a:	b141      	cbz	r1, 802229e <__ascii_wctomb+0x18>
 802228c:	2aff      	cmp	r2, #255	@ 0xff
 802228e:	d904      	bls.n	802229a <__ascii_wctomb+0x14>
 8022290:	228a      	movs	r2, #138	@ 0x8a
 8022292:	601a      	str	r2, [r3, #0]
 8022294:	f04f 30ff 	mov.w	r0, #4294967295
 8022298:	4770      	bx	lr
 802229a:	700a      	strb	r2, [r1, #0]
 802229c:	2001      	movs	r0, #1
 802229e:	4770      	bx	lr

080222a0 <_raise_r>:
 80222a0:	291f      	cmp	r1, #31
 80222a2:	b538      	push	{r3, r4, r5, lr}
 80222a4:	4605      	mov	r5, r0
 80222a6:	460c      	mov	r4, r1
 80222a8:	d904      	bls.n	80222b4 <_raise_r+0x14>
 80222aa:	2316      	movs	r3, #22
 80222ac:	6003      	str	r3, [r0, #0]
 80222ae:	f04f 30ff 	mov.w	r0, #4294967295
 80222b2:	bd38      	pop	{r3, r4, r5, pc}
 80222b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80222b6:	b112      	cbz	r2, 80222be <_raise_r+0x1e>
 80222b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80222bc:	b94b      	cbnz	r3, 80222d2 <_raise_r+0x32>
 80222be:	4628      	mov	r0, r5
 80222c0:	f000 f830 	bl	8022324 <_getpid_r>
 80222c4:	4622      	mov	r2, r4
 80222c6:	4601      	mov	r1, r0
 80222c8:	4628      	mov	r0, r5
 80222ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80222ce:	f000 b817 	b.w	8022300 <_kill_r>
 80222d2:	2b01      	cmp	r3, #1
 80222d4:	d00a      	beq.n	80222ec <_raise_r+0x4c>
 80222d6:	1c59      	adds	r1, r3, #1
 80222d8:	d103      	bne.n	80222e2 <_raise_r+0x42>
 80222da:	2316      	movs	r3, #22
 80222dc:	6003      	str	r3, [r0, #0]
 80222de:	2001      	movs	r0, #1
 80222e0:	e7e7      	b.n	80222b2 <_raise_r+0x12>
 80222e2:	2100      	movs	r1, #0
 80222e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80222e8:	4620      	mov	r0, r4
 80222ea:	4798      	blx	r3
 80222ec:	2000      	movs	r0, #0
 80222ee:	e7e0      	b.n	80222b2 <_raise_r+0x12>

080222f0 <raise>:
 80222f0:	4b02      	ldr	r3, [pc, #8]	@ (80222fc <raise+0xc>)
 80222f2:	4601      	mov	r1, r0
 80222f4:	6818      	ldr	r0, [r3, #0]
 80222f6:	f7ff bfd3 	b.w	80222a0 <_raise_r>
 80222fa:	bf00      	nop
 80222fc:	2000004c 	.word	0x2000004c

08022300 <_kill_r>:
 8022300:	b538      	push	{r3, r4, r5, lr}
 8022302:	4d07      	ldr	r5, [pc, #28]	@ (8022320 <_kill_r+0x20>)
 8022304:	2300      	movs	r3, #0
 8022306:	4604      	mov	r4, r0
 8022308:	4608      	mov	r0, r1
 802230a:	4611      	mov	r1, r2
 802230c:	602b      	str	r3, [r5, #0]
 802230e:	f7e0 fc97 	bl	8002c40 <_kill>
 8022312:	1c43      	adds	r3, r0, #1
 8022314:	d102      	bne.n	802231c <_kill_r+0x1c>
 8022316:	682b      	ldr	r3, [r5, #0]
 8022318:	b103      	cbz	r3, 802231c <_kill_r+0x1c>
 802231a:	6023      	str	r3, [r4, #0]
 802231c:	bd38      	pop	{r3, r4, r5, pc}
 802231e:	bf00      	nop
 8022320:	20068b20 	.word	0x20068b20

08022324 <_getpid_r>:
 8022324:	f7e0 bc84 	b.w	8002c30 <_getpid>

08022328 <_malloc_usable_size_r>:
 8022328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802232c:	1f18      	subs	r0, r3, #4
 802232e:	2b00      	cmp	r3, #0
 8022330:	bfbc      	itt	lt
 8022332:	580b      	ldrlt	r3, [r1, r0]
 8022334:	18c0      	addlt	r0, r0, r3
 8022336:	4770      	bx	lr

08022338 <sqrtf>:
 8022338:	b508      	push	{r3, lr}
 802233a:	ed2d 8b02 	vpush	{d8}
 802233e:	eeb0 8a40 	vmov.f32	s16, s0
 8022342:	f000 f817 	bl	8022374 <__ieee754_sqrtf>
 8022346:	eeb4 8a48 	vcmp.f32	s16, s16
 802234a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802234e:	d60c      	bvs.n	802236a <sqrtf+0x32>
 8022350:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8022370 <sqrtf+0x38>
 8022354:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8022358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802235c:	d505      	bpl.n	802236a <sqrtf+0x32>
 802235e:	f7fc fe63 	bl	801f028 <__errno>
 8022362:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8022366:	2321      	movs	r3, #33	@ 0x21
 8022368:	6003      	str	r3, [r0, #0]
 802236a:	ecbd 8b02 	vpop	{d8}
 802236e:	bd08      	pop	{r3, pc}
 8022370:	00000000 	.word	0x00000000

08022374 <__ieee754_sqrtf>:
 8022374:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8022378:	4770      	bx	lr
	...

0802237c <_init>:
 802237c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802237e:	bf00      	nop
 8022380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022382:	bc08      	pop	{r3}
 8022384:	469e      	mov	lr, r3
 8022386:	4770      	bx	lr

08022388 <_fini>:
 8022388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802238a:	bf00      	nop
 802238c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802238e:	bc08      	pop	{r3}
 8022390:	469e      	mov	lr, r3
 8022392:	4770      	bx	lr
