

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_8_4_5_3_0_10u_softmax_config21_s'
================================================================
* Date:           Tue Nov  4 16:14:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.453 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%layer19_out_read = read i210 @_ssdm_op_Read.ap_fifo.volatile.i210P0A, i210 %layer19_out" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 10 'read' 'layer19_out_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 210> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_array = trunc i210 %layer19_out_read" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 11 'trunc' 'data_array' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_array_1 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 21, i32 41" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 12 'partselect' 'data_array_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_array_2 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 42, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 13 'partselect' 'data_array_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_array_3 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 63, i32 83" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 14 'partselect' 'data_array_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_array_4 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 84, i32 104" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 15 'partselect' 'data_array_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_array_5 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 105, i32 125" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 16 'partselect' 'data_array_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_array_6 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 126, i32 146" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 17 'partselect' 'data_array_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_array_7 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 147, i32 167" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 18 'partselect' 'data_array_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_array_8 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 168, i32 188" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 19 'partselect' 'data_array_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_array_9 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 189, i32 209" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 20 'partselect' 'data_array_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%icmp_ln66 = icmp_slt  i21 %data_array, i21 %data_array_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 21 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln66, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 22 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %xor_ln66, i21 %data_array, i21 %data_array_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 23 'select' 'select_ln66' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%icmp_ln66_1 = icmp_slt  i21 %data_array_2, i21 %data_array_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 24 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln66_1 = xor i1 %icmp_ln66_1, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 25 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_1 = select i1 %xor_ln66_1, i21 %data_array_2, i21 %data_array_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 26 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.90ns)   --->   "%icmp_ln66_3 = icmp_slt  i21 %data_array_4, i21 %data_array_5" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 27 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%xor_ln66_3 = xor i1 %icmp_ln66_3, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 28 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_3 = select i1 %xor_ln66_3, i21 %data_array_4, i21 %data_array_5" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 29 'select' 'select_ln66_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.90ns)   --->   "%icmp_ln66_4 = icmp_slt  i21 %data_array_6, i21 %data_array_7" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 30 'icmp' 'icmp_ln66_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_4)   --->   "%xor_ln66_4 = xor i1 %icmp_ln66_4, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 31 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_4 = select i1 %xor_ln66_4, i21 %data_array_6, i21 %data_array_7" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 32 'select' 'select_ln66_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 33 [1/1] (0.90ns)   --->   "%icmp_ln66_2 = icmp_slt  i21 %select_ln66, i21 %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 33 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_2)   --->   "%xor_ln66_2 = xor i1 %icmp_ln66_2, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 34 'xor' 'xor_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_2 = select i1 %xor_ln66_2, i21 %select_ln66, i21 %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 35 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.90ns)   --->   "%icmp_ln66_5 = icmp_slt  i21 %select_ln66_3, i21 %select_ln66_4" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 36 'icmp' 'icmp_ln66_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_5)   --->   "%xor_ln66_5 = xor i1 %icmp_ln66_5, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 37 'xor' 'xor_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_5 = select i1 %xor_ln66_5, i21 %select_ln66_3, i21 %select_ln66_4" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 38 'select' 'select_ln66_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%icmp_ln66_6 = icmp_slt  i21 %select_ln66_2, i21 %select_ln66_5" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 39 'icmp' 'icmp_ln66_6' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_6)   --->   "%xor_ln66_6 = xor i1 %icmp_ln66_6, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 40 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_6 = select i1 %xor_ln66_6, i21 %select_ln66_2, i21 %select_ln66_5" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 41 'select' 'select_ln66_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.90ns)   --->   "%icmp_ln66_7 = icmp_slt  i21 %data_array_8, i21 %data_array_9" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 42 'icmp' 'icmp_ln66_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%xor_ln66_7 = xor i1 %icmp_ln66_7, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 43 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66_7 = select i1 %xor_ln66_7, i21 %data_array_8, i21 %data_array_9" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 44 'select' 'select_ln66_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.90ns)   --->   "%icmp_ln66_8 = icmp_slt  i21 %select_ln66_6, i21 %select_ln66_7" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 45 'icmp' 'icmp_ln66_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln66_8 = xor i1 %icmp_ln66_8, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 46 'xor' 'xor_ln66_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln66_8, i21 %select_ln66_6, i21 %select_ln66_7" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 47 'select' 'x_max' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i21 %data_array" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 48 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i21 %x_max" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 49 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.90ns)   --->   "%sub_ln215 = sub i22 %sext_ln215, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 50 'sub' 'sub_ln215' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 51 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 52 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215 = xor i1 %tmp_10, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 53 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%and_ln215 = and i1 %tmp_11, i1 %xor_ln215" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 54 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215_1 = xor i1 %tmp_10, i1 %tmp_11" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 55 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i21 %data_array_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 56 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.90ns)   --->   "%sub_ln215_1 = sub i22 %sext_ln215_2, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 57 'sub' 'sub_ln215_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_1, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 58 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_1, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 59 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_2 = xor i1 %tmp_12, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 60 'xor' 'xor_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%and_ln215_1 = and i1 %tmp_13, i1 %xor_ln215_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 61 'and' 'and_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_3 = xor i1 %tmp_12, i1 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 62 'xor' 'xor_ln215_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i21 %data_array_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 63 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.90ns)   --->   "%sub_ln215_2 = sub i22 %sext_ln215_3, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 64 'sub' 'sub_ln215_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_2, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 65 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_2, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 66 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_4 = xor i1 %tmp_14, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 67 'xor' 'xor_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%and_ln215_2 = and i1 %tmp_15, i1 %xor_ln215_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 68 'and' 'and_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_5 = xor i1 %tmp_14, i1 %tmp_15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 69 'xor' 'xor_ln215_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i21 %data_array_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 70 'sext' 'sext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.90ns)   --->   "%sub_ln215_3 = sub i22 %sext_ln215_4, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 71 'sub' 'sub_ln215_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_3, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 72 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_3, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 73 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%xor_ln215_6 = xor i1 %tmp_16, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 74 'xor' 'xor_ln215_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%and_ln215_3 = and i1 %tmp_17, i1 %xor_ln215_6" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 75 'and' 'and_ln215_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%xor_ln215_7 = xor i1 %tmp_16, i1 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 76 'xor' 'xor_ln215_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i21 %data_array_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 77 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.90ns)   --->   "%sub_ln215_4 = sub i22 %sext_ln215_5, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 78 'sub' 'sub_ln215_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_4, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 79 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_4, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 80 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_9)   --->   "%xor_ln215_8 = xor i1 %tmp_18, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 81 'xor' 'xor_ln215_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_9)   --->   "%and_ln215_4 = and i1 %tmp_19, i1 %xor_ln215_8" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 82 'and' 'and_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_9)   --->   "%xor_ln215_9 = xor i1 %tmp_18, i1 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 83 'xor' 'xor_ln215_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i21 %data_array_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 84 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.90ns)   --->   "%sub_ln215_5 = sub i22 %sext_ln215_6, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 85 'sub' 'sub_ln215_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_5, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 86 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_5, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 87 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_11)   --->   "%xor_ln215_10 = xor i1 %tmp_20, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 88 'xor' 'xor_ln215_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_11)   --->   "%and_ln215_5 = and i1 %tmp_21, i1 %xor_ln215_10" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 89 'and' 'and_ln215_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_11)   --->   "%xor_ln215_11 = xor i1 %tmp_20, i1 %tmp_21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 90 'xor' 'xor_ln215_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i21 %data_array_6" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 91 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.90ns)   --->   "%sub_ln215_6 = sub i22 %sext_ln215_7, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 92 'sub' 'sub_ln215_6' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_6, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 93 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_6, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 94 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_13)   --->   "%xor_ln215_12 = xor i1 %tmp_22, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 95 'xor' 'xor_ln215_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_13)   --->   "%and_ln215_6 = and i1 %tmp_23, i1 %xor_ln215_12" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 96 'and' 'and_ln215_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_13)   --->   "%xor_ln215_13 = xor i1 %tmp_22, i1 %tmp_23" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 97 'xor' 'xor_ln215_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i21 %data_array_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 98 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.90ns)   --->   "%sub_ln215_7 = sub i22 %sext_ln215_8, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 99 'sub' 'sub_ln215_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_7, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 100 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_7, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 101 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%xor_ln215_14 = xor i1 %tmp_24, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 102 'xor' 'xor_ln215_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%and_ln215_7 = and i1 %tmp_25, i1 %xor_ln215_14" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 103 'and' 'and_ln215_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%xor_ln215_15 = xor i1 %tmp_24, i1 %tmp_25" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 104 'xor' 'xor_ln215_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i21 %data_array_8" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 105 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.90ns)   --->   "%sub_ln215_8 = sub i22 %sext_ln215_9, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 106 'sub' 'sub_ln215_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_8, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 107 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_8, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 108 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%xor_ln215_16 = xor i1 %tmp_26, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 109 'xor' 'xor_ln215_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%and_ln215_8 = and i1 %tmp_27, i1 %xor_ln215_16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 110 'and' 'and_ln215_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%xor_ln215_17 = xor i1 %tmp_26, i1 %tmp_27" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 111 'xor' 'xor_ln215_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i21 %data_array_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 112 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.90ns)   --->   "%sub_ln215_9 = sub i22 %sext_ln215_10, i22 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 113 'sub' 'sub_ln215_9' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_9, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 114 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_9, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 115 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_19)   --->   "%xor_ln215_18 = xor i1 %tmp_28, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 116 'xor' 'xor_ln215_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_19)   --->   "%and_ln215_9 = and i1 %tmp_29, i1 %xor_ln215_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 117 'and' 'and_ln215_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_19)   --->   "%xor_ln215_19 = xor i1 %tmp_28, i1 %tmp_29" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 118 'xor' 'xor_ln215_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%select_ln215 = select i1 %and_ln215, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 119 'select' 'select_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 120 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %xor_ln215_1, i10 %select_ln215, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 121 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %select_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 122 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 123 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%exp_res = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 124 'load' 'exp_res' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%select_ln215_2 = select i1 %and_ln215_1, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 125 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_1, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 126 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %xor_ln215_3, i10 %select_ln215_2, i10 %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 127 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %select_ln215_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 128 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 129 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (1.23ns)   --->   "%exp_res_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 130 'load' 'exp_res_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%select_ln215_4 = select i1 %and_ln215_2, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 131 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_2, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 132 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_5 = select i1 %xor_ln215_5, i10 %select_ln215_4, i10 %tmp_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 133 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %select_ln215_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 134 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 135 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.23ns)   --->   "%exp_res_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 136 'load' 'exp_res_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%select_ln215_6 = select i1 %and_ln215_3, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 137 'select' 'select_ln215_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_3, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 138 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_7 = select i1 %xor_ln215_7, i10 %select_ln215_6, i10 %tmp_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 139 'select' 'select_ln215_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %select_ln215_7" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 140 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 141 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (1.23ns)   --->   "%exp_res_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 142 'load' 'exp_res_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_9)   --->   "%select_ln215_8 = select i1 %and_ln215_4, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 143 'select' 'select_ln215_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_9)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_4, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 144 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_9 = select i1 %xor_ln215_9, i10 %select_ln215_8, i10 %tmp_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 145 'select' 'select_ln215_9' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i10 %select_ln215_9" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 146 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 147 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.23ns)   --->   "%exp_res_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 148 'load' 'exp_res_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_11)   --->   "%select_ln215_10 = select i1 %and_ln215_5, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 149 'select' 'select_ln215_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_11)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_5, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 150 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_11 = select i1 %xor_ln215_11, i10 %select_ln215_10, i10 %tmp_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 151 'select' 'select_ln215_11' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i10 %select_ln215_11" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 152 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 153 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (1.23ns)   --->   "%exp_res_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 154 'load' 'exp_res_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_13)   --->   "%select_ln215_12 = select i1 %and_ln215_6, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 155 'select' 'select_ln215_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_13)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_6, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 156 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_13 = select i1 %xor_ln215_13, i10 %select_ln215_12, i10 %tmp_6" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 157 'select' 'select_ln215_13' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i10 %select_ln215_13" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 158 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_6" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 159 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (1.23ns)   --->   "%exp_res_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 160 'load' 'exp_res_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%select_ln215_14 = select i1 %and_ln215_7, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 161 'select' 'select_ln215_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_15)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_7, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 162 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_15 = select i1 %xor_ln215_15, i10 %select_ln215_14, i10 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 163 'select' 'select_ln215_15' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i10 %select_ln215_15" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 164 'zext' 'zext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_7" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 165 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [2/2] (1.23ns)   --->   "%exp_res_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 166 'load' 'exp_res_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%select_ln215_16 = select i1 %and_ln215_8, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 167 'select' 'select_ln215_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_17)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_8, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 168 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_17 = select i1 %xor_ln215_17, i10 %select_ln215_16, i10 %tmp_8" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 169 'select' 'select_ln215_17' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_19)   --->   "%select_ln215_18 = select i1 %and_ln215_9, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 170 'select' 'select_ln215_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_19)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_9, i32 11, i32 20" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 171 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln215_19 = select i1 %xor_ln215_19, i10 %select_ln215_18, i10 %tmp_s" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 172 'select' 'select_ln215_19' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 173 [1/2] (1.23ns)   --->   "%exp_res = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 173 'load' 'exp_res' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 174 [1/2] (1.23ns)   --->   "%exp_res_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 174 'load' 'exp_res_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 175 [1/2] (1.23ns)   --->   "%exp_res_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 175 'load' 'exp_res_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 176 [1/2] (1.23ns)   --->   "%exp_res_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 176 'load' 'exp_res_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 177 [1/2] (1.23ns)   --->   "%exp_res_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 177 'load' 'exp_res_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 178 [1/2] (1.23ns)   --->   "%exp_res_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 178 'load' 'exp_res_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 179 [1/2] (1.23ns)   --->   "%exp_res_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 179 'load' 'exp_res_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 180 [1/2] (1.23ns)   --->   "%exp_res_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 180 'load' 'exp_res_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i10 %select_ln215_17" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 181 'zext' 'zext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_8" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 182 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [2/2] (1.23ns)   --->   "%exp_res_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 183 'load' 'exp_res_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i10 %select_ln215_19" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 184 'zext' 'zext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_9" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 185 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [2/2] (1.23ns)   --->   "%exp_res_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 186 'load' 'exp_res_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i17 %exp_res" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 187 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i17 %exp_res_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 188 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.86ns)   --->   "%add_ln51_3 = add i18 %zext_ln51_3, i18 %zext_ln51_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 189 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_3, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 190 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.36ns)   --->   "%select_ln51_3 = select i1 %tmp_30, i18 131071, i18 %add_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 191 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i17 %exp_res_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 192 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i17 %exp_res_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 193 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.86ns)   --->   "%add_ln51_4 = add i18 %zext_ln51_5, i18 %zext_ln51_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 194 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_4, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 195 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.36ns)   --->   "%select_ln51_4 = select i1 %tmp_31, i18 131071, i18 %add_ln51_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 196 'select' 'select_ln51_4' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln51_4 = sext i18 %select_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 197 'sext' 'sext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln51_5 = sext i18 %select_ln51_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 198 'sext' 'sext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.87ns)   --->   "%add_ln51_10 = add i18 %select_ln51_4, i18 %select_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 199 'add' 'add_ln51_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.87ns)   --->   "%add_ln51_5 = add i19 %sext_ln51_5, i19 %sext_ln51_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 200 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_5, i32 18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 201 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_10, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 202 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i17 %exp_res_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 203 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i17 %exp_res_5" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 204 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.86ns)   --->   "%add_ln51_6 = add i18 %zext_ln51_7, i18 %zext_ln51_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 205 'add' 'add_ln51_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_6, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 206 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.36ns)   --->   "%select_ln51_8 = select i1 %tmp_34, i18 131071, i18 %add_ln51_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 207 'select' 'select_ln51_8' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i17 %exp_res_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 208 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i17 %exp_res_7" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 209 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.86ns)   --->   "%add_ln51_7 = add i18 %zext_ln51_9, i18 %zext_ln51_8" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 210 'add' 'add_ln51_7' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_7, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 211 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.36ns)   --->   "%select_ln51_9 = select i1 %tmp_35, i18 131071, i18 %add_ln51_7" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 212 'select' 'select_ln51_9' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln51_6 = sext i18 %select_ln51_8" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 213 'sext' 'sext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln51_7 = sext i18 %select_ln51_9" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 214 'sext' 'sext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.87ns)   --->   "%add_ln51_11 = add i18 %select_ln51_9, i18 %select_ln51_8" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 215 'add' 'add_ln51_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.87ns)   --->   "%add_ln51_8 = add i19 %sext_ln51_7, i19 %sext_ln51_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 216 'add' 'add_ln51_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_8, i32 18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 217 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_11, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 218 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 219 [1/2] (1.23ns)   --->   "%exp_res_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 219 'load' 'exp_res_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 220 [1/2] (1.23ns)   --->   "%exp_res_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 220 'load' 'exp_res_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_7)   --->   "%xor_ln51_2 = xor i1 %tmp_32, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 221 'xor' 'xor_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_7)   --->   "%and_ln51_3 = and i1 %tmp_33, i1 %xor_ln51_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 222 'and' 'and_ln51_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%xor_ln51_7 = xor i1 %tmp_33, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 223 'xor' 'xor_ln51_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%and_ln51_4 = and i1 %tmp_32, i1 %xor_ln51_7" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 224 'and' 'and_ln51_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.28ns)   --->   "%xor_ln51_8 = xor i1 %tmp_32, i1 %tmp_33" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 225 'xor' 'xor_ln51_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_7)   --->   "%xor_ln51_9 = xor i1 %xor_ln51_8, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 226 'xor' 'xor_ln51_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_7)   --->   "%or_ln51_1 = or i1 %and_ln51_3, i1 %xor_ln51_9" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 227 'or' 'or_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_7)   --->   "%select_ln51_5 = select i1 %xor_ln51_8, i18 131071, i18 %add_ln51_10" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 228 'select' 'select_ln51_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %and_ln51_4, i18 131072, i18 %add_ln51_10" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 229 'select' 'select_ln51_6' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln51_7 = select i1 %or_ln51_1, i18 %select_ln51_5, i18 %select_ln51_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 230 'select' 'select_ln51_7' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%xor_ln51_10 = xor i1 %tmp_36, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 231 'xor' 'xor_ln51_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%and_ln51_5 = and i1 %tmp_37, i1 %xor_ln51_10" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 232 'and' 'and_ln51_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_11)   --->   "%xor_ln51_11 = xor i1 %tmp_37, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 233 'xor' 'xor_ln51_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_11)   --->   "%and_ln51_6 = and i1 %tmp_36, i1 %xor_ln51_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 234 'and' 'and_ln51_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.28ns)   --->   "%xor_ln51_12 = xor i1 %tmp_36, i1 %tmp_37" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 235 'xor' 'xor_ln51_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%xor_ln51_13 = xor i1 %xor_ln51_12, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 236 'xor' 'xor_ln51_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%or_ln51_2 = or i1 %and_ln51_5, i1 %xor_ln51_13" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 237 'or' 'or_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%select_ln51_10 = select i1 %xor_ln51_12, i18 131071, i18 %add_ln51_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 238 'select' 'select_ln51_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln51_11 = select i1 %and_ln51_6, i18 131072, i18 %add_ln51_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 239 'select' 'select_ln51_11' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln51_12 = select i1 %or_ln51_2, i18 %select_ln51_10, i18 %select_ln51_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 240 'select' 'select_ln51_12' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i18 %select_ln51_7" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 241 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i18 %select_ln51_12" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 242 'sext' 'sext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.87ns)   --->   "%add_ln51_12 = add i18 %select_ln51_7, i18 %select_ln51_12" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 243 'add' 'add_ln51_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.87ns)   --->   "%add_ln51 = add i19 %sext_ln51, i19 %sext_ln51_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 244 'add' 'add_ln51' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51, i32 18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 245 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_12, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 246 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%xor_ln51 = xor i1 %tmp_38, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 247 'xor' 'xor_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%and_ln51 = and i1 %tmp_39, i1 %xor_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 248 'and' 'and_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%xor_ln51_1 = xor i1 %tmp_38, i1 %tmp_39" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 249 'xor' 'xor_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%select_ln51 = select i1 %and_ln51, i18 131071, i18 131072" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 250 'select' 'select_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln51_1 = select i1 %xor_ln51_1, i18 %select_ln51, i18 %add_ln51_12" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 251 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i17 %exp_res_8" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 252 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i17 %exp_res_9" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 253 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.86ns)   --->   "%add_ln51_1 = add i18 %zext_ln51_1, i18 %zext_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 254 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_1, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 255 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.36ns)   --->   "%select_ln51_2 = select i1 %tmp_40, i18 131071, i18 %add_ln51_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 256 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln51_2 = sext i18 %select_ln51_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 257 'sext' 'sext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln51_3 = sext i18 %select_ln51_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 258 'sext' 'sext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.87ns)   --->   "%add_ln51_9 = add i18 %select_ln51_1, i18 %select_ln51_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 259 'add' 'add_ln51_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.87ns)   --->   "%add_ln51_2 = add i19 %sext_ln51_2, i19 %sext_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 260 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_2, i32 18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 261 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_9, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 262 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln51_9, i32 8, i32 17" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 263 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.04>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_15)   --->   "%xor_ln51_3 = xor i1 %tmp_41, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 264 'xor' 'xor_ln51_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_15)   --->   "%and_ln51_1 = and i1 %tmp_42, i1 %xor_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 265 'and' 'and_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_14)   --->   "%xor_ln51_4 = xor i1 %tmp_42, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 266 'xor' 'xor_ln51_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_14)   --->   "%and_ln51_2 = and i1 %tmp_41, i1 %xor_ln51_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 267 'and' 'and_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.28ns)   --->   "%xor_ln51_5 = xor i1 %tmp_41, i1 %tmp_42" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 268 'xor' 'xor_ln51_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_15)   --->   "%xor_ln51_6 = xor i1 %xor_ln51_5, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 269 'xor' 'xor_ln51_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_15)   --->   "%or_ln51 = or i1 %and_ln51_1, i1 %xor_ln51_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 270 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_15)   --->   "%select_ln51_13 = select i1 %xor_ln51_5, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 271 'select' 'select_ln51_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_14 = select i1 %and_ln51_2, i10 512, i10 %tmp_9" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 272 'select' 'select_ln51_14' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_15 = select i1 %or_ln51, i10 %select_ln51_13, i10 %select_ln51_14" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 273 'select' 'select_ln51_15' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %select_ln51_15" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 274 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 275 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [2/2] (1.23ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 276 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 277 [1/2] (1.23ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 277 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i18 %inv_exp_sum" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 278 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i17 %exp_res" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 279 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (2.45ns)   --->   "%mul_ln244 = mul i24 %sext_ln244, i24 %zext_ln244" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 280 'mul' 'mul_ln244' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 281 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i17 %exp_res_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 282 'zext' 'zext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (2.45ns)   --->   "%mul_ln244_1 = mul i24 %sext_ln244, i24 %zext_ln244_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 283 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_1, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 284 'partselect' 'trunc_ln244_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i17 %exp_res_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 285 'zext' 'zext_ln244_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (2.45ns)   --->   "%mul_ln244_2 = mul i24 %sext_ln244, i24 %zext_ln244_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 286 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln244_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_2, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 287 'partselect' 'trunc_ln244_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln244_3 = zext i17 %exp_res_3" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 288 'zext' 'zext_ln244_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (2.45ns)   --->   "%mul_ln244_3 = mul i24 %sext_ln244, i24 %zext_ln244_3" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 289 'mul' 'mul_ln244_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln244_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_3, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 290 'partselect' 'trunc_ln244_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln244_4 = zext i17 %exp_res_4" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 291 'zext' 'zext_ln244_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (2.45ns)   --->   "%mul_ln244_4 = mul i24 %sext_ln244, i24 %zext_ln244_4" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 292 'mul' 'mul_ln244_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln244_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_4, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 293 'partselect' 'trunc_ln244_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln244_5 = zext i17 %exp_res_5" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 294 'zext' 'zext_ln244_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (2.45ns)   --->   "%mul_ln244_5 = mul i24 %sext_ln244, i24 %zext_ln244_5" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 295 'mul' 'mul_ln244_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln244_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_5, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 296 'partselect' 'trunc_ln244_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln244_6 = zext i17 %exp_res_6" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 297 'zext' 'zext_ln244_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (2.45ns)   --->   "%mul_ln244_6 = mul i24 %sext_ln244, i24 %zext_ln244_6" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 298 'mul' 'mul_ln244_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln244_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_6, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 299 'partselect' 'trunc_ln244_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln244_7 = zext i17 %exp_res_7" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 300 'zext' 'zext_ln244_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (2.45ns)   --->   "%mul_ln244_7 = mul i24 %sext_ln244, i24 %zext_ln244_7" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 301 'mul' 'mul_ln244_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln244_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_7, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 302 'partselect' 'trunc_ln244_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln244_8 = zext i17 %exp_res_8" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 303 'zext' 'zext_ln244_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (2.45ns)   --->   "%mul_ln244_8 = mul i24 %sext_ln244, i24 %zext_ln244_8" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 304 'mul' 'mul_ln244_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln244_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_8, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 305 'partselect' 'trunc_ln244_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln244_9 = zext i17 %exp_res_9" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 306 'zext' 'zext_ln244_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (2.45ns)   --->   "%mul_ln244_9 = mul i24 %sext_ln244, i24 %zext_ln244_9" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 307 'mul' 'mul_ln244_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln244_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_9, i32 16, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 308 'partselect' 'trunc_ln244_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln244_9, i8 %trunc_ln244_8, i8 %trunc_ln244_7, i8 %trunc_ln244_6, i8 %trunc_ln244_5, i8 %trunc_ln244_4, i8 %trunc_ln244_3, i8 %trunc_ln244_2, i8 %trunc_ln244_1, i8 %trunc_ln1" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 309 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (1.00ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.axis.volatile.i80P128A, i80 %layer21_out, i80 %p_0" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 310 'write' 'write_ln246' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %layer21_out, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i210 %layer19_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 313 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 314 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin2" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 315 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 316 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 317 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin4" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 318 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 319 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 320 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 321 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 322 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 323 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin8" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 324 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 325 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 326 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin9" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 327 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 328 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 329 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin7" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 330 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 331 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 332 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin5" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 333 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 334 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 335 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 336 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 337 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 338 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 339 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 340 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 341 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 342 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 343 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.081ns
The critical path consists of the following:
	fifo read operation ('layer19_out_read', firmware/nnet_utils/nnet_activation_stream.h:199) on port 'layer19_out' (firmware/nnet_utils/nnet_activation_stream.h:199) [7]  (1.825 ns)
	'icmp' operation 1 bit ('icmp_ln66', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [18]  (0.904 ns)
	'xor' operation 1 bit ('xor_ln66', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [19]  (0.000 ns)
	'select' operation 21 bit ('select_ln66', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [20]  (0.352 ns)

 <State 2>: 3.417ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [24]  (0.904 ns)
	'xor' operation 1 bit ('xor_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [25]  (0.000 ns)
	'select' operation 21 bit ('select_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [26]  (0.352 ns)
	'icmp' operation 1 bit ('icmp_ln66_6', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [36]  (0.904 ns)
	'xor' operation 1 bit ('xor_ln66_6', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [37]  (0.000 ns)
	'select' operation 21 bit ('select_ln66_6', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [38]  (0.352 ns)
	'icmp' operation 1 bit ('icmp_ln66_8', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [42]  (0.904 ns)

 <State 3>: 2.896ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln66_8', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [43]  (0.000 ns)
	'select' operation 21 bit ('x_max', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:209) [44]  (0.352 ns)
	'sub' operation 22 bit ('sub_ln215', firmware/nnet_utils/nnet_activation_stream.h:215) [47]  (0.904 ns)
	'select' operation 10 bit ('select_ln215_1', firmware/nnet_utils/nnet_activation_stream.h:215) [118]  (0.403 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', firmware/nnet_utils/nnet_activation_stream.h:225) [120]  (0.000 ns)
	'load' operation 17 bit ('exp_res', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [121]  (1.237 ns)

 <State 4>: 3.334ns
The critical path consists of the following:
	'load' operation 17 bit ('exp_res', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [121]  (1.237 ns)
	'add' operation 18 bit ('add_ln51_3', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [178]  (0.863 ns)
	'select' operation 18 bit ('select_ln51_3', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [180]  (0.360 ns)
	'add' operation 18 bit ('add_ln51_10', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [188]  (0.873 ns)

 <State 5>: 3.334ns
The critical path consists of the following:
	'load' operation 17 bit ('exp_res', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [169]  (1.237 ns)
	'add' operation 18 bit ('add_ln51_1', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [241]  (0.863 ns)
	'select' operation 18 bit ('select_ln51_2', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [243]  (0.360 ns)
	'add' operation 18 bit ('add_ln51_9', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [246]  (0.873 ns)

 <State 6>: 2.043ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln51_4', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [252]  (0.000 ns)
	'and' operation 1 bit ('and_ln51_2', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [253]  (0.000 ns)
	'select' operation 10 bit ('select_ln51_14', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [259]  (0.403 ns)
	'select' operation 10 bit ('select_ln51_15', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) [260]  (0.403 ns)
	'getelementptr' operation 10 bit ('invert_table_addr', firmware/nnet_utils/nnet_activation_stream.h:235) [262]  (0.000 ns)
	'load' operation 18 bit ('inv_exp_sum', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [263]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation 18 bit ('inv_exp_sum', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [263]  (1.237 ns)

 <State 8>: 3.453ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln244_6', firmware/nnet_utils/nnet_activation_stream.h:244) [303]  (2.453 ns)
	axis write operation ('write_ln246', firmware/nnet_utils/nnet_activation_stream.h:246) on port 'layer21_out' (firmware/nnet_utils/nnet_activation_stream.h:246) [326]  (1.000 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
