TRACE::2025-12-20.17:21:20::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:20::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:20::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:24::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:24::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:24::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-12-20.17:21:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-12-20.17:21:28::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2025-12-20.17:21:28::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-12-20.17:21:28::SCWDomain::checking for install qemu data   : 
TRACE::2025-12-20.17:21:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2025-12-20.17:21:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:28::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:28::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:28::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:28::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-12-20.17:21:28::SCWPlatform::Generating the sources  .
TRACE::2025-12-20.17:21:28::SCWBDomain::Generating boot domain sources.
TRACE::2025-12-20.17:21:28::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:28::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:28::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:28::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-12-20.17:21:28::SCWMssOS::No sw design opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::mss does not exists at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::Creating sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::Adding the swdes entry, created swdb C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::Writing mss at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:28::SCWMssOS::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-20.17:21:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-12-20.17:21:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-12-20.17:21:28::SCWBDomain::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-20.17:21:44::SCWPlatform::Generating sources Done.
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2025-12-20.17:21:44::SCWMssOS::Could not open the swdb for C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2025-12-20.17:21:44::SCWMssOS::Could not open the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2025-12-20.17:21:44::SCWMssOS::Cleared the swdb table entry
TRACE::2025-12-20.17:21:44::SCWMssOS::No sw design opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::mss exists loading the mss file  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Opened the sw design from mss  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Adding the swdes entry C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-12-20.17:21:44::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-20.17:21:44::SCWMssOS::Opened the sw design.  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:44::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-20.17:21:44::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:44::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-20.17:21:44::SCWDomain::checking for install qemu data   : 
TRACE::2025-12-20.17:21:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2025-12-20.17:21:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:44::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:44::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:44::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:44::SCWMssOS::No sw design opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::mss does not exists at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Creating sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Adding the swdes entry, created swdb C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Writing mss at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:44::SCWMssOS::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2025-12-20.17:21:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-12-20.17:21:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-12-20.17:21:44::SCWMssOS::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2025-12-20.17:21:44::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-12-20.17:21:46::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:46::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:46::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:46::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-12-20.17:21:46::SCWMssOS::Could not open the swdb for C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2025-12-20.17:21:46::SCWMssOS::Could not open the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2025-12-20.17:21:46::SCWMssOS::Cleared the swdb table entry
TRACE::2025-12-20.17:21:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-12-20.17:21:46::SCWMssOS::Writing the mss file completed C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:46::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:46::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:46::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:46::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:46::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:46::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:46::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8d60af0eeba2c8ec495fe4c552d4cf3b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-12-20.17:21:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-20.17:21:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-20.17:21:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-20.17:21:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-12-20.17:21:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-12-20.17:21:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-20.17:21:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-12-20.17:21:47::SCWSystem::Checking the domain domain_ps7_cortexa9_0
LOG::2025-12-20.17:21:47::SCWSystem::Not a boot domain 
LOG::2025-12-20.17:21:47::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2025-12-20.17:21:47::SCWDomain::Generating domain artifcats
TRACE::2025-12-20.17:21:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-20.17:21:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-20.17:21:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2025-12-20.17:21:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2025-12-20.17:21:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-20.17:21:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-20.17:21:47::SCWDomain::Skipping the build for domain :  domain_ps7_cortexa9_0
TRACE::2025-12-20.17:21:47::SCWMssOS::skipping the bsp build ... 
TRACE::2025-12-20.17:21:47::SCWMssOS::Copying to export directory.
TRACE::2025-12-20.17:21:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-20.17:21:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-12-20.17:21:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-12-20.17:21:47::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2025-12-20.17:21:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-20.17:21:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-20.17:21:47::SCWPlatform::Started preparing the platform 
TRACE::2025-12-20.17:21:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-20.17:21:47::SCWSystem::dir created 
TRACE::2025-12-20.17:21:47::SCWSystem::Writing the bif 
TRACE::2025-12-20.17:21:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-20.17:21:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-20.17:21:47::SCWPlatform::Completed generating the platform
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8d60af0eeba2c8ec495fe4c552d4cf3b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-20.17:21:47::SCWPlatform::updated the xpfm file.
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8d60af0eeba2c8ec495fe4c552d4cf3b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8d60af0eeba2c8ec495fe4c552d4cf3b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-12-20.17:21:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-20.17:21:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-20.17:21:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-20.17:21:47::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2025-12-20.17:21:47::SCWDomain::Generating domain artifcats
TRACE::2025-12-20.17:21:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-20.17:21:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-20.17:21:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2025-12-20.17:21:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2025-12-20.17:21:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-20.17:21:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-20.17:21:47::SCWDomain::Building the domain as part of full build :  domain_ps7_cortexa9_0
TRACE::2025-12-20.17:21:47::SCWMssOS::skipping the bsp build ... 
TRACE::2025-12-20.17:21:47::SCWMssOS::Copying to export directory.
TRACE::2025-12-20.17:21:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-20.17:21:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-12-20.17:21:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-12-20.17:21:47::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2025-12-20.17:21:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-20.17:21:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-20.17:21:47::SCWPlatform::Started preparing the platform 
TRACE::2025-12-20.17:21:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-20.17:21:47::SCWSystem::dir created 
TRACE::2025-12-20.17:21:47::SCWSystem::Writing the bif 
TRACE::2025-12-20.17:21:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-20.17:21:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-20.17:21:47::SCWPlatform::Completed generating the platform
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:21:47::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:21:47::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:21:47::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:21:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:21:47::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:21:47::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:21:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8d60af0eeba2c8ec495fe4c552d4cf3b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-20.17:21:47::SCWPlatform::updated the xpfm file.
LOG::2025-12-20.17:23:14::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-20.17:23:14::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-20.17:23:14::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-20.17:23:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-12-20.17:23:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-12-20.17:23:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-20.17:23:14::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-12-20.17:23:14::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:23:14::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:23:14::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:23:14::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:23:14::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:23:14::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:23:14::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:23:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:23:14::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:23:14::SCWBDomain::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-20.17:23:14::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-20.17:23:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-20.17:23:14::SCWBDomain::System Command Ran  C:&  cd  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl & make 
TRACE::2025-12-20.17:23:15::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2025-12-20.17:23:15::SCWBDomain::make[1]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-20.17:23:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2025-12-20.17:23:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-20.17:23:15::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-20.17:23:15::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:15::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresi
TRACE::2025-12-20.17:23:15::SCWBDomain::ghtps_dcc_v1_7/src'

TRACE::2025-12-20.17:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresig
TRACE::2025-12-20.17:23:16::SCWBDomain::htps_dcc_v1_7/src'

TRACE::2025-12-20.17:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2025-12-20.17:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-20.17:23:16::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-20.17:23:16::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_co
TRACE::2025-12-20.17:23:16::SCWBDomain::rtexa9_v2_9/src'

TRACE::2025-12-20.17:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cor
TRACE::2025-12-20.17:23:16::SCWBDomain::texa9_v2_9/src'

TRACE::2025-12-20.17:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2025-12-20.17:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:23:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:23:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_
TRACE::2025-12-20.17:23:16::SCWBDomain::v1_1/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v
TRACE::2025-12-20.17:23:17::SCWBDomain::1_1/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2025-12-20.17:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg
TRACE::2025-12-20.17:23:17::SCWBDomain::_v3_6/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_
TRACE::2025-12-20.17:23:17::SCWBDomain::v3_6/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2025-12-20.17:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:23:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:23:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_
TRACE::2025-12-20.17:23:17::SCWBDomain::v2_6/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v
TRACE::2025-12-20.17:23:17::SCWBDomain::2_6/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2025-12-20.17:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-20.17:23:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-20.17:23:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps
TRACE::2025-12-20.17:23:17::SCWBDomain::_v3_11/src'

TRACE::2025-12-20.17:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_
TRACE::2025-12-20.17:23:17::SCWBDomain::v3_11/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2025-12-20.17:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops
TRACE::2025-12-20.17:23:18::SCWBDomain::_v3_7/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_
TRACE::2025-12-20.17:23:18::SCWBDomain::v3_7/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2025-12-20.17:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-20.17:23:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-20.17:23:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v
TRACE::2025-12-20.17:23:18::SCWBDomain::4_6/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4
TRACE::2025-12-20.17:23:18::SCWBDomain::_6/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2025-12-20.17:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips
TRACE::2025-12-20.17:23:18::SCWBDomain::_v3_7/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_
TRACE::2025-12-20.17:23:18::SCWBDomain::v3_7/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2025-12-20.17:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic
TRACE::2025-12-20.17:23:18::SCWBDomain::_v4_2/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_
TRACE::2025-12-20.17:23:18::SCWBDomain::v4_2/src'

TRACE::2025-12-20.17:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2025-12-20.17:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-20.17:23:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-20.17:23:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutim
TRACE::2025-12-20.17:23:18::SCWBDomain::er_v2_2/src'

TRACE::2025-12-20.17:23:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutime
TRACE::2025-12-20.17:23:19::SCWBDomain::r_v2_2/src'

TRACE::2025-12-20.17:23:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2025-12-20.17:23:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:19::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt
TRACE::2025-12-20.17:23:19::SCWBDomain::_v2_2/src'

TRACE::2025-12-20.17:23:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_
TRACE::2025-12-20.17:23:19::SCWBDomain::v2_2/src'

TRACE::2025-12-20.17:23:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2025-12-20.17:23:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-20.17:23:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-20.17:23:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:19::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v
TRACE::2025-12-20.17:23:19::SCWBDomain::3_9/src'

TRACE::2025-12-20.17:23:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3
TRACE::2025-12-20.17:23:19::SCWBDomain::_9/src'

TRACE::2025-12-20.17:23:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2025-12-20.17:23:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-20.17:23:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-20.17:23:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:19::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2025-12-20.17:23:19::SCWBDomain::lone_v7_2/src'

TRACE::2025-12-20.17:23:20::SCWBDomain::make[3]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2025-12-20.17:23:20::SCWBDomain::lone_v7_2/src/profile'

TRACE::2025-12-20.17:23:20::SCWBDomain::make[3]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standal
TRACE::2025-12-20.17:23:20::SCWBDomain::one_v7_2/src/profile'

TRACE::2025-12-20.17:23:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standal
TRACE::2025-12-20.17:23:20::SCWBDomain::one_v7_2/src'

TRACE::2025-12-20.17:23:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2025-12-20.17:23:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:20::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_
TRACE::2025-12-20.17:23:20::SCWBDomain::v3_11/src'

TRACE::2025-12-20.17:23:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v
TRACE::2025-12-20.17:23:20::SCWBDomain::3_11/src'

TRACE::2025-12-20.17:23:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2025-12-20.17:23:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:20::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps
TRACE::2025-12-20.17:23:20::SCWBDomain::_v3_9/src'

TRACE::2025-12-20.17:23:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_
TRACE::2025-12-20.17:23:20::SCWBDomain::v3_9/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2025-12-20.17:23:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:23:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:23:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_
TRACE::2025-12-20.17:23:21::SCWBDomain::v2_5/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v
TRACE::2025-12-20.17:23:21::SCWBDomain::2_5/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2025-12-20.17:23:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps
TRACE::2025-12-20.17:23:21::SCWBDomain::_v2_4/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_
TRACE::2025-12-20.17:23:21::SCWBDomain::v2_4/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2025-12-20.17:23:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs
TRACE::2025-12-20.17:23:21::SCWBDomain::_v4_3/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_
TRACE::2025-12-20.17:23:21::SCWBDomain::v4_3/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-20.17:23:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:23:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:23:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa
TRACE::2025-12-20.17:23:21::SCWBDomain::_v1_6/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_
TRACE::2025-12-20.17:23:21::SCWBDomain::v1_6/src'

TRACE::2025-12-20.17:23:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2025-12-20.17:23:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-20.17:23:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-20.17:23:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:21::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresi
TRACE::2025-12-20.17:23:21::SCWBDomain::ghtps_dcc_v1_7/src'

TRACE::2025-12-20.17:23:22::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2025-12-20.17:23:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresig
TRACE::2025-12-20.17:23:23::SCWBDomain::htps_dcc_v1_7/src'

TRACE::2025-12-20.17:23:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2025-12-20.17:23:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-12-20.17:23:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-12-20.17:23:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:24::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_co
TRACE::2025-12-20.17:23:24::SCWBDomain::rtexa9_v2_9/src'

TRACE::2025-12-20.17:23:24::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2025-12-20.17:23:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cor
TRACE::2025-12-20.17:23:24::SCWBDomain::texa9_v2_9/src'

TRACE::2025-12-20.17:23:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2025-12-20.17:23:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-20.17:23:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-20.17:23:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:24::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_
TRACE::2025-12-20.17:23:24::SCWBDomain::v1_1/src'

TRACE::2025-12-20.17:23:24::SCWBDomain::"Compiling ddrps"

TRACE::2025-12-20.17:23:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v
TRACE::2025-12-20.17:23:24::SCWBDomain::1_1/src'

TRACE::2025-12-20.17:23:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2025-12-20.17:23:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:24::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg
TRACE::2025-12-20.17:23:24::SCWBDomain::_v3_6/src'

TRACE::2025-12-20.17:23:24::SCWBDomain::"Compiling devcfg"

TRACE::2025-12-20.17:23:25::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_
TRACE::2025-12-20.17:23:25::SCWBDomain::v3_6/src'

TRACE::2025-12-20.17:23:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2025-12-20.17:23:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-20.17:23:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-20.17:23:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:26::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_
TRACE::2025-12-20.17:23:26::SCWBDomain::v2_6/src'

TRACE::2025-12-20.17:23:26::SCWBDomain::"Compiling dmaps"

TRACE::2025-12-20.17:23:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v
TRACE::2025-12-20.17:23:27::SCWBDomain::2_6/src'

TRACE::2025-12-20.17:23:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2025-12-20.17:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-20.17:23:27::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-20.17:23:27::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:27::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps
TRACE::2025-12-20.17:23:27::SCWBDomain::_v3_11/src'

TRACE::2025-12-20.17:23:27::SCWBDomain::"Compiling emacps"

TRACE::2025-12-20.17:23:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_
TRACE::2025-12-20.17:23:29::SCWBDomain::v3_11/src'

TRACE::2025-12-20.17:23:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2025-12-20.17:23:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:29::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops
TRACE::2025-12-20.17:23:29::SCWBDomain::_v3_7/src'

TRACE::2025-12-20.17:23:29::SCWBDomain::"Compiling gpiops"

TRACE::2025-12-20.17:23:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_
TRACE::2025-12-20.17:23:31::SCWBDomain::v3_7/src'

TRACE::2025-12-20.17:23:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2025-12-20.17:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-12-20.17:23:31::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-12-20.17:23:31::SCWBDomain::les -g -Wall -Wextra"

TRACE::2025-12-20.17:23:31::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v
TRACE::2025-12-20.17:23:31::SCWBDomain::4_6/src'

TRACE::2025-12-20.17:23:31::SCWBDomain::"Compiling gpio"

TRACE::2025-12-20.17:23:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4
TRACE::2025-12-20.17:23:33::SCWBDomain::_6/src'

TRACE::2025-12-20.17:23:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2025-12-20.17:23:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:33::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips
TRACE::2025-12-20.17:23:33::SCWBDomain::_v3_7/src'

TRACE::2025-12-20.17:23:33::SCWBDomain::"Compiling qspips"

TRACE::2025-12-20.17:23:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_
TRACE::2025-12-20.17:23:34::SCWBDomain::v3_7/src'

TRACE::2025-12-20.17:23:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2025-12-20.17:23:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:35::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic
TRACE::2025-12-20.17:23:35::SCWBDomain::_v4_2/src'

TRACE::2025-12-20.17:23:35::SCWBDomain::"Compiling scugic"

TRACE::2025-12-20.17:23:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_
TRACE::2025-12-20.17:23:36::SCWBDomain::v4_2/src'

TRACE::2025-12-20.17:23:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2025-12-20.17:23:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:23:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:23:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:37::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutim
TRACE::2025-12-20.17:23:37::SCWBDomain::er_v2_2/src'

TRACE::2025-12-20.17:23:37::SCWBDomain::"Compiling scutimer"

TRACE::2025-12-20.17:23:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutime
TRACE::2025-12-20.17:23:38::SCWBDomain::r_v2_2/src'

TRACE::2025-12-20.17:23:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2025-12-20.17:23:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:38::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt
TRACE::2025-12-20.17:23:38::SCWBDomain::_v2_2/src'

TRACE::2025-12-20.17:23:38::SCWBDomain::"Compiling scuwdt"

TRACE::2025-12-20.17:23:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_
TRACE::2025-12-20.17:23:39::SCWBDomain::v2_2/src'

TRACE::2025-12-20.17:23:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2025-12-20.17:23:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-12-20.17:23:39::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-12-20.17:23:39::SCWBDomain::les -g -Wall -Wextra"

TRACE::2025-12-20.17:23:39::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v
TRACE::2025-12-20.17:23:39::SCWBDomain::3_9/src'

TRACE::2025-12-20.17:23:39::SCWBDomain::"Compiling sdps"

TRACE::2025-12-20.17:23:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3
TRACE::2025-12-20.17:23:41::SCWBDomain::_9/src'

TRACE::2025-12-20.17:23:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2025-12-20.17:23:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-20.17:23:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-20.17:23:41::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:41::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2025-12-20.17:23:41::SCWBDomain::lone_v7_2/src'

TRACE::2025-12-20.17:23:41::SCWBDomain::"Compiling standalone"

TRACE::2025-12-20.17:23:47::SCWBDomain::make[3]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2025-12-20.17:23:47::SCWBDomain::lone_v7_2/src/profile'

TRACE::2025-12-20.17:23:47::SCWBDomain::make[3]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standal
TRACE::2025-12-20.17:23:47::SCWBDomain::one_v7_2/src/profile'

TRACE::2025-12-20.17:23:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standal
TRACE::2025-12-20.17:23:47::SCWBDomain::one_v7_2/src'

TRACE::2025-12-20.17:23:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2025-12-20.17:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:47::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_
TRACE::2025-12-20.17:23:47::SCWBDomain::v3_11/src'

TRACE::2025-12-20.17:23:47::SCWBDomain::"Compiling ttcps"

TRACE::2025-12-20.17:23:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v
TRACE::2025-12-20.17:23:49::SCWBDomain::3_11/src'

TRACE::2025-12-20.17:23:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2025-12-20.17:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:49::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps
TRACE::2025-12-20.17:23:49::SCWBDomain::_v3_9/src'

TRACE::2025-12-20.17:23:49::SCWBDomain::"Compiling uartps"

TRACE::2025-12-20.17:23:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_
TRACE::2025-12-20.17:23:51::SCWBDomain::v3_9/src'

TRACE::2025-12-20.17:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2025-12-20.17:23:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-20.17:23:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-20.17:23:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-12-20.17:23:51::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_
TRACE::2025-12-20.17:23:51::SCWBDomain::v2_5/src'

TRACE::2025-12-20.17:23:51::SCWBDomain::"Compiling usbps"

TRACE::2025-12-20.17:23:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v
TRACE::2025-12-20.17:23:53::SCWBDomain::2_5/src'

TRACE::2025-12-20.17:23:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2025-12-20.17:23:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:53::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps
TRACE::2025-12-20.17:23:53::SCWBDomain::_v2_4/src'

TRACE::2025-12-20.17:23:53::SCWBDomain::"Compiling xadcps"

TRACE::2025-12-20.17:23:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_
TRACE::2025-12-20.17:23:54::SCWBDomain::v2_4/src'

TRACE::2025-12-20.17:23:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2025-12-20.17:23:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:54::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs
TRACE::2025-12-20.17:23:54::SCWBDomain::_v4_3/src'

TRACE::2025-12-20.17:23:55::SCWBDomain::"Compiling XilFFs Library"

TRACE::2025-12-20.17:23:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_
TRACE::2025-12-20.17:23:56::SCWBDomain::v4_3/src'

TRACE::2025-12-20.17:23:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-20.17:23:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:23:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:23:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-12-20.17:23:56::SCWBDomain::make[2]: Entering directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa
TRACE::2025-12-20.17:23:56::SCWBDomain::_v1_6/src'

TRACE::2025-12-20.17:23:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_
TRACE::2025-12-20.17:23:56::SCWBDomain::v1_6/src'

TRACE::2025-12-20.17:23:57::SCWBDomain::'Finished building libraries'

TRACE::2025-12-20.17:23:57::SCWBDomain::make[1]: Leaving directory 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-20.17:23:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-12-20.17:23:57::SCWBDomain::exa9_0/include -I.

TRACE::2025-12-20.17:23:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-20.17:23:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-20.17:23:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-20.17:23:57::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-20.17:23:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-12-20.17:23:57::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-20.17:23:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-20.17:23:57::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-20.17:23:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-12-20.17:23:58::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-20.17:23:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-20.17:23:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-20.17:23:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-20.17:23:58::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-20.17:23:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-20.17:23:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-20.17:23:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-12-20.17:23:59::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-20.17:23:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-20.17:23:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-20.17:23:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-12-20.17:23:59::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-20.17:23:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2025-12-20.17:23:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2025-12-20.17:23:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2025-12-20.17:23:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2025-12-20.17:23:59::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-12-20.17:24:00::SCWSystem::Checking the domain domain_ps7_cortexa9_0
LOG::2025-12-20.17:24:00::SCWSystem::Not a boot domain 
LOG::2025-12-20.17:24:00::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2025-12-20.17:24:00::SCWDomain::Generating domain artifcats
TRACE::2025-12-20.17:24:00::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-20.17:24:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-20.17:24:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2025-12-20.17:24:00::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-20.17:24:00::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:00::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:00::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:00::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:00::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:00::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:00::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:00::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:00::SCWMssOS::Completed writing the mss file at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2025-12-20.17:24:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-20.17:24:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-20.17:24:00::SCWDomain::Building the domain as part of full build :  domain_ps7_cortexa9_0
TRACE::2025-12-20.17:24:00::SCWMssOS::doing bsp build ... 
TRACE::2025-12-20.17:24:00::SCWMssOS::System Command Ran  C: & cd  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp & make 
TRACE::2025-12-20.17:24:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2025-12-20.17:24:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-20.17:24:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-20.17:24:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2025-12-20.17:24:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-20.17:24:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-20.17:24:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2025-12-20.17:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:24:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:24:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2025-12-20.17:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2025-12-20.17:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:24:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:24:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2025-12-20.17:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-20.17:24:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-20.17:24:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2025-12-20.17:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2025-12-20.17:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-20.17:24:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-20.17:24:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2025-12-20.17:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2025-12-20.17:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2025-12-20.17:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-20.17:24:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-20.17:24:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2025-12-20.17:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2025-12-20.17:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-20.17:24:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-20.17:24:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2025-12-20.17:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-20.17:24:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-20.17:24:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2025-12-20.17:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2025-12-20.17:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2025-12-20.17:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:24:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:24:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2025-12-20.17:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-20.17:24:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-20.17:24:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2025-12-20.17:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-20.17:24:05::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-20.17:24:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:05::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-12-20.17:24:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2025-12-20.17:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-12-20.17:24:05::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-12-20.17:24:05::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:05::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-12-20.17:24:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2025-12-20.17:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-20.17:24:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-20.17:24:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:06::SCWMssOS::"Compiling ddrps"

TRACE::2025-12-20.17:24:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2025-12-20.17:24:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:06::SCWMssOS::"Compiling devcfg"

TRACE::2025-12-20.17:24:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2025-12-20.17:24:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-20.17:24:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-20.17:24:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:08::SCWMssOS::"Compiling dmaps"

TRACE::2025-12-20.17:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2025-12-20.17:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-20.17:24:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-20.17:24:09::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:09::SCWMssOS::"Compiling emacps"

TRACE::2025-12-20.17:24:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2025-12-20.17:24:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:11::SCWMssOS::"Compiling gpiops"

TRACE::2025-12-20.17:24:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2025-12-20.17:24:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-12-20.17:24:13::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-12-20.17:24:13::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-12-20.17:24:13::SCWMssOS::"Compiling gpio"

TRACE::2025-12-20.17:24:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2025-12-20.17:24:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:14::SCWMssOS::"Compiling qspips"

TRACE::2025-12-20.17:24:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2025-12-20.17:24:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:16::SCWMssOS::"Compiling scugic"

TRACE::2025-12-20.17:24:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2025-12-20.17:24:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-20.17:24:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-20.17:24:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:18::SCWMssOS::"Compiling scutimer"

TRACE::2025-12-20.17:24:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2025-12-20.17:24:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:19::SCWMssOS::"Compiling scuwdt"

TRACE::2025-12-20.17:24:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2025-12-20.17:24:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-12-20.17:24:20::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-12-20.17:24:20::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-12-20.17:24:20::SCWMssOS::"Compiling sdps"

TRACE::2025-12-20.17:24:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2025-12-20.17:24:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-20.17:24:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-20.17:24:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:22::SCWMssOS::"Compiling standalone"

TRACE::2025-12-20.17:24:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2025-12-20.17:24:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:28::SCWMssOS::"Compiling ttcps"

TRACE::2025-12-20.17:24:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2025-12-20.17:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:29::SCWMssOS::"Compiling uartps"

TRACE::2025-12-20.17:24:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2025-12-20.17:24:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-20.17:24:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-20.17:24:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-12-20.17:24:31::SCWMssOS::"Compiling usbps"

TRACE::2025-12-20.17:24:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2025-12-20.17:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-20.17:24:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-20.17:24:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-12-20.17:24:34::SCWMssOS::"Compiling xadcps"

TRACE::2025-12-20.17:24:35::SCWMssOS::'Finished building libraries'

TRACE::2025-12-20.17:24:36::SCWMssOS::Copying to export directory.
TRACE::2025-12-20.17:24:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-20.17:24:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-12-20.17:24:36::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2025-12-20.17:24:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-20.17:24:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-20.17:24:36::SCWPlatform::Started preparing the platform 
TRACE::2025-12-20.17:24:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-20.17:24:36::SCWSystem::dir created 
TRACE::2025-12-20.17:24:36::SCWSystem::Writing the bif 
TRACE::2025-12-20.17:24:36::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-20.17:24:36::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-20.17:24:36::SCWPlatform::Completed generating the platform
TRACE::2025-12-20.17:24:36::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:24:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:24:36::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:24:36::SCWMssOS::Saving the mss changes C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-20.17:24:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-20.17:24:36::SCWMssOS::Commit changes completed.
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39e4d99cc19addd5976223fe774b77bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8d60af0eeba2c8ec495fe4c552d4cf3b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-20.17:24:36::SCWPlatform::updated the xpfm file.
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to open the hw design at C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA given C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA absoulate path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform::DSA directory C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw
TRACE::2025-12-20.17:24:36::SCWPlatform:: Platform Path C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-20.17:24:36::SCWPlatform:: Unique name xilinx:zed:AR:0.0
TRACE::2025-12-20.17:24:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-20.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-20.17:24:36::SCWMssOS::Checking the sw design at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-12-20.17:24:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-20.17:24:36::SCWMssOS::Sw design exists and opened at  C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
