<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='580' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='594' u='w' c='_ZN4llvm14SchedRemainder5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2634' u='r' c='_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2644' u='r' c='_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2961' u='r' c='_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2969' u='r' c='_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2989' u='w' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2993' u='r' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2994' u='w' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2998' u='r' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3491' u='w' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3495' u='r' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3496' u='w' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3500' u='r' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='579'>// Critical path through the DAG in expected latency.</doc>
