AArch64 CoWinvT.EL1+dsb-tlbi-dsb-isb
{
  pa1 = 0;
  [PTE(x)] = (oa:PA(pa1));
  0:X0 = (valid:0);
  0:X1 = PTE(x);
  0:X3 = x;
}

 P0              | P0.F             ;
 STR X0, [X1]    | MOV X2, #1       ;
 DSB SY          | ADR X13, L0      ;
 LSR X5, X3, #12 | MSR ELR_EL1, X13 ;
 TLBI VAE1, X5   | ERET             ;
 DSB SY          |                  ;
 ISB             |                  ;
 LDR X2, [X3]    |                  ;
 L0:             |                  ;

~exists (0:X2 = 0)

