
LV_0_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007840  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08007a10  08007a10  00008a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dac  08007dac  00009094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007dac  08007dac  00008dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007db4  08007db4  00009094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007db4  08007db4  00008db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007db8  08007db8  00008db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08007dbc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000598c  20000094  08007e50  00009094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005a20  08007e50  00009a20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e3b  00000000  00000000  000090c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003695  00000000  00000000  00022eff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001580  00000000  00000000  00026598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010bf  00000000  00000000  00027b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000034bd  00000000  00000000  00028bd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018507  00000000  00000000  0002c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db8ce  00000000  00000000  0004459b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011fe69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da0  00000000  00000000  0011feac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00125c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000094 	.word	0x20000094
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080079f8 	.word	0x080079f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000098 	.word	0x20000098
 800020c:	080079f8 	.word	0x080079f8

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <HAL_UARTEx_RxEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08e      	sub	sp, #56	@ 0x38
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]
	if(RxData[1] != 0x03){
 8000548:	4b2a      	ldr	r3, [pc, #168]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 800054a:	785b      	ldrb	r3, [r3, #1]
 800054c:	2b03      	cmp	r3, #3
 800054e:	d005      	beq.n	800055c <HAL_UARTEx_RxEventCallback+0x20>
			HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 8000550:	2220      	movs	r2, #32
 8000552:	4928      	ldr	r1, [pc, #160]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8000554:	4828      	ldr	r0, [pc, #160]	@ (80005f8 <HAL_UARTEx_RxEventCallback+0xbc>)
 8000556:	f002 ff1e 	bl	8003396 <HAL_UARTEx_ReceiveToIdle_IT>
		return;
 800055a:	e048      	b.n	80005ee <HAL_UARTEx_RxEventCallback+0xb2>
	}
	UART_Frame localBuf;
	uint16_t crc_received = RxData[Size - 2] | (RxData[Size - 1] << 8);
 800055c:	887b      	ldrh	r3, [r7, #2]
 800055e:	3b02      	subs	r3, #2
 8000560:	4a24      	ldr	r2, [pc, #144]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8000562:	5cd3      	ldrb	r3, [r2, r3]
 8000564:	b21a      	sxth	r2, r3
 8000566:	887b      	ldrh	r3, [r7, #2]
 8000568:	3b01      	subs	r3, #1
 800056a:	4922      	ldr	r1, [pc, #136]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 800056c:	5ccb      	ldrb	r3, [r1, r3]
 800056e:	b21b      	sxth	r3, r3
 8000570:	021b      	lsls	r3, r3, #8
 8000572:	b21b      	sxth	r3, r3
 8000574:	4313      	orrs	r3, r2
 8000576:	b21b      	sxth	r3, r3
 8000578:	86fb      	strh	r3, [r7, #54]	@ 0x36
	uint16_t crc_calculated = crc16(RxData, Size - 2);
 800057a:	887b      	ldrh	r3, [r7, #2]
 800057c:	3b02      	subs	r3, #2
 800057e:	b29b      	uxth	r3, r3
 8000580:	4619      	mov	r1, r3
 8000582:	481c      	ldr	r0, [pc, #112]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8000584:	f001 f842 	bl	800160c <crc16>
 8000588:	4603      	mov	r3, r0
 800058a:	86bb      	strh	r3, [r7, #52]	@ 0x34

    if (crc_received != crc_calculated) {
 800058c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800058e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000590:	429a      	cmp	r2, r3
 8000592:	d005      	beq.n	80005a0 <HAL_UARTEx_RxEventCallback+0x64>
    		HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 8000594:	2220      	movs	r2, #32
 8000596:	4917      	ldr	r1, [pc, #92]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8000598:	4817      	ldr	r0, [pc, #92]	@ (80005f8 <HAL_UARTEx_RxEventCallback+0xbc>)
 800059a:	f002 fefc 	bl	8003396 <HAL_UARTEx_ReceiveToIdle_IT>
		return;
 800059e:	e026      	b.n	80005ee <HAL_UARTEx_RxEventCallback+0xb2>
    }
	if (Size < 5) {
 80005a0:	887b      	ldrh	r3, [r7, #2]
 80005a2:	2b04      	cmp	r3, #4
 80005a4:	d805      	bhi.n	80005b2 <HAL_UARTEx_RxEventCallback+0x76>
	        HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, FRAME_SIZE);
 80005a6:	2220      	movs	r2, #32
 80005a8:	4912      	ldr	r1, [pc, #72]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 80005aa:	4813      	ldr	r0, [pc, #76]	@ (80005f8 <HAL_UARTEx_RxEventCallback+0xbc>)
 80005ac:	f002 fef3 	bl	8003396 <HAL_UARTEx_ReceiveToIdle_IT>
	    return;
 80005b0:	e01d      	b.n	80005ee <HAL_UARTEx_RxEventCallback+0xb2>
//	localBuf.size = Size;
//	    memcpy(localBuf.data, RxData, Size);
//	    xQueueSendFromISR(xUART_QueueHandle, &localBuf, NULL);
//	}

	localBuf.size = Size;
 80005b2:	887b      	ldrh	r3, [r7, #2]
 80005b4:	863b      	strh	r3, [r7, #48]	@ 0x30
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
	memcpy(localBuf.data, RxData, Size);
 80005ba:	887a      	ldrh	r2, [r7, #2]
 80005bc:	f107 0310 	add.w	r3, r7, #16
 80005c0:	490c      	ldr	r1, [pc, #48]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 80005c2:	4618      	mov	r0, r3
 80005c4:	f007 f9b4 	bl	8007930 <memcpy>
    xQueueSendFromISR(xUART_QueueHandle, &localBuf, &xHigherPriorityTaskWoken);
 80005c8:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <HAL_UARTEx_RxEventCallback+0xc0>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	f107 020c 	add.w	r2, r7, #12
 80005d0:	f107 0110 	add.w	r1, r7, #16
 80005d4:	2300      	movs	r3, #0
 80005d6:	f004 fbe7 	bl	8004da8 <xQueueGenericSendFromISR>

	memset(RxData, 0, sizeof(RxData));
 80005da:	2220      	movs	r2, #32
 80005dc:	2100      	movs	r1, #0
 80005de:	4805      	ldr	r0, [pc, #20]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 80005e0:	f007 f91a 	bl	8007818 <memset>
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 80005e4:	2220      	movs	r2, #32
 80005e6:	4903      	ldr	r1, [pc, #12]	@ (80005f4 <HAL_UARTEx_RxEventCallback+0xb8>)
 80005e8:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <HAL_UARTEx_RxEventCallback+0xbc>)
 80005ea:	f002 fed4 	bl	8003396 <HAL_UARTEx_ReceiveToIdle_IT>

}
 80005ee:	3738      	adds	r7, #56	@ 0x38
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200001a8 	.word	0x200001a8
 80005f8:	200000f8 	.word	0x200000f8
 80005fc:	20000e90 	.word	0x20000e90

08000600 <writeBit>:

void writeBit(uint16_t *package, uint8_t loc, uint8_t state){
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	460b      	mov	r3, r1
 800060a:	70fb      	strb	r3, [r7, #3]
 800060c:	4613      	mov	r3, r2
 800060e:	70bb      	strb	r3, [r7, #2]
    if (state) {
 8000610:	78bb      	ldrb	r3, [r7, #2]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d00d      	beq.n	8000632 <writeBit+0x32>
        *package = *package | (1 << loc);      // set
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	881b      	ldrh	r3, [r3, #0]
 800061a:	b21a      	sxth	r2, r3
 800061c:	78fb      	ldrb	r3, [r7, #3]
 800061e:	2101      	movs	r1, #1
 8000620:	fa01 f303 	lsl.w	r3, r1, r3
 8000624:	b21b      	sxth	r3, r3
 8000626:	4313      	orrs	r3, r2
 8000628:	b21b      	sxth	r3, r3
 800062a:	b29a      	uxth	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	801a      	strh	r2, [r3, #0]
    } else {
        *package = *package & ~(1 << loc);     // clear
    }
}
 8000630:	e00e      	b.n	8000650 <writeBit+0x50>
        *package = *package & ~(1 << loc);     // clear
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	881b      	ldrh	r3, [r3, #0]
 8000636:	b21a      	sxth	r2, r3
 8000638:	78fb      	ldrb	r3, [r7, #3]
 800063a:	2101      	movs	r1, #1
 800063c:	fa01 f303 	lsl.w	r3, r1, r3
 8000640:	b21b      	sxth	r3, r3
 8000642:	43db      	mvns	r3, r3
 8000644:	b21b      	sxth	r3, r3
 8000646:	4013      	ands	r3, r2
 8000648:	b21b      	sxth	r3, r3
 800064a:	b29a      	uxth	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	801a      	strh	r2, [r3, #0]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <parseEndian>:

void parseEndian(uint16_t val, uint8_t *hi, uint8_t *lo){
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
 8000668:	81fb      	strh	r3, [r7, #14]
     *hi = (val >> 8) & 0xFF;
 800066a:	89fb      	ldrh	r3, [r7, #14]
 800066c:	0a1b      	lsrs	r3, r3, #8
 800066e:	b29b      	uxth	r3, r3
 8000670:	b2da      	uxtb	r2, r3
 8000672:	68bb      	ldr	r3, [r7, #8]
 8000674:	701a      	strb	r2, [r3, #0]
     *lo = val & 0xFF;
 8000676:	89fb      	ldrh	r3, [r7, #14]
 8000678:	b2da      	uxtb	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	701a      	strb	r2, [r3, #0]
}
 800067e:	bf00      	nop
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <extractBits>:

void extractBits(int val, int *arr[16], uint8_t size) {
 800068a:	b480      	push	{r7}
 800068c:	b087      	sub	sp, #28
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	4613      	mov	r3, r2
 8000696:	71fb      	strb	r3, [r7, #7]
    for(int i = 0; i < size; i++) {
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]
 800069c:	e00e      	b.n	80006bc <extractBits+0x32>
        arr[i] = (val >> i) & 1;
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	fa42 f303 	asr.w	r3, r2, r3
 80006a6:	f003 0101 	and.w	r1, r3, #1
 80006aa:	697b      	ldr	r3, [r7, #20]
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	4413      	add	r3, r2
 80006b2:	460a      	mov	r2, r1
 80006b4:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < size; i++) {
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	3301      	adds	r3, #1
 80006ba:	617b      	str	r3, [r7, #20]
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbec      	blt.n	800069e <extractBits+0x14>
    }
}
 80006c4:	bf00      	nop
 80006c6:	bf00      	nop
 80006c8:	371c      	adds	r7, #28
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr

080006d2 <read_Hreg>:



uint8_t read_Hreg(NewSlave *a, uint8_t *frame)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b084      	sub	sp, #16
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
 80006da:	6039      	str	r1, [r7, #0]
	int len = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	60fb      	str	r3, [r7, #12]
	   frame[len++] = a->slaveID;
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	1c5a      	adds	r2, r3, #1
 80006e4:	60fa      	str	r2, [r7, #12]
 80006e6:	461a      	mov	r2, r3
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	7812      	ldrb	r2, [r2, #0]
 80006f0:	701a      	strb	r2, [r3, #0]
	   frame[len++] = 0x03;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	1c5a      	adds	r2, r3, #1
 80006f6:	60fa      	str	r2, [r7, #12]
 80006f8:	461a      	mov	r2, r3
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	4413      	add	r3, r2
 80006fe:	2203      	movs	r2, #3
 8000700:	701a      	strb	r2, [r3, #0]

	   parseEndian(a->start_address_readHreg, &frame[len], &frame[len+1]);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	8858      	ldrh	r0, [r3, #2]
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	683a      	ldr	r2, [r7, #0]
 800070a:	18d1      	adds	r1, r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	3301      	adds	r3, #1
 8000710:	683a      	ldr	r2, [r7, #0]
 8000712:	4413      	add	r3, r2
 8000714:	461a      	mov	r2, r3
 8000716:	f7ff ffa1 	bl	800065c <parseEndian>
	   len+=2;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	3302      	adds	r3, #2
 800071e:	60fb      	str	r3, [r7, #12]
	   parseEndian(a->num_readHreg, &frame[len], &frame[len+1]);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	8898      	ldrh	r0, [r3, #4]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	683a      	ldr	r2, [r7, #0]
 8000728:	18d1      	adds	r1, r2, r3
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	3301      	adds	r3, #1
 800072e:	683a      	ldr	r2, [r7, #0]
 8000730:	4413      	add	r3, r2
 8000732:	461a      	mov	r2, r3
 8000734:	f7ff ff92 	bl	800065c <parseEndian>
	   len+=2;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	3302      	adds	r3, #2
 800073c:	60fb      	str	r3, [r7, #12]

	   uint16_t crc = crc16(frame, len);
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	b29b      	uxth	r3, r3
 8000742:	4619      	mov	r1, r3
 8000744:	6838      	ldr	r0, [r7, #0]
 8000746:	f000 ff61 	bl	800160c <crc16>
 800074a:	4603      	mov	r3, r0
 800074c:	817b      	strh	r3, [r7, #10]
	   frame[len++] = crc&0xFF;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	1c5a      	adds	r2, r3, #1
 8000752:	60fa      	str	r2, [r7, #12]
 8000754:	461a      	mov	r2, r3
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	4413      	add	r3, r2
 800075a:	897a      	ldrh	r2, [r7, #10]
 800075c:	b2d2      	uxtb	r2, r2
 800075e:	701a      	strb	r2, [r3, #0]
	   frame[len++] = (crc>>8)&0xFF;
 8000760:	897b      	ldrh	r3, [r7, #10]
 8000762:	0a1b      	lsrs	r3, r3, #8
 8000764:	b299      	uxth	r1, r3
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	1c5a      	adds	r2, r3, #1
 800076a:	60fa      	str	r2, [r7, #12]
 800076c:	461a      	mov	r2, r3
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	4413      	add	r3, r2
 8000772:	b2ca      	uxtb	r2, r1
 8000774:	701a      	strb	r2, [r3, #0]

	   return len;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	b2db      	uxtb	r3, r3
}
 800077a:	4618      	mov	r0, r3
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <write_MultipleHreg>:

	   return len;
}

uint8_t write_MultipleHreg(NewSlave *a, uint16_t data[16], uint8_t *frame)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	b088      	sub	sp, #32
 8000786:	af00      	add	r7, sp, #0
 8000788:	60f8      	str	r0, [r7, #12]
 800078a:	60b9      	str	r1, [r7, #8]
 800078c:	607a      	str	r2, [r7, #4]

	int len = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]
	   frame[len++] = a->slaveID;
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	1c5a      	adds	r2, r3, #1
 8000796:	61fa      	str	r2, [r7, #28]
 8000798:	461a      	mov	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4413      	add	r3, r2
 800079e:	68fa      	ldr	r2, [r7, #12]
 80007a0:	7812      	ldrb	r2, [r2, #0]
 80007a2:	701a      	strb	r2, [r3, #0]
	   frame[len++] = 0x10;
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	1c5a      	adds	r2, r3, #1
 80007a8:	61fa      	str	r2, [r7, #28]
 80007aa:	461a      	mov	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4413      	add	r3, r2
 80007b0:	2210      	movs	r2, #16
 80007b2:	701a      	strb	r2, [r3, #0]

	   parseEndian(a->start_address_writeHreg, &frame[len], &frame[len+1]);
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	88d8      	ldrh	r0, [r3, #6]
 80007b8:	69fb      	ldr	r3, [r7, #28]
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	18d1      	adds	r1, r2, r3
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3301      	adds	r3, #1
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	461a      	mov	r2, r3
 80007c8:	f7ff ff48 	bl	800065c <parseEndian>
	   len+=2;
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	3302      	adds	r3, #2
 80007d0:	61fb      	str	r3, [r7, #28]
	   parseEndian(a->num_writeHreg, &frame[len], &frame[len+1]);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	8918      	ldrh	r0, [r3, #8]
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	18d1      	adds	r1, r2, r3
 80007dc:	69fb      	ldr	r3, [r7, #28]
 80007de:	3301      	adds	r3, #1
 80007e0:	687a      	ldr	r2, [r7, #4]
 80007e2:	4413      	add	r3, r2
 80007e4:	461a      	mov	r2, r3
 80007e6:	f7ff ff39 	bl	800065c <parseEndian>
	   len+=2;
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	3302      	adds	r3, #2
 80007ee:	61fb      	str	r3, [r7, #28]

	   frame[len++] = a->num_writeHreg * 2;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	891b      	ldrh	r3, [r3, #8]
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	1c59      	adds	r1, r3, #1
 80007fa:	61f9      	str	r1, [r7, #28]
 80007fc:	4619      	mov	r1, r3
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	440b      	add	r3, r1
 8000802:	0052      	lsls	r2, r2, #1
 8000804:	b2d2      	uxtb	r2, r2
 8000806:	701a      	strb	r2, [r3, #0]

	   for (int i = 0; i < a->num_writeHreg; i++) {
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]
 800080c:	e01e      	b.n	800084c <write_MultipleHreg+0xca>
		   frame[len++] = (data[i] >> 8) & 0xFF;
 800080e:	69bb      	ldr	r3, [r7, #24]
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	4413      	add	r3, r2
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	0a1b      	lsrs	r3, r3, #8
 800081a:	b299      	uxth	r1, r3
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	1c5a      	adds	r2, r3, #1
 8000820:	61fa      	str	r2, [r7, #28]
 8000822:	461a      	mov	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4413      	add	r3, r2
 8000828:	b2ca      	uxtb	r2, r1
 800082a:	701a      	strb	r2, [r3, #0]
		   frame[len++] = data[i] & 0xFF;
 800082c:	69bb      	ldr	r3, [r7, #24]
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	68ba      	ldr	r2, [r7, #8]
 8000832:	4413      	add	r3, r2
 8000834:	8819      	ldrh	r1, [r3, #0]
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	1c5a      	adds	r2, r3, #1
 800083a:	61fa      	str	r2, [r7, #28]
 800083c:	461a      	mov	r2, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4413      	add	r3, r2
 8000842:	b2ca      	uxtb	r2, r1
 8000844:	701a      	strb	r2, [r3, #0]
	   for (int i = 0; i < a->num_writeHreg; i++) {
 8000846:	69bb      	ldr	r3, [r7, #24]
 8000848:	3301      	adds	r3, #1
 800084a:	61bb      	str	r3, [r7, #24]
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	891b      	ldrh	r3, [r3, #8]
 8000850:	461a      	mov	r2, r3
 8000852:	69bb      	ldr	r3, [r7, #24]
 8000854:	4293      	cmp	r3, r2
 8000856:	dbda      	blt.n	800080e <write_MultipleHreg+0x8c>
	   }

	   uint16_t crc = crc16(frame, len);
 8000858:	69fb      	ldr	r3, [r7, #28]
 800085a:	b29b      	uxth	r3, r3
 800085c:	4619      	mov	r1, r3
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f000 fed4 	bl	800160c <crc16>
 8000864:	4603      	mov	r3, r0
 8000866:	82fb      	strh	r3, [r7, #22]
	   frame[len++] = crc&0xFF;
 8000868:	69fb      	ldr	r3, [r7, #28]
 800086a:	1c5a      	adds	r2, r3, #1
 800086c:	61fa      	str	r2, [r7, #28]
 800086e:	461a      	mov	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4413      	add	r3, r2
 8000874:	8afa      	ldrh	r2, [r7, #22]
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	701a      	strb	r2, [r3, #0]
	   frame[len++] = (crc>>8)&0xFF;
 800087a:	8afb      	ldrh	r3, [r7, #22]
 800087c:	0a1b      	lsrs	r3, r3, #8
 800087e:	b299      	uxth	r1, r3
 8000880:	69fb      	ldr	r3, [r7, #28]
 8000882:	1c5a      	adds	r2, r3, #1
 8000884:	61fa      	str	r2, [r7, #28]
 8000886:	461a      	mov	r2, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4413      	add	r3, r2
 800088c:	b2ca      	uxtb	r2, r1
 800088e:	701a      	strb	r2, [r3, #0]

	   return len;
 8000890:	69fb      	ldr	r3, [r7, #28]
 8000892:	b2db      	uxtb	r3, r3
}
 8000894:	4618      	mov	r0, r3
 8000896:	3720      	adds	r7, #32
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}

0800089c <isFull>:

int isFull(SERVE_QUEUE *queue){
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
    int next = (queue->rear + 1) % QUEUE_SIZE;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80008aa:	3301      	adds	r3, #1
 80008ac:	425a      	negs	r2, r3
 80008ae:	f003 031f 	and.w	r3, r3, #31
 80008b2:	f002 021f 	and.w	r2, r2, #31
 80008b6:	bf58      	it	pl
 80008b8:	4253      	negpl	r3, r2
 80008ba:	60fb      	str	r3, [r7, #12]
    return(next == queue->front);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008c2:	461a      	mov	r2, r3
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	4293      	cmp	r3, r2
 80008c8:	bf0c      	ite	eq
 80008ca:	2301      	moveq	r3, #1
 80008cc:	2300      	movne	r3, #0
 80008ce:	b2db      	uxtb	r3, r3
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <isEmpty>:

int isEmpty(SERVE_QUEUE *queue){
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
    return(queue->front == queue->rear);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f893 2020 	ldrb.w	r2, [r3, #32]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80008f0:	429a      	cmp	r2, r3
 80008f2:	bf0c      	ite	eq
 80008f4:	2301      	moveq	r3, #1
 80008f6:	2300      	movne	r3, #0
 80008f8:	b2db      	uxtb	r3, r3
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr

08000906 <enqueue>:


int enqueue(transitReq task, SERVE_QUEUE *queue) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	af00      	add	r7, sp, #0
 800090c:	f107 0308 	add.w	r3, r7, #8
 8000910:	e883 0003 	stmia.w	r3, {r0, r1}
 8000914:	607a      	str	r2, [r7, #4]
    if(isFull(queue)) return 0;
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f7ff ffc0 	bl	800089c <isFull>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <enqueue+0x20>
 8000922:	2300      	movs	r3, #0
 8000924:	e016      	b.n	8000954 <enqueue+0x4e>

    //int next = queue->rear + 1;
    queue->request[queue->rear] = task.target;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800092c:	461a      	mov	r2, r3
 800092e:	7af9      	ldrb	r1, [r7, #11]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	5499      	strb	r1, [r3, r2]
    queue->rear = (queue->rear+1) % QUEUE_SIZE;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800093a:	3301      	adds	r3, #1
 800093c:	425a      	negs	r2, r3
 800093e:	f003 031f 	and.w	r3, r3, #31
 8000942:	f002 021f 	and.w	r2, r2, #31
 8000946:	bf58      	it	pl
 8000948:	4253      	negpl	r3, r2
 800094a:	b2da      	uxtb	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    return 1;
 8000952:	2301      	movs	r3, #1
}
 8000954:	4618      	mov	r0, r3
 8000956:	3710      	adds	r7, #16
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <dequeue>:

int dequeue(SERVE_QUEUE *queue) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	if(isEmpty(queue)) return 0;
 8000964:	6878      	ldr	r0, [r7, #4]
 8000966:	f7ff ffb9 	bl	80008dc <isEmpty>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <dequeue+0x18>
 8000970:	2300      	movs	r3, #0
 8000972:	e00f      	b.n	8000994 <dequeue+0x38>
//    queue->request[queue->front] = queue->request[queue->front+1];
    queue->front = (queue->front + 1) % QUEUE_SIZE;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	f893 3020 	ldrb.w	r3, [r3, #32]
 800097a:	3301      	adds	r3, #1
 800097c:	425a      	negs	r2, r3
 800097e:	f003 031f 	and.w	r3, r3, #31
 8000982:	f002 021f 	and.w	r2, r2, #31
 8000986:	bf58      	it	pl
 8000988:	4253      	negpl	r3, r2
 800098a:	b2da      	uxtb	r2, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
 8000992:	2301      	movs	r3, #1
}
 8000994:	4618      	mov	r0, r3
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <sortByProximity>:
//
//    queue->request[pos] = task.target;
//	return 1;
//}

void sortByProximity(uint8_t arr[], uint8_t pos) {
 800099c:	b480      	push	{r7}
 800099e:	b087      	sub	sp, #28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	70fb      	strb	r3, [r7, #3]
    uint8_t n = QUEUE_SIZE;
 80009a8:	2320      	movs	r3, #32
 80009aa:	757b      	strb	r3, [r7, #21]
    uint8_t i, j, temp;
    for (i = 0; i < n - 1; i++) {
 80009ac:	2300      	movs	r3, #0
 80009ae:	75fb      	strb	r3, [r7, #23]
 80009b0:	e03e      	b.n	8000a30 <sortByProximity+0x94>
        for (j = 0; j < n - i - 1; j++) {
 80009b2:	2300      	movs	r3, #0
 80009b4:	75bb      	strb	r3, [r7, #22]
 80009b6:	e031      	b.n	8000a1c <sortByProximity+0x80>
        	int diff1 = abs(arr[j] - pos);
 80009b8:	7dbb      	ldrb	r3, [r7, #22]
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	4413      	add	r3, r2
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	461a      	mov	r2, r3
 80009c2:	78fb      	ldrb	r3, [r7, #3]
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	bfb8      	it	lt
 80009ca:	425b      	neglt	r3, r3
 80009cc:	613b      	str	r3, [r7, #16]
        	int diff2 = abs(arr[j + 1] - pos);
 80009ce:	7dbb      	ldrb	r3, [r7, #22]
 80009d0:	3301      	adds	r3, #1
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	461a      	mov	r2, r3
 80009da:	78fb      	ldrb	r3, [r7, #3]
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	bfb8      	it	lt
 80009e2:	425b      	neglt	r3, r3
 80009e4:	60fb      	str	r3, [r7, #12]
            if (diff1 > diff2) {
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	dd13      	ble.n	8000a16 <sortByProximity+0x7a>
                temp = arr[j];
 80009ee:	7dbb      	ldrb	r3, [r7, #22]
 80009f0:	687a      	ldr	r2, [r7, #4]
 80009f2:	4413      	add	r3, r2
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	72fb      	strb	r3, [r7, #11]
                arr[j] = arr[j + 1];
 80009f8:	7dbb      	ldrb	r3, [r7, #22]
 80009fa:	3301      	adds	r3, #1
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	441a      	add	r2, r3
 8000a00:	7dbb      	ldrb	r3, [r7, #22]
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	440b      	add	r3, r1
 8000a06:	7812      	ldrb	r2, [r2, #0]
 8000a08:	701a      	strb	r2, [r3, #0]
                arr[j + 1] = temp;
 8000a0a:	7dbb      	ldrb	r3, [r7, #22]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	4413      	add	r3, r2
 8000a12:	7afa      	ldrb	r2, [r7, #11]
 8000a14:	701a      	strb	r2, [r3, #0]
        for (j = 0; j < n - i - 1; j++) {
 8000a16:	7dbb      	ldrb	r3, [r7, #22]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	75bb      	strb	r3, [r7, #22]
 8000a1c:	7dba      	ldrb	r2, [r7, #22]
 8000a1e:	7d79      	ldrb	r1, [r7, #21]
 8000a20:	7dfb      	ldrb	r3, [r7, #23]
 8000a22:	1acb      	subs	r3, r1, r3
 8000a24:	3b01      	subs	r3, #1
 8000a26:	429a      	cmp	r2, r3
 8000a28:	dbc6      	blt.n	80009b8 <sortByProximity+0x1c>
    for (i = 0; i < n - 1; i++) {
 8000a2a:	7dfb      	ldrb	r3, [r7, #23]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	75fb      	strb	r3, [r7, #23]
 8000a30:	7dfa      	ldrb	r2, [r7, #23]
 8000a32:	7d7b      	ldrb	r3, [r7, #21]
 8000a34:	3b01      	subs	r3, #1
 8000a36:	429a      	cmp	r2, r3
 8000a38:	dbbb      	blt.n	80009b2 <sortByProximity+0x16>
            }
        }
    }
}
 8000a3a:	bf00      	nop
 8000a3c:	bf00      	nop
 8000a3e:	371c      	adds	r7, #28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <elevatorQueueManage>:

int elevatorQueueManage(ELEVATOR_CAR *car, transitReq task, SERVE_QUEUE *up, SERVE_QUEUE *dw){
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	1d38      	adds	r0, r7, #4
 8000a52:	e880 0006 	stmia.w	r0, {r1, r2}
 8000a56:	603b      	str	r3, [r7, #0]

	if(car->dir == IDLE){
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	78db      	ldrb	r3, [r3, #3]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d102      	bne.n	8000a66 <elevatorQueueManage+0x1e>
		car->dir = task.dir;
 8000a60:	79ba      	ldrb	r2, [r7, #6]
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	70da      	strb	r2, [r3, #3]
	}


	if(task.dir == UP){
 8000a66:	79bb      	ldrb	r3, [r7, #6]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d10d      	bne.n	8000a88 <elevatorQueueManage+0x40>
		enqueue(task, up);
 8000a6c:	683a      	ldr	r2, [r7, #0]
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a74:	f7ff ff47 	bl	8000906 <enqueue>
		sortByProximity(up->request, car->pos);
 8000a78:	683a      	ldr	r2, [r7, #0]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	789b      	ldrb	r3, [r3, #2]
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4610      	mov	r0, r2
 8000a82:	f7ff ff8b 	bl	800099c <sortByProximity>
 8000a86:	e00c      	b.n	8000aa2 <elevatorQueueManage+0x5a>
	}else{
		enqueue(task, dw);
 8000a88:	69ba      	ldr	r2, [r7, #24]
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a90:	f7ff ff39 	bl	8000906 <enqueue>
		sortByProximity(dw->request, car->pos);
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	789b      	ldrb	r3, [r3, #2]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4610      	mov	r0, r2
 8000a9e:	f7ff ff7d 	bl	800099c <sortByProximity>
	}

	return 1;
 8000aa2:	2301      	movs	r3, #1
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  xUART_QueueHandle = xQueueCreate(32, sizeof(UART_Frame));
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2122      	movs	r1, #34	@ 0x22
 8000ab4:	2020      	movs	r0, #32
 8000ab6:	f003 ffe4 	bl	8004a82 <xQueueGenericCreate>
 8000aba:	4603      	mov	r3, r0
 8000abc:	4a41      	ldr	r2, [pc, #260]	@ (8000bc4 <main+0x118>)
 8000abe:	6013      	str	r3, [r2, #0]
  xServe_QueueHandle = xQueueCreate(32, sizeof(transitReq));
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2105      	movs	r1, #5
 8000ac4:	2020      	movs	r0, #32
 8000ac6:	f003 ffdc 	bl	8004a82 <xQueueGenericCreate>
 8000aca:	4603      	mov	r3, r0
 8000acc:	4a3e      	ldr	r2, [pc, #248]	@ (8000bc8 <main+0x11c>)
 8000ace:	6013      	str	r3, [r2, #0]
  xQueueMutex = xSemaphoreCreateMutex();
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f004 f84e 	bl	8004b72 <xQueueCreateMutex>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8000bcc <main+0x120>)
 8000ada:	6013      	str	r3, [r2, #0]
  xQueueSem = xSemaphoreCreateBinary();
 8000adc:	2203      	movs	r2, #3
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f003 ffce 	bl	8004a82 <xQueueGenericCreate>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	4a39      	ldr	r2, [pc, #228]	@ (8000bd0 <main+0x124>)
 8000aea:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 8000aec:	2001      	movs	r0, #1
 8000aee:	f004 f840 	bl	8004b72 <xQueueCreateMutex>
 8000af2:	4603      	mov	r3, r0
 8000af4:	4a37      	ldr	r2, [pc, #220]	@ (8000bd4 <main+0x128>)
 8000af6:	6013      	str	r3, [r2, #0]
  xTransitDoneSem = xSemaphoreCreateBinary();
 8000af8:	2203      	movs	r2, #3
 8000afa:	2100      	movs	r1, #0
 8000afc:	2001      	movs	r0, #1
 8000afe:	f003 ffc0 	bl	8004a82 <xQueueGenericCreate>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4a34      	ldr	r2, [pc, #208]	@ (8000bd8 <main+0x12c>)
 8000b06:	6013      	str	r3, [r2, #0]
  xModbusMutex = xSemaphoreCreateMutex();
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f004 f832 	bl	8004b72 <xQueueCreateMutex>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	4a32      	ldr	r2, [pc, #200]	@ (8000bdc <main+0x130>)
 8000b12:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b14:	f000 ff4a 	bl	80019ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b18:	f000 f896 	bl	8000c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b1c:	f000 f956 	bl	8000dcc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b20:	f000 f92a 	bl	8000d78 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000b24:	f000 f8fc 	bl	8000d20 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, sizeof(RxData));
 8000b28:	2220      	movs	r2, #32
 8000b2a:	492d      	ldr	r1, [pc, #180]	@ (8000be0 <main+0x134>)
 8000b2c:	482d      	ldr	r0, [pc, #180]	@ (8000be4 <main+0x138>)
 8000b2e:	f002 fc32 	bl	8003396 <HAL_UARTEx_ReceiveToIdle_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b32:	f003 fc3b 	bl	80043ac <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of xStartTransitTimer */
  xStartTransitTimerHandle = osTimerNew(vStartTransit, osTimerOnce, NULL, &xStartTransitTimer_attributes);
 8000b36:	4b2c      	ldr	r3, [pc, #176]	@ (8000be8 <main+0x13c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	482b      	ldr	r0, [pc, #172]	@ (8000bec <main+0x140>)
 8000b3e:	f003 fd27 	bl	8004590 <osTimerNew>
 8000b42:	4603      	mov	r3, r0
 8000b44:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf0 <main+0x144>)
 8000b46:	6013      	str	r3, [r2, #0]

  /* creation of xReachTimer */
  xReachTimerHandle = osTimerNew(vReach, osTimerOnce, NULL, &xReachTimer_attributes);
 8000b48:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf4 <main+0x148>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	482a      	ldr	r0, [pc, #168]	@ (8000bf8 <main+0x14c>)
 8000b50:	f003 fd1e 	bl	8004590 <osTimerNew>
 8000b54:	4603      	mov	r3, r0
 8000b56:	4a29      	ldr	r2, [pc, #164]	@ (8000bfc <main+0x150>)
 8000b58:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ParsingTask */
  ParsingTaskHandle = osThreadNew(vParsing, NULL, &ParsingTask_attributes);
 8000b5a:	4a29      	ldr	r2, [pc, #164]	@ (8000c00 <main+0x154>)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4829      	ldr	r0, [pc, #164]	@ (8000c04 <main+0x158>)
 8000b60:	f003 fc6e 	bl	8004440 <osThreadNew>
 8000b64:	4603      	mov	r3, r0
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <main+0x15c>)
 8000b68:	6013      	str	r3, [r2, #0]

  /* creation of ServeQueueTask */
  ServeQueueTaskHandle = osThreadNew(vServeQueue, NULL, &ServeQueueTask_attributes);
 8000b6a:	4a28      	ldr	r2, [pc, #160]	@ (8000c0c <main+0x160>)
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4828      	ldr	r0, [pc, #160]	@ (8000c10 <main+0x164>)
 8000b70:	f003 fc66 	bl	8004440 <osThreadNew>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4a27      	ldr	r2, [pc, #156]	@ (8000c14 <main+0x168>)
 8000b78:	6013      	str	r3, [r2, #0]

  /* creation of TransitTask */
  TransitTaskHandle = osThreadNew(vTransit, NULL, &TransitTask_attributes);
 8000b7a:	4a27      	ldr	r2, [pc, #156]	@ (8000c18 <main+0x16c>)
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	4827      	ldr	r0, [pc, #156]	@ (8000c1c <main+0x170>)
 8000b80:	f003 fc5e 	bl	8004440 <osThreadNew>
 8000b84:	4603      	mov	r3, r0
 8000b86:	4a26      	ldr	r2, [pc, #152]	@ (8000c20 <main+0x174>)
 8000b88:	6013      	str	r3, [r2, #0]

  /* creation of UART_WriteTask */
  UART_WriteTaskHandle = osThreadNew(vUART_Write, NULL, &UART_WriteTask_attributes);
 8000b8a:	4a26      	ldr	r2, [pc, #152]	@ (8000c24 <main+0x178>)
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4826      	ldr	r0, [pc, #152]	@ (8000c28 <main+0x17c>)
 8000b90:	f003 fc56 	bl	8004440 <osThreadNew>
 8000b94:	4603      	mov	r3, r0
 8000b96:	4a25      	ldr	r2, [pc, #148]	@ (8000c2c <main+0x180>)
 8000b98:	6013      	str	r3, [r2, #0]

  /* creation of UART_ReadTask */
  UART_ReadTaskHandle = osThreadNew(vUART_Read, NULL, &UART_ReadTask_attributes);
 8000b9a:	4a25      	ldr	r2, [pc, #148]	@ (8000c30 <main+0x184>)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4825      	ldr	r0, [pc, #148]	@ (8000c34 <main+0x188>)
 8000ba0:	f003 fc4e 	bl	8004440 <osThreadNew>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	4a24      	ldr	r2, [pc, #144]	@ (8000c38 <main+0x18c>)
 8000ba8:	6013      	str	r3, [r2, #0]

  /* creation of ProcessTask */
  ProcessTaskHandle = osThreadNew(vProcess, NULL, &ProcessTask_attributes);
 8000baa:	4a24      	ldr	r2, [pc, #144]	@ (8000c3c <main+0x190>)
 8000bac:	2100      	movs	r1, #0
 8000bae:	4824      	ldr	r0, [pc, #144]	@ (8000c40 <main+0x194>)
 8000bb0:	f003 fc46 	bl	8004440 <osThreadNew>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	4a23      	ldr	r2, [pc, #140]	@ (8000c44 <main+0x198>)
 8000bb8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000bba:	f003 fc1b 	bl	80043f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bbe:	bf00      	nop
 8000bc0:	e7fd      	b.n	8000bbe <main+0x112>
 8000bc2:	bf00      	nop
 8000bc4:	20000e90 	.word	0x20000e90
 8000bc8:	20000e94 	.word	0x20000e94
 8000bcc:	20000e9c 	.word	0x20000e9c
 8000bd0:	20000e98 	.word	0x20000e98
 8000bd4:	20000ea0 	.word	0x20000ea0
 8000bd8:	20000ea4 	.word	0x20000ea4
 8000bdc:	20000ea8 	.word	0x20000ea8
 8000be0:	200001a8 	.word	0x200001a8
 8000be4:	200000f8 	.word	0x200000f8
 8000be8:	08007b74 	.word	0x08007b74
 8000bec:	08001555 	.word	0x08001555
 8000bf0:	200001a0 	.word	0x200001a0
 8000bf4:	08007b84 	.word	0x08007b84
 8000bf8:	08001599 	.word	0x08001599
 8000bfc:	200001a4 	.word	0x200001a4
 8000c00:	08007a9c 	.word	0x08007a9c
 8000c04:	08000ea9 	.word	0x08000ea9
 8000c08:	20000188 	.word	0x20000188
 8000c0c:	08007ac0 	.word	0x08007ac0
 8000c10:	08000f4d 	.word	0x08000f4d
 8000c14:	2000018c 	.word	0x2000018c
 8000c18:	08007ae4 	.word	0x08007ae4
 8000c1c:	08001119 	.word	0x08001119
 8000c20:	20000190 	.word	0x20000190
 8000c24:	08007b08 	.word	0x08007b08
 8000c28:	0800117d 	.word	0x0800117d
 8000c2c:	20000194 	.word	0x20000194
 8000c30:	08007b2c 	.word	0x08007b2c
 8000c34:	08001345 	.word	0x08001345
 8000c38:	20000198 	.word	0x20000198
 8000c3c:	08007b50 	.word	0x08007b50
 8000c40:	08001439 	.word	0x08001439
 8000c44:	2000019c 	.word	0x2000019c

08000c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b094      	sub	sp, #80	@ 0x50
 8000c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4e:	f107 031c 	add.w	r3, r7, #28
 8000c52:	2234      	movs	r2, #52	@ 0x34
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f006 fdde 	bl	8007818 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	4b29      	ldr	r3, [pc, #164]	@ (8000d18 <SystemClock_Config+0xd0>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c74:	4a28      	ldr	r2, [pc, #160]	@ (8000d18 <SystemClock_Config+0xd0>)
 8000c76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c7c:	4b26      	ldr	r3, [pc, #152]	@ (8000d18 <SystemClock_Config+0xd0>)
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c88:	2300      	movs	r3, #0
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	4b23      	ldr	r3, [pc, #140]	@ (8000d1c <SystemClock_Config+0xd4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c94:	4a21      	ldr	r2, [pc, #132]	@ (8000d1c <SystemClock_Config+0xd4>)
 8000c96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d1c <SystemClock_Config+0xd4>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ca4:	603b      	str	r3, [r7, #0]
 8000ca6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000cc0:	2332      	movs	r3, #50	@ 0x32
 8000cc2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f001 fd49 	bl	800276c <HAL_RCC_OscConfig>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ce0:	f000 fc8e 	bl	8001600 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cec:	2300      	movs	r3, #0
 8000cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cf4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cfa:	f107 0308 	add.w	r3, r7, #8
 8000cfe:	2101      	movs	r1, #1
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 f9b7 	bl	8002074 <HAL_RCC_ClockConfig>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000d0c:	f000 fc78 	bl	8001600 <Error_Handler>
  }
}
 8000d10:	bf00      	nop
 8000d12:	3750      	adds	r7, #80	@ 0x50
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40007000 	.word	0x40007000

08000d20 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d26:	4a13      	ldr	r2, [pc, #76]	@ (8000d74 <MX_USART1_UART_Init+0x54>)
 8000d28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000d2a:	4b11      	ldr	r3, [pc, #68]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d2c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000d30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000d32:	4b0f      	ldr	r3, [pc, #60]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d38:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d48:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d4e:	4b08      	ldr	r3, [pc, #32]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d5a:	4805      	ldr	r0, [pc, #20]	@ (8000d70 <MX_USART1_UART_Init+0x50>)
 8000d5c:	f002 fa40 	bl	80031e0 <HAL_UART_Init>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8000d66:	f000 fc4b 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200000f8 	.word	0x200000f8
 8000d74:	40011000 	.word	0x40011000

08000d78 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000d7e:	4a12      	ldr	r2, [pc, #72]	@ (8000dc8 <MX_USART2_UART_Init+0x50>)
 8000d80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d82:	4b10      	ldr	r3, [pc, #64]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000d84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d90:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d96:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d9c:	4b09      	ldr	r3, [pc, #36]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000d9e:	220c      	movs	r2, #12
 8000da0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da2:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dae:	4805      	ldr	r0, [pc, #20]	@ (8000dc4 <MX_USART2_UART_Init+0x4c>)
 8000db0:	f002 fa16 	bl	80031e0 <HAL_UART_Init>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dba:	f000 fc21 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000140 	.word	0x20000140
 8000dc8:	40004400 	.word	0x40004400

08000dcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08a      	sub	sp, #40	@ 0x28
 8000dd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]
 8000de0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	613b      	str	r3, [r7, #16]
 8000de6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4a2c      	ldr	r2, [pc, #176]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000dec:	f043 0304 	orr.w	r3, r3, #4
 8000df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	f003 0304 	and.w	r3, r3, #4
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	4b26      	ldr	r3, [pc, #152]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a25      	ldr	r2, [pc, #148]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b23      	ldr	r3, [pc, #140]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	60bb      	str	r3, [r7, #8]
 8000e34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e40:	f043 0302 	orr.w	r3, r3, #2
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_GPIO_Init+0xd0>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2120      	movs	r1, #32
 8000e56:	4812      	ldr	r0, [pc, #72]	@ (8000ea0 <MX_GPIO_Init+0xd4>)
 8000e58:	f001 f8f2 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e62:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4619      	mov	r1, r3
 8000e72:	480c      	ldr	r0, [pc, #48]	@ (8000ea4 <MX_GPIO_Init+0xd8>)
 8000e74:	f000 ff50 	bl	8001d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e78:	2320      	movs	r3, #32
 8000e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e84:	2300      	movs	r3, #0
 8000e86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <MX_GPIO_Init+0xd4>)
 8000e90:	f000 ff42 	bl	8001d18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e94:	bf00      	nop
 8000e96:	3728      	adds	r7, #40	@ 0x28
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40020000 	.word	0x40020000
 8000ea4:	40020800 	.word	0x40020800

08000ea8 <vParsing>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_vParsing */
void vParsing(void *argument)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08e      	sub	sp, #56	@ 0x38
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		UART_Frame frameBuf;
			if (xQueueReceive(xUART_QueueHandle, &frameBuf, portMAX_DELAY) == pdTRUE)
 8000eb0:	4b24      	ldr	r3, [pc, #144]	@ (8000f44 <vParsing+0x9c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f107 010c 	add.w	r1, r7, #12
 8000eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f004 f8a1 	bl	8005004 <xQueueReceive>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d139      	bne.n	8000f3c <vParsing+0x94>
//		    		memcpy(read_RxFrame[id], frameBuf.data, frameBuf.size);
//		    	}

		    	//if(frameBuf.data[1] == 0x10);

	        uint8_t slaveID = frameBuf.data[0];
 8000ec8:	7b3b      	ldrb	r3, [r7, #12]
 8000eca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			int index = -1;
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed2:	637b      	str	r3, [r7, #52]	@ 0x34

			        switch(slaveID) {
 8000ed4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ed8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eda:	d013      	beq.n	8000f04 <vParsing+0x5c>
 8000edc:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ede:	dc14      	bgt.n	8000f0a <vParsing+0x62>
 8000ee0:	2b03      	cmp	r3, #3
 8000ee2:	d00c      	beq.n	8000efe <vParsing+0x56>
 8000ee4:	2b03      	cmp	r3, #3
 8000ee6:	dc10      	bgt.n	8000f0a <vParsing+0x62>
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d002      	beq.n	8000ef2 <vParsing+0x4a>
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d003      	beq.n	8000ef8 <vParsing+0x50>
 8000ef0:	e00b      	b.n	8000f0a <vParsing+0x62>
			            case 0x01: index = 1; break;  // CAR_STA
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ef6:	e00c      	b.n	8000f12 <vParsing+0x6a>
			            case 0x02: index = 2; break;  // HALL_STA
 8000ef8:	2302      	movs	r3, #2
 8000efa:	637b      	str	r3, [r7, #52]	@ 0x34
 8000efc:	e009      	b.n	8000f12 <vParsing+0x6a>
			            case 0x03: index = 3; break;  // MQTT_STA
 8000efe:	2303      	movs	r3, #3
 8000f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f02:	e006      	b.n	8000f12 <vParsing+0x6a>
			            case 0x7F: index = 4; break;  // SERVO_DRIVER
 8000f04:	2304      	movs	r3, #4
 8000f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f08:	e003      	b.n	8000f12 <vParsing+0x6a>
			            default:
			                // Invalid slave ID - discard frame
			            	index = -1;
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0e:	637b      	str	r3, [r7, #52]	@ 0x34
			                continue;
 8000f10:	e017      	b.n	8000f42 <vParsing+0x9a>
			        }

			        if(index >= 0 && index < 16) {
 8000f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	db11      	blt.n	8000f3c <vParsing+0x94>
 8000f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f1a:	2b0f      	cmp	r3, #15
 8000f1c:	dc0e      	bgt.n	8000f3c <vParsing+0x94>
		                uint16_t copy_len = (frameBuf.size <= sizeof(read_RxFrame[0])) ? frameBuf.size : sizeof(read_RxFrame[0]);
 8000f1e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f20:	2b20      	cmp	r3, #32
 8000f22:	bf28      	it	cs
 8000f24:	2320      	movcs	r3, #32
 8000f26:	863b      	strh	r3, [r7, #48]	@ 0x30
			            memcpy(read_RxFrame[index], frameBuf.data, copy_len);
 8000f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f2a:	015b      	lsls	r3, r3, #5
 8000f2c:	4a06      	ldr	r2, [pc, #24]	@ (8000f48 <vParsing+0xa0>)
 8000f2e:	4413      	add	r3, r2
 8000f30:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000f32:	f107 010c 	add.w	r1, r7, #12
 8000f36:	4618      	mov	r0, r3
 8000f38:	f006 fcfa 	bl	8007930 <memcpy>
			        }

		    }
		vTaskDelay(pdMS_TO_TICKS(10));
 8000f3c:	200a      	movs	r0, #10
 8000f3e:	f004 fd97 	bl	8005a70 <vTaskDelay>
  {
 8000f42:	e7b5      	b.n	8000eb0 <vParsing+0x8>
 8000f44:	20000e90 	.word	0x20000e90
 8000f48:	200009c8 	.word	0x200009c8

08000f4c <vServeQueue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vServeQueue */
void vServeQueue(void *argument)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af02      	add	r7, sp, #8
 8000f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vServeQueue */
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
		if(xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000f54:	4b67      	ldr	r3, [pc, #412]	@ (80010f4 <vServeQueue+0x1a8>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f107 0108 	add.w	r1, r7, #8
 8000f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f60:	4618      	mov	r0, r3
 8000f62:	f004 f84f 	bl	8005004 <xQueueReceive>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d12f      	bne.n	8000fcc <vServeQueue+0x80>
		    {
				if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000f6c:	4b62      	ldr	r3, [pc, #392]	@ (80010f8 <vServeQueue+0x1ac>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f04f 31ff 	mov.w	r1, #4294967295
 8000f74:	4618      	mov	r0, r3
 8000f76:	f004 f927 	bl	80051c8 <xQueueSemaphoreTake>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d125      	bne.n	8000fcc <vServeQueue+0x80>
					if(elevatorQueueManage(&cabin_1, request, &queue_UP, &queue_DW)){
 8000f80:	4b5e      	ldr	r3, [pc, #376]	@ (80010fc <vServeQueue+0x1b0>)
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	4b5e      	ldr	r3, [pc, #376]	@ (8001100 <vServeQueue+0x1b4>)
 8000f86:	f107 0208 	add.w	r2, r7, #8
 8000f8a:	ca06      	ldmia	r2, {r1, r2}
 8000f8c:	485d      	ldr	r0, [pc, #372]	@ (8001104 <vServeQueue+0x1b8>)
 8000f8e:	f7ff fd5b 	bl	8000a48 <elevatorQueueManage>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d012      	beq.n	8000fbe <vServeQueue+0x72>
		                if(cabin_1.dir == IDLE){
 8000f98:	4b5a      	ldr	r3, [pc, #360]	@ (8001104 <vServeQueue+0x1b8>)
 8000f9a:	78db      	ldrb	r3, [r3, #3]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d107      	bne.n	8000fb0 <vServeQueue+0x64>
		                	osTimerStart(xStartTransitTimerHandle, 6000);
 8000fa0:	4b59      	ldr	r3, [pc, #356]	@ (8001108 <vServeQueue+0x1bc>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f241 7170 	movw	r1, #6000	@ 0x1770
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f003 fb6d 	bl	8004688 <osTimerStart>
 8000fae:	e006      	b.n	8000fbe <vServeQueue+0x72>
		                }
		                else osTimerStart(xStartTransitTimerHandle, 500);
 8000fb0:	4b55      	ldr	r3, [pc, #340]	@ (8001108 <vServeQueue+0x1bc>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f003 fb65 	bl	8004688 <osTimerStart>
					}
		            xSemaphoreGive(xQueueMutex);
 8000fbe:	4b4e      	ldr	r3, [pc, #312]	@ (80010f8 <vServeQueue+0x1ac>)
 8000fc0:	6818      	ldr	r0, [r3, #0]
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	f003 fdec 	bl	8004ba4 <xQueueGenericSend>
				}
		    }


		if(xSemaphoreTake(xTransitDoneSem, portMAX_DELAY) == pdTRUE)
 8000fcc:	4b4f      	ldr	r3, [pc, #316]	@ (800110c <vServeQueue+0x1c0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f004 f8f7 	bl	80051c8 <xQueueSemaphoreTake>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d1b9      	bne.n	8000f54 <vServeQueue+0x8>
			{
				if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000fe0:	4b45      	ldr	r3, [pc, #276]	@ (80010f8 <vServeQueue+0x1ac>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f004 f8ed 	bl	80051c8 <xQueueSemaphoreTake>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d1af      	bne.n	8000f54 <vServeQueue+0x8>

					direction curr_dir = cabin_1.dir;
 8000ff4:	4b43      	ldr	r3, [pc, #268]	@ (8001104 <vServeQueue+0x1b8>)
 8000ff6:	78db      	ldrb	r3, [r3, #3]
 8000ff8:	73fb      	strb	r3, [r7, #15]
					switch (curr_dir){
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d009      	beq.n	8001014 <vServeQueue+0xc8>
 8001000:	2b02      	cmp	r3, #2
 8001002:	dc0c      	bgt.n	800101e <vServeQueue+0xd2>
 8001004:	2b00      	cmp	r3, #0
 8001006:	d009      	beq.n	800101c <vServeQueue+0xd0>
 8001008:	2b01      	cmp	r3, #1
 800100a:	d108      	bne.n	800101e <vServeQueue+0xd2>
					case IDLE:
						break;
					case UP:
						dequeue(&queue_UP);
 800100c:	483c      	ldr	r0, [pc, #240]	@ (8001100 <vServeQueue+0x1b4>)
 800100e:	f7ff fca5 	bl	800095c <dequeue>
						break;
 8001012:	e004      	b.n	800101e <vServeQueue+0xd2>
					case DOWN:
						dequeue(&queue_DW);
 8001014:	4839      	ldr	r0, [pc, #228]	@ (80010fc <vServeQueue+0x1b0>)
 8001016:	f7ff fca1 	bl	800095c <dequeue>
						break;
 800101a:	e000      	b.n	800101e <vServeQueue+0xd2>
						break;
 800101c:	bf00      	nop
					}

					if(!isEmpty(&queue_UP) || !isEmpty(&queue_DW)){
 800101e:	4838      	ldr	r0, [pc, #224]	@ (8001100 <vServeQueue+0x1b4>)
 8001020:	f7ff fc5c 	bl	80008dc <isEmpty>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d005      	beq.n	8001036 <vServeQueue+0xea>
 800102a:	4834      	ldr	r0, [pc, #208]	@ (80010fc <vServeQueue+0x1b0>)
 800102c:	f7ff fc56 	bl	80008dc <isEmpty>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d150      	bne.n	80010d8 <vServeQueue+0x18c>

						if((isEmpty(&queue_UP) == 0) && (curr_dir == UP)){
 8001036:	4832      	ldr	r0, [pc, #200]	@ (8001100 <vServeQueue+0x1b4>)
 8001038:	f7ff fc50 	bl	80008dc <isEmpty>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d10e      	bne.n	8001060 <vServeQueue+0x114>
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d10b      	bne.n	8001060 <vServeQueue+0x114>
							curr_transit_to = queue_UP.request[0];
 8001048:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <vServeQueue+0x1b4>)
 800104a:	781a      	ldrb	r2, [r3, #0]
 800104c:	4b30      	ldr	r3, [pc, #192]	@ (8001110 <vServeQueue+0x1c4>)
 800104e:	701a      	strb	r2, [r3, #0]
			                xSemaphoreGive(xQueueSem);
 8001050:	4b30      	ldr	r3, [pc, #192]	@ (8001114 <vServeQueue+0x1c8>)
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	2300      	movs	r3, #0
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	f003 fda3 	bl	8004ba4 <xQueueGenericSend>
 800105e:	e03a      	b.n	80010d6 <vServeQueue+0x18a>

						}else if((isEmpty(&queue_UP) == 1) && (curr_dir == UP)){
 8001060:	4827      	ldr	r0, [pc, #156]	@ (8001100 <vServeQueue+0x1b4>)
 8001062:	f7ff fc3b 	bl	80008dc <isEmpty>
 8001066:	4603      	mov	r3, r0
 8001068:	2b01      	cmp	r3, #1
 800106a:	d10c      	bne.n	8001086 <vServeQueue+0x13a>
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d109      	bne.n	8001086 <vServeQueue+0x13a>
							if(!isEmpty(&queue_DW)) cabin_1.dir = DOWN;
 8001072:	4822      	ldr	r0, [pc, #136]	@ (80010fc <vServeQueue+0x1b0>)
 8001074:	f7ff fc32 	bl	80008dc <isEmpty>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d12b      	bne.n	80010d6 <vServeQueue+0x18a>
 800107e:	4b21      	ldr	r3, [pc, #132]	@ (8001104 <vServeQueue+0x1b8>)
 8001080:	2202      	movs	r2, #2
 8001082:	70da      	strb	r2, [r3, #3]
 8001084:	e027      	b.n	80010d6 <vServeQueue+0x18a>

						}else if((isEmpty(&queue_DW) == 0) && (curr_dir == DOWN)){
 8001086:	481d      	ldr	r0, [pc, #116]	@ (80010fc <vServeQueue+0x1b0>)
 8001088:	f7ff fc28 	bl	80008dc <isEmpty>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10e      	bne.n	80010b0 <vServeQueue+0x164>
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	2b02      	cmp	r3, #2
 8001096:	d10b      	bne.n	80010b0 <vServeQueue+0x164>
							curr_transit_to = queue_DW.request[0];
 8001098:	4b18      	ldr	r3, [pc, #96]	@ (80010fc <vServeQueue+0x1b0>)
 800109a:	781a      	ldrb	r2, [r3, #0]
 800109c:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <vServeQueue+0x1c4>)
 800109e:	701a      	strb	r2, [r3, #0]
			                xSemaphoreGive(xQueueSem);
 80010a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <vServeQueue+0x1c8>)
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	2300      	movs	r3, #0
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	f003 fd7b 	bl	8004ba4 <xQueueGenericSend>
 80010ae:	e012      	b.n	80010d6 <vServeQueue+0x18a>

						}else if((isEmpty(&queue_DW) == 1) && (curr_dir == DOWN)){
 80010b0:	4812      	ldr	r0, [pc, #72]	@ (80010fc <vServeQueue+0x1b0>)
 80010b2:	f7ff fc13 	bl	80008dc <isEmpty>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d111      	bne.n	80010e0 <vServeQueue+0x194>
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d10e      	bne.n	80010e0 <vServeQueue+0x194>
							if(!isEmpty(&queue_UP)) cabin_1.dir = UP;
 80010c2:	480f      	ldr	r0, [pc, #60]	@ (8001100 <vServeQueue+0x1b4>)
 80010c4:	f7ff fc0a 	bl	80008dc <isEmpty>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d108      	bne.n	80010e0 <vServeQueue+0x194>
 80010ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001104 <vServeQueue+0x1b8>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	70da      	strb	r2, [r3, #3]
						if((isEmpty(&queue_UP) == 0) && (curr_dir == UP)){
 80010d4:	e004      	b.n	80010e0 <vServeQueue+0x194>
 80010d6:	e003      	b.n	80010e0 <vServeQueue+0x194>
						}
					}else{
						cabin_1.dir = IDLE;
 80010d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <vServeQueue+0x1b8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	70da      	strb	r2, [r3, #3]
 80010de:	e000      	b.n	80010e2 <vServeQueue+0x196>
						if((isEmpty(&queue_UP) == 0) && (curr_dir == UP)){
 80010e0:	bf00      	nop
					}
		            xSemaphoreGive(xQueueMutex);
 80010e2:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <vServeQueue+0x1ac>)
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	2300      	movs	r3, #0
 80010e8:	2200      	movs	r2, #0
 80010ea:	2100      	movs	r1, #0
 80010ec:	f003 fd5a 	bl	8004ba4 <xQueueGenericSend>
		if(xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 80010f0:	e730      	b.n	8000f54 <vServeQueue+0x8>
 80010f2:	bf00      	nop
 80010f4:	20000e94 	.word	0x20000e94
 80010f8:	20000e9c 	.word	0x20000e9c
 80010fc:	200000d4 	.word	0x200000d4
 8001100:	200000b0 	.word	0x200000b0
 8001104:	20000030 	.word	0x20000030
 8001108:	200001a0 	.word	0x200001a0
 800110c:	20000ea4 	.word	0x20000ea4
 8001110:	200000f7 	.word	0x200000f7
 8001114:	20000e98 	.word	0x20000e98

08001118 <vTransit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTransit */
void vTransit(void *argument)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTransit */
  /* Infinite loop */
  uint8_t dest;
  for(;;)
  {
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <vTransit+0x54>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f04f 31ff 	mov.w	r1, #4294967295
 8001128:	4618      	mov	r0, r3
 800112a:	f004 f84d 	bl	80051c8 <xQueueSemaphoreTake>
 800112e:	4603      	mov	r3, r0
 8001130:	2b01      	cmp	r3, #1
 8001132:	d1f5      	bne.n	8001120 <vTransit+0x8>
		  if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8001134:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <vTransit+0x58>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f04f 31ff 	mov.w	r1, #4294967295
 800113c:	4618      	mov	r0, r3
 800113e:	f004 f843 	bl	80051c8 <xQueueSemaphoreTake>
 8001142:	4603      	mov	r3, r0
 8001144:	2b01      	cmp	r3, #1
 8001146:	d109      	bne.n	800115c <vTransit+0x44>
			  dest  = curr_transit_to;
 8001148:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <vTransit+0x5c>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	73fb      	strb	r3, [r7, #15]
		      xSemaphoreGive(xQueueMutex);
 800114e:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <vTransit+0x58>)
 8001150:	6818      	ldr	r0, [r3, #0]
 8001152:	2300      	movs	r3, #0
 8001154:	2200      	movs	r2, #0
 8001156:	2100      	movs	r1, #0
 8001158:	f003 fd24 	bl	8004ba4 <xQueueGenericSend>
		  }


		   //mocking cabin transit
		  osTimerStart(xReachTimerHandle, 5000);
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <vTransit+0x60>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001164:	4618      	mov	r0, r3
 8001166:	f003 fa8f 	bl	8004688 <osTimerStart>
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 800116a:	e7d9      	b.n	8001120 <vTransit+0x8>
 800116c:	20000e98 	.word	0x20000e98
 8001170:	20000e9c 	.word	0x20000e9c
 8001174:	200000f7 	.word	0x200000f7
 8001178:	200001a4 	.word	0x200001a4

0800117c <vUART_Write>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Write */
void vUART_Write(void *argument)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint8_t idle;

  for(;;)
  {

	  	switch(cabin_1.dir){
 8001184:	4b64      	ldr	r3, [pc, #400]	@ (8001318 <vUART_Write+0x19c>)
 8001186:	78db      	ldrb	r3, [r3, #3]
 8001188:	2b02      	cmp	r3, #2
 800118a:	d00c      	beq.n	80011a6 <vUART_Write+0x2a>
 800118c:	2b02      	cmp	r3, #2
 800118e:	dc18      	bgt.n	80011c2 <vUART_Write+0x46>
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00f      	beq.n	80011b4 <vUART_Write+0x38>
 8001194:	2b01      	cmp	r3, #1
 8001196:	d114      	bne.n	80011c2 <vUART_Write+0x46>
	  	case UP:
	  		up = 1;
 8001198:	2301      	movs	r3, #1
 800119a:	73fb      	strb	r3, [r7, #15]
	  		dw = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	73bb      	strb	r3, [r7, #14]
	  		idle = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	737b      	strb	r3, [r7, #13]
	  		break;
 80011a4:	e00d      	b.n	80011c2 <vUART_Write+0x46>

	  	case DOWN:
	  		up = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	73fb      	strb	r3, [r7, #15]
	  		dw = 1;
 80011aa:	2301      	movs	r3, #1
 80011ac:	73bb      	strb	r3, [r7, #14]
	  		idle = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	737b      	strb	r3, [r7, #13]
	  		break;
 80011b2:	e006      	b.n	80011c2 <vUART_Write+0x46>

	  	case IDLE:
	  		up = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	73fb      	strb	r3, [r7, #15]
	  		dw = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	73bb      	strb	r3, [r7, #14]
	  		idle = 1;
 80011bc:	2301      	movs	r3, #1
 80011be:	737b      	strb	r3, [r7, #13]
	  		break;
 80011c0:	bf00      	nop
	  	}

	  	uint8_t pos_b0 = (cabin_1.pos>>0) & 1;
 80011c2:	4b55      	ldr	r3, [pc, #340]	@ (8001318 <vUART_Write+0x19c>)
 80011c4:	789b      	ldrb	r3, [r3, #2]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	733b      	strb	r3, [r7, #12]
	  	uint8_t pos_b1 = (cabin_1.pos>>1) & 1;
 80011cc:	4b52      	ldr	r3, [pc, #328]	@ (8001318 <vUART_Write+0x19c>)
 80011ce:	789b      	ldrb	r3, [r3, #2]
 80011d0:	085b      	lsrs	r3, r3, #1
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	72fb      	strb	r3, [r7, #11]
	  	uint8_t pos_b2 = (cabin_1.pos>>2) & 1;
 80011da:	4b4f      	ldr	r3, [pc, #316]	@ (8001318 <vUART_Write+0x19c>)
 80011dc:	789b      	ldrb	r3, [r3, #2]
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	72bb      	strb	r3, [r7, #10]
	  	uint8_t pos_b3 = (cabin_1.pos>>3) & 1;
 80011e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001318 <vUART_Write+0x19c>)
 80011ea:	789b      	ldrb	r3, [r3, #2]
 80011ec:	08db      	lsrs	r3, r3, #3
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	727b      	strb	r3, [r7, #9]

	  	if(mbState == WRITE){
 80011f6:	4b49      	ldr	r3, [pc, #292]	@ (800131c <vUART_Write+0x1a0>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	f040 8087 	bne.w	800130e <vUART_Write+0x192>
		switch (write_state){
 8001200:	4b47      	ldr	r3, [pc, #284]	@ (8001320 <vUART_Write+0x1a4>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b03      	cmp	r3, #3
 8001206:	f200 8082 	bhi.w	800130e <vUART_Write+0x192>
 800120a:	a201      	add	r2, pc, #4	@ (adr r2, 8001210 <vUART_Write+0x94>)
 800120c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001210:	08001221 	.word	0x08001221
 8001214:	0800128d 	.word	0x0800128d
 8001218:	080012f9 	.word	0x080012f9
 800121c:	08001301 	.word	0x08001301
			case CAR:
				//packing for car
				//car first frame
				writeBit(&CAR_TxFrame[0], 4, dw); //dir dw
 8001220:	7bbb      	ldrb	r3, [r7, #14]
 8001222:	461a      	mov	r2, r3
 8001224:	2104      	movs	r1, #4
 8001226:	483f      	ldr	r0, [pc, #252]	@ (8001324 <vUART_Write+0x1a8>)
 8001228:	f7ff f9ea 	bl	8000600 <writeBit>
				writeBit(&CAR_TxFrame[0], 5, up); //dir up
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	461a      	mov	r2, r3
 8001230:	2105      	movs	r1, #5
 8001232:	483c      	ldr	r0, [pc, #240]	@ (8001324 <vUART_Write+0x1a8>)
 8001234:	f7ff f9e4 	bl	8000600 <writeBit>
				writeBit(&CAR_TxFrame[0], 6, pos_b0); //car pos b0
 8001238:	7b3b      	ldrb	r3, [r7, #12]
 800123a:	461a      	mov	r2, r3
 800123c:	2106      	movs	r1, #6
 800123e:	4839      	ldr	r0, [pc, #228]	@ (8001324 <vUART_Write+0x1a8>)
 8001240:	f7ff f9de 	bl	8000600 <writeBit>
				writeBit(&CAR_TxFrame[0], 7, pos_b1);
 8001244:	7afb      	ldrb	r3, [r7, #11]
 8001246:	461a      	mov	r2, r3
 8001248:	2107      	movs	r1, #7
 800124a:	4836      	ldr	r0, [pc, #216]	@ (8001324 <vUART_Write+0x1a8>)
 800124c:	f7ff f9d8 	bl	8000600 <writeBit>
				writeBit(&CAR_TxFrame[0], 8, pos_b2);
 8001250:	7abb      	ldrb	r3, [r7, #10]
 8001252:	461a      	mov	r2, r3
 8001254:	2108      	movs	r1, #8
 8001256:	4833      	ldr	r0, [pc, #204]	@ (8001324 <vUART_Write+0x1a8>)
 8001258:	f7ff f9d2 	bl	8000600 <writeBit>
				writeBit(&CAR_TxFrame[0], 9, pos_b3);
 800125c:	7a7b      	ldrb	r3, [r7, #9]
 800125e:	461a      	mov	r2, r3
 8001260:	2109      	movs	r1, #9
 8001262:	4830      	ldr	r0, [pc, #192]	@ (8001324 <vUART_Write+0x1a8>)
 8001264:	f7ff f9cc 	bl	8000600 <writeBit>

				len = write_MultipleHreg(&CAR_STA, CAR_TxFrame, write_TxFrame[0]);
 8001268:	4a2f      	ldr	r2, [pc, #188]	@ (8001328 <vUART_Write+0x1ac>)
 800126a:	492e      	ldr	r1, [pc, #184]	@ (8001324 <vUART_Write+0x1a8>)
 800126c:	482f      	ldr	r0, [pc, #188]	@ (800132c <vUART_Write+0x1b0>)
 800126e:	f7ff fa88 	bl	8000782 <write_MultipleHreg>
 8001272:	4603      	mov	r3, r0
 8001274:	723b      	strb	r3, [r7, #8]
				HAL_UART_Transmit(&huart1, write_TxFrame[0], len, RESPONSE_TIMEOUT);
 8001276:	7a3b      	ldrb	r3, [r7, #8]
 8001278:	b29a      	uxth	r2, r3
 800127a:	2314      	movs	r3, #20
 800127c:	492a      	ldr	r1, [pc, #168]	@ (8001328 <vUART_Write+0x1ac>)
 800127e:	482c      	ldr	r0, [pc, #176]	@ (8001330 <vUART_Write+0x1b4>)
 8001280:	f001 fffe 	bl	8003280 <HAL_UART_Transmit>

				write_state = HALL;
 8001284:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <vUART_Write+0x1a4>)
 8001286:	2201      	movs	r2, #1
 8001288:	701a      	strb	r2, [r3, #0]
				break;
 800128a:	e040      	b.n	800130e <vUART_Write+0x192>

			case HALL:
				writeBit(&HALL_TxFrame[3], 0, dw); //dir dw
 800128c:	7bbb      	ldrb	r3, [r7, #14]
 800128e:	461a      	mov	r2, r3
 8001290:	2100      	movs	r1, #0
 8001292:	4828      	ldr	r0, [pc, #160]	@ (8001334 <vUART_Write+0x1b8>)
 8001294:	f7ff f9b4 	bl	8000600 <writeBit>
				writeBit(&HALL_TxFrame[3], 1, up); //dir up
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	461a      	mov	r2, r3
 800129c:	2101      	movs	r1, #1
 800129e:	4825      	ldr	r0, [pc, #148]	@ (8001334 <vUART_Write+0x1b8>)
 80012a0:	f7ff f9ae 	bl	8000600 <writeBit>
				writeBit(&HALL_TxFrame[3], 2, pos_b0); //car pos b0
 80012a4:	7b3b      	ldrb	r3, [r7, #12]
 80012a6:	461a      	mov	r2, r3
 80012a8:	2102      	movs	r1, #2
 80012aa:	4822      	ldr	r0, [pc, #136]	@ (8001334 <vUART_Write+0x1b8>)
 80012ac:	f7ff f9a8 	bl	8000600 <writeBit>
				writeBit(&HALL_TxFrame[3], 3, pos_b1);
 80012b0:	7afb      	ldrb	r3, [r7, #11]
 80012b2:	461a      	mov	r2, r3
 80012b4:	2103      	movs	r1, #3
 80012b6:	481f      	ldr	r0, [pc, #124]	@ (8001334 <vUART_Write+0x1b8>)
 80012b8:	f7ff f9a2 	bl	8000600 <writeBit>
				writeBit(&HALL_TxFrame[3], 4, pos_b2);
 80012bc:	7abb      	ldrb	r3, [r7, #10]
 80012be:	461a      	mov	r2, r3
 80012c0:	2104      	movs	r1, #4
 80012c2:	481c      	ldr	r0, [pc, #112]	@ (8001334 <vUART_Write+0x1b8>)
 80012c4:	f7ff f99c 	bl	8000600 <writeBit>
				writeBit(&HALL_TxFrame[3], 5, pos_b3);
 80012c8:	7a7b      	ldrb	r3, [r7, #9]
 80012ca:	461a      	mov	r2, r3
 80012cc:	2105      	movs	r1, #5
 80012ce:	4819      	ldr	r0, [pc, #100]	@ (8001334 <vUART_Write+0x1b8>)
 80012d0:	f7ff f996 	bl	8000600 <writeBit>

				len = write_MultipleHreg(&HALL_STA, HALL_TxFrame, write_TxFrame[1]);
 80012d4:	4a18      	ldr	r2, [pc, #96]	@ (8001338 <vUART_Write+0x1bc>)
 80012d6:	4919      	ldr	r1, [pc, #100]	@ (800133c <vUART_Write+0x1c0>)
 80012d8:	4819      	ldr	r0, [pc, #100]	@ (8001340 <vUART_Write+0x1c4>)
 80012da:	f7ff fa52 	bl	8000782 <write_MultipleHreg>
 80012de:	4603      	mov	r3, r0
 80012e0:	723b      	strb	r3, [r7, #8]
  				HAL_UART_Transmit(&huart1, write_TxFrame[1], len, RESPONSE_TIMEOUT);
 80012e2:	7a3b      	ldrb	r3, [r7, #8]
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	2314      	movs	r3, #20
 80012e8:	4913      	ldr	r1, [pc, #76]	@ (8001338 <vUART_Write+0x1bc>)
 80012ea:	4811      	ldr	r0, [pc, #68]	@ (8001330 <vUART_Write+0x1b4>)
 80012ec:	f001 ffc8 	bl	8003280 <HAL_UART_Transmit>

				write_state = MQTT;
 80012f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <vUART_Write+0x1a4>)
 80012f2:	2202      	movs	r2, #2
 80012f4:	701a      	strb	r2, [r3, #0]
				break;
 80012f6:	e00a      	b.n	800130e <vUART_Write+0x192>
			case MQTT:
//				len = read_Hreg(&MQTT_STA, read_TxFrame[2]);
//				HAL_UART_Transmit(&huart1, read_TxFrame[2], len, RESPONSE_TIMEOUT);
				write_state = DRIVER;
 80012f8:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <vUART_Write+0x1a4>)
 80012fa:	2203      	movs	r2, #3
 80012fc:	701a      	strb	r2, [r3, #0]
				break;
 80012fe:	e006      	b.n	800130e <vUART_Write+0x192>

			case DRIVER:
//				len = read_Hreg(&SERVO_DRIVER, read_TxFrame[3]);
//				HAL_UART_Transmit(&huart1, read_TxFrame[3], len, RESPONSE_TIMEOUT);
				write_state = CAR;
 8001300:	4b07      	ldr	r3, [pc, #28]	@ (8001320 <vUART_Write+0x1a4>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
				mbState = READ;
 8001306:	4b05      	ldr	r3, [pc, #20]	@ (800131c <vUART_Write+0x1a0>)
 8001308:	2200      	movs	r2, #0
 800130a:	701a      	strb	r2, [r3, #0]
				break;
 800130c:	bf00      	nop

			}
	  	}
	  	vTaskDelay(pdMS_TO_TICKS(20));
 800130e:	2014      	movs	r0, #20
 8001310:	f004 fbae 	bl	8005a70 <vTaskDelay>
  {
 8001314:	e736      	b.n	8001184 <vUART_Write+0x8>
 8001316:	bf00      	nop
 8001318:	20000030 	.word	0x20000030
 800131c:	200000f6 	.word	0x200000f6
 8001320:	20000e49 	.word	0x20000e49
 8001324:	20000dc8 	.word	0x20000dc8
 8001328:	200005c8 	.word	0x200005c8
 800132c:	20000000 	.word	0x20000000
 8001330:	200000f8 	.word	0x200000f8
 8001334:	20000e0e 	.word	0x20000e0e
 8001338:	200005e8 	.word	0x200005e8
 800133c:	20000e08 	.word	0x20000e08
 8001340:	2000000c 	.word	0x2000000c

08001344 <vUART_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Read */
void vUART_Read(void *argument)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vUART_Read */
  /* Infinite loop */
	  uint8_t len;
	  for(;;)
	  {
		if(mbState == READ){
 800134c:	4b2f      	ldr	r3, [pc, #188]	@ (800140c <vUART_Read+0xc8>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d156      	bne.n	8001402 <vUART_Read+0xbe>
		switch (read_state){
 8001354:	4b2e      	ldr	r3, [pc, #184]	@ (8001410 <vUART_Read+0xcc>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b03      	cmp	r3, #3
 800135a:	d852      	bhi.n	8001402 <vUART_Read+0xbe>
 800135c:	a201      	add	r2, pc, #4	@ (adr r2, 8001364 <vUART_Read+0x20>)
 800135e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001362:	bf00      	nop
 8001364:	08001375 	.word	0x08001375
 8001368:	08001397 	.word	0x08001397
 800136c:	080013b9 	.word	0x080013b9
 8001370:	080013db 	.word	0x080013db
			case CAR:
  				len = read_Hreg(&CAR_STA, read_TxFrame[0]);
 8001374:	4927      	ldr	r1, [pc, #156]	@ (8001414 <vUART_Read+0xd0>)
 8001376:	4828      	ldr	r0, [pc, #160]	@ (8001418 <vUART_Read+0xd4>)
 8001378:	f7ff f9ab 	bl	80006d2 <read_Hreg>
 800137c:	4603      	mov	r3, r0
 800137e:	73fb      	strb	r3, [r7, #15]
  				HAL_UART_Transmit(&huart1, read_TxFrame[0], len, RESPONSE_TIMEOUT);
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	b29a      	uxth	r2, r3
 8001384:	2314      	movs	r3, #20
 8001386:	4923      	ldr	r1, [pc, #140]	@ (8001414 <vUART_Read+0xd0>)
 8001388:	4824      	ldr	r0, [pc, #144]	@ (800141c <vUART_Read+0xd8>)
 800138a:	f001 ff79 	bl	8003280 <HAL_UART_Transmit>
				read_state = HALL;
 800138e:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <vUART_Read+0xcc>)
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
				break;
 8001394:	e035      	b.n	8001402 <vUART_Read+0xbe>

			case HALL:
				len = read_Hreg(&HALL_STA, read_TxFrame[1]);
 8001396:	4922      	ldr	r1, [pc, #136]	@ (8001420 <vUART_Read+0xdc>)
 8001398:	4822      	ldr	r0, [pc, #136]	@ (8001424 <vUART_Read+0xe0>)
 800139a:	f7ff f99a 	bl	80006d2 <read_Hreg>
 800139e:	4603      	mov	r3, r0
 80013a0:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[1], len, RESPONSE_TIMEOUT);
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	2314      	movs	r3, #20
 80013a8:	491d      	ldr	r1, [pc, #116]	@ (8001420 <vUART_Read+0xdc>)
 80013aa:	481c      	ldr	r0, [pc, #112]	@ (800141c <vUART_Read+0xd8>)
 80013ac:	f001 ff68 	bl	8003280 <HAL_UART_Transmit>
				read_state = MQTT;
 80013b0:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <vUART_Read+0xcc>)
 80013b2:	2202      	movs	r2, #2
 80013b4:	701a      	strb	r2, [r3, #0]
				break;
 80013b6:	e024      	b.n	8001402 <vUART_Read+0xbe>
			case MQTT:
				len = read_Hreg(&MQTT_STA, read_TxFrame[2]);
 80013b8:	491b      	ldr	r1, [pc, #108]	@ (8001428 <vUART_Read+0xe4>)
 80013ba:	481c      	ldr	r0, [pc, #112]	@ (800142c <vUART_Read+0xe8>)
 80013bc:	f7ff f989 	bl	80006d2 <read_Hreg>
 80013c0:	4603      	mov	r3, r0
 80013c2:	73fb      	strb	r3, [r7, #15]
  				HAL_UART_Transmit(&huart1, read_TxFrame[2], len, RESPONSE_TIMEOUT);
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	2314      	movs	r3, #20
 80013ca:	4917      	ldr	r1, [pc, #92]	@ (8001428 <vUART_Read+0xe4>)
 80013cc:	4813      	ldr	r0, [pc, #76]	@ (800141c <vUART_Read+0xd8>)
 80013ce:	f001 ff57 	bl	8003280 <HAL_UART_Transmit>
				read_state = DRIVER;
 80013d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <vUART_Read+0xcc>)
 80013d4:	2203      	movs	r2, #3
 80013d6:	701a      	strb	r2, [r3, #0]
				break;
 80013d8:	e013      	b.n	8001402 <vUART_Read+0xbe>

			case DRIVER:
				len = read_Hreg(&SERVO_DRIVER, read_TxFrame[3]);
 80013da:	4915      	ldr	r1, [pc, #84]	@ (8001430 <vUART_Read+0xec>)
 80013dc:	4815      	ldr	r0, [pc, #84]	@ (8001434 <vUART_Read+0xf0>)
 80013de:	f7ff f978 	bl	80006d2 <read_Hreg>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]
  				HAL_UART_Transmit(&huart1, read_TxFrame[3], len, RESPONSE_TIMEOUT);
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	2314      	movs	r3, #20
 80013ec:	4910      	ldr	r1, [pc, #64]	@ (8001430 <vUART_Read+0xec>)
 80013ee:	480b      	ldr	r0, [pc, #44]	@ (800141c <vUART_Read+0xd8>)
 80013f0:	f001 ff46 	bl	8003280 <HAL_UART_Transmit>
				read_state = CAR;
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <vUART_Read+0xcc>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
				mbState = WRITE;
 80013fa:	4b04      	ldr	r3, [pc, #16]	@ (800140c <vUART_Read+0xc8>)
 80013fc:	2201      	movs	r2, #1
 80013fe:	701a      	strb	r2, [r3, #0]
				break;
 8001400:	bf00      	nop
			}
		}
		vTaskDelay(pdMS_TO_TICKS(20));
 8001402:	2014      	movs	r0, #20
 8001404:	f004 fb34 	bl	8005a70 <vTaskDelay>
		if(mbState == READ){
 8001408:	e7a0      	b.n	800134c <vUART_Read+0x8>
 800140a:	bf00      	nop
 800140c:	200000f6 	.word	0x200000f6
 8001410:	20000e48 	.word	0x20000e48
 8001414:	200001c8 	.word	0x200001c8
 8001418:	20000000 	.word	0x20000000
 800141c:	200000f8 	.word	0x200000f8
 8001420:	200001e8 	.word	0x200001e8
 8001424:	2000000c 	.word	0x2000000c
 8001428:	20000208 	.word	0x20000208
 800142c:	20000018 	.word	0x20000018
 8001430:	20000228 	.word	0x20000228
 8001434:	20000024 	.word	0x20000024

08001438 <vProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vProcess */
void vProcess(void *argument)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b09e      	sub	sp, #120	@ 0x78
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vProcess */
  /* Infinite loop */
  transitReq request;
  uint16_t hall_calling_UP[16] = {0};
 8001440:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001444:	2220      	movs	r2, #32
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f006 f9e5 	bl	8007818 <memset>
  int hall_calling_DW[16] = {0};
 800144e:	f107 0308 	add.w	r3, r7, #8
 8001452:	2240      	movs	r2, #64	@ 0x40
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f006 f9de 	bl	8007818 <memset>
  //int car_aiming[16] = {0};
  for(;;)
  {
      /* --- Hall UP --- */
	  uint16_t val_up = (read_RxFrame[2][5] << 8) | read_RxFrame[2][6];
 800145c:	4b38      	ldr	r3, [pc, #224]	@ (8001540 <vProcess+0x108>)
 800145e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001462:	b21b      	sxth	r3, r3
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	4b35      	ldr	r3, [pc, #212]	@ (8001540 <vProcess+0x108>)
 800146a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800146e:	b21b      	sxth	r3, r3
 8001470:	4313      	orrs	r3, r2
 8001472:	b21b      	sxth	r3, r3
 8001474:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
      extractBits(val_up, hall_calling_UP, cabin_1.max_fl);
 8001478:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800147c:	4a31      	ldr	r2, [pc, #196]	@ (8001544 <vProcess+0x10c>)
 800147e:	7812      	ldrb	r2, [r2, #0]
 8001480:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff f900 	bl	800068a <extractBits>

      /* --- Hall DOWN --- */
      uint16_t val_dw = (read_RxFrame[2][7] << 8) | read_RxFrame[2][8];
 800148a:	4b2d      	ldr	r3, [pc, #180]	@ (8001540 <vProcess+0x108>)
 800148c:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8001490:	b21b      	sxth	r3, r3
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	b21a      	sxth	r2, r3
 8001496:	4b2a      	ldr	r3, [pc, #168]	@ (8001540 <vProcess+0x108>)
 8001498:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800149c:	b21b      	sxth	r3, r3
 800149e:	4313      	orrs	r3, r2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
      extractBits(val_dw, hall_calling_DW, cabin_1.max_fl);
 80014a6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80014aa:	4a26      	ldr	r2, [pc, #152]	@ (8001544 <vProcess+0x10c>)
 80014ac:	7812      	ldrb	r2, [r2, #0]
 80014ae:	f107 0108 	add.w	r1, r7, #8
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f8e9 	bl	800068a <extractBits>

      /* --- Car Aiming --- */
      val_car = (read_RxFrame[1][5] << 8) | read_RxFrame[1][6];
 80014b8:	4b21      	ldr	r3, [pc, #132]	@ (8001540 <vProcess+0x108>)
 80014ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014be:	021b      	lsls	r3, r3, #8
 80014c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001540 <vProcess+0x108>)
 80014c2:	f892 2026 	ldrb.w	r2, [r2, #38]	@ 0x26
 80014c6:	4313      	orrs	r3, r2
 80014c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001548 <vProcess+0x110>)
 80014ca:	6013      	str	r3, [r2, #0]
      extractBits(val_car, car_aiming, cabin_1.max_fl);
 80014cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001548 <vProcess+0x110>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001544 <vProcess+0x10c>)
 80014d2:	7812      	ldrb	r2, [r2, #0]
 80014d4:	491d      	ldr	r1, [pc, #116]	@ (800154c <vProcess+0x114>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f8d7 	bl	800068a <extractBits>
//				 xQueueSend(xServe_QueueHandle, &request, 0);
//			 }
//		 }
//	  }
//
	  if(car_aiming[0] == 1){
 80014dc:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <vProcess+0x114>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d128      	bne.n	8001536 <vProcess+0xfe>
		 for(int i = 1; i<=8; i++){
 80014e4:	2301      	movs	r3, #1
 80014e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80014e8:	e022      	b.n	8001530 <vProcess+0xf8>
			 if(car_aiming[i] == 1){
 80014ea:	4a18      	ldr	r2, [pc, #96]	@ (800154c <vProcess+0x114>)
 80014ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d119      	bne.n	800152a <vProcess+0xf2>
				 request.target = i;
 80014f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
				 request.dir = DIR(cabin_1.pos, i); //macro
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <vProcess+0x10c>)
 8001500:	789b      	ldrb	r3, [r3, #2]
 8001502:	461a      	mov	r2, r3
 8001504:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001506:	4293      	cmp	r3, r2
 8001508:	da01      	bge.n	800150e <vProcess+0xd6>
 800150a:	2302      	movs	r3, #2
 800150c:	e000      	b.n	8001510 <vProcess+0xd8>
 800150e:	2301      	movs	r3, #1
 8001510:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
				 request.requestBy = CABIN;
 8001514:	2301      	movs	r3, #1
 8001516:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
				 xQueueSend(xServe_QueueHandle, &request, 0);
 800151a:	4b0d      	ldr	r3, [pc, #52]	@ (8001550 <vProcess+0x118>)
 800151c:	6818      	ldr	r0, [r3, #0]
 800151e:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8001522:	2300      	movs	r3, #0
 8001524:	2200      	movs	r2, #0
 8001526:	f003 fb3d 	bl	8004ba4 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 800152a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800152c:	3301      	adds	r3, #1
 800152e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001530:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001532:	2b08      	cmp	r3, #8
 8001534:	ddd9      	ble.n	80014ea <vProcess+0xb2>
			 }
		 }
	  }

	vTaskDelay(pdMS_TO_TICKS(10));
 8001536:	200a      	movs	r0, #10
 8001538:	f004 fa9a 	bl	8005a70 <vTaskDelay>
  {
 800153c:	e78e      	b.n	800145c <vProcess+0x24>
 800153e:	bf00      	nop
 8001540:	200009c8 	.word	0x200009c8
 8001544:	20000030 	.word	0x20000030
 8001548:	20000e8c 	.word	0x20000e8c
 800154c:	20000e4c 	.word	0x20000e4c
 8001550:	20000e94 	.word	0x20000e94

08001554 <vStartTransit>:
  /* USER CODE END vProcess */
}

/* vStartTransit function */
void vStartTransit(void *argument)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vStartTransit */
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(xQueueSem, &xHigherPriorityTaskWoken);
 8001560:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <vStartTransit+0x3c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f107 020c 	add.w	r2, r7, #12
 8001568:	4611      	mov	r1, r2
 800156a:	4618      	mov	r0, r3
 800156c:	f003 fcba 	bl	8004ee4 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d007      	beq.n	8001586 <vStartTransit+0x32>
 8001576:	4b07      	ldr	r3, [pc, #28]	@ (8001594 <vStartTransit+0x40>)
 8001578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	f3bf 8f4f 	dsb	sy
 8001582:	f3bf 8f6f 	isb	sy
  /* USER CODE END vStartTransit */
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000e98 	.word	0x20000e98
 8001594:	e000ed04 	.word	0xe000ed04

08001598 <vReach>:

/* vReach function */
void vReach(void *argument)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vReach */
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(xTransitDoneSem, &xHigherPriorityTaskWoken);
 80015a4:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <vReach+0x3c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f107 020c 	add.w	r2, r7, #12
 80015ac:	4611      	mov	r1, r2
 80015ae:	4618      	mov	r0, r3
 80015b0:	f003 fc98 	bl	8004ee4 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d007      	beq.n	80015ca <vReach+0x32>
 80015ba:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <vReach+0x40>)
 80015bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	f3bf 8f4f 	dsb	sy
 80015c6:	f3bf 8f6f 	isb	sy
  /* USER CODE END vReach */
}
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000ea4 	.word	0x20000ea4
 80015d8:	e000ed04 	.word	0xe000ed04

080015dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d101      	bne.n	80015f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80015ee:	f000 f9ff 	bl	80019f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40001000 	.word	0x40001000

08001600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001604:	b672      	cpsid	i
}
 8001606:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <Error_Handler+0x8>

0800160c <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8001618:	23ff      	movs	r3, #255	@ 0xff
 800161a:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800161c:	23ff      	movs	r3, #255	@ 0xff
 800161e:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8001620:	e013      	b.n	800164a <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	607a      	str	r2, [r7, #4]
 8001628:	781a      	ldrb	r2, [r3, #0]
 800162a:	7bbb      	ldrb	r3, [r7, #14]
 800162c:	4053      	eors	r3, r2
 800162e:	b2db      	uxtb	r3, r3
 8001630:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8001632:	4a10      	ldr	r2, [pc, #64]	@ (8001674 <crc16+0x68>)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	4413      	add	r3, r2
 8001638:	781a      	ldrb	r2, [r3, #0]
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	4053      	eors	r3, r2
 800163e:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8001640:	4a0d      	ldr	r2, [pc, #52]	@ (8001678 <crc16+0x6c>)
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	4413      	add	r3, r2
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800164a:	887b      	ldrh	r3, [r7, #2]
 800164c:	1e5a      	subs	r2, r3, #1
 800164e:	807a      	strh	r2, [r7, #2]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1e6      	bne.n	8001622 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8001654:	7bfb      	ldrb	r3, [r7, #15]
 8001656:	b21b      	sxth	r3, r3
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	b21a      	sxth	r2, r3
 800165c:	7bbb      	ldrb	r3, [r7, #14]
 800165e:	b21b      	sxth	r3, r3
 8001660:	4313      	orrs	r3, r2
 8001662:	b21b      	sxth	r3, r3
 8001664:	b29b      	uxth	r3, r3
}
 8001666:	4618      	mov	r0, r3
 8001668:	3714      	adds	r7, #20
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	08007b94 	.word	0x08007b94
 8001678:	08007c94 	.word	0x08007c94

0800167c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <HAL_MspInit+0x54>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168a:	4a11      	ldr	r2, [pc, #68]	@ (80016d0 <HAL_MspInit+0x54>)
 800168c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001690:	6453      	str	r3, [r2, #68]	@ 0x44
 8001692:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <HAL_MspInit+0x54>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <HAL_MspInit+0x54>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a6:	4a0a      	ldr	r2, [pc, #40]	@ (80016d0 <HAL_MspInit+0x54>)
 80016a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ae:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <HAL_MspInit+0x54>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	603b      	str	r3, [r7, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	210f      	movs	r1, #15
 80016be:	f06f 0001 	mvn.w	r0, #1
 80016c2:	f000 fa6d 	bl	8001ba0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800

080016d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08c      	sub	sp, #48	@ 0x30
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016dc:	f107 031c 	add.w	r3, r7, #28
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a36      	ldr	r2, [pc, #216]	@ (80017cc <HAL_UART_MspInit+0xf8>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d135      	bne.n	8001762 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	61bb      	str	r3, [r7, #24]
 80016fa:	4b35      	ldr	r3, [pc, #212]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	4a34      	ldr	r2, [pc, #208]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001700:	f043 0310 	orr.w	r3, r3, #16
 8001704:	6453      	str	r3, [r2, #68]	@ 0x44
 8001706:	4b32      	ldr	r3, [pc, #200]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170a:	f003 0310 	and.w	r3, r3, #16
 800170e:	61bb      	str	r3, [r7, #24]
 8001710:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	4b2e      	ldr	r3, [pc, #184]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a2d      	ldr	r2, [pc, #180]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b2b      	ldr	r3, [pc, #172]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800172e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	2302      	movs	r3, #2
 8001736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001740:	2307      	movs	r3, #7
 8001742:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	4619      	mov	r1, r3
 800174a:	4822      	ldr	r0, [pc, #136]	@ (80017d4 <HAL_UART_MspInit+0x100>)
 800174c:	f000 fae4 	bl	8001d18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	2105      	movs	r1, #5
 8001754:	2025      	movs	r0, #37	@ 0x25
 8001756:	f000 fa23 	bl	8001ba0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800175a:	2025      	movs	r0, #37	@ 0x25
 800175c:	f000 fa3c 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001760:	e030      	b.n	80017c4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a1c      	ldr	r2, [pc, #112]	@ (80017d8 <HAL_UART_MspInit+0x104>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d12b      	bne.n	80017c4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800176c:	2300      	movs	r3, #0
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	4b17      	ldr	r3, [pc, #92]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001774:	4a16      	ldr	r2, [pc, #88]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800177a:	6413      	str	r3, [r2, #64]	@ 0x40
 800177c:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001784:	613b      	str	r3, [r7, #16]
 8001786:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	4b10      	ldr	r3, [pc, #64]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 800178e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001790:	4a0f      	ldr	r2, [pc, #60]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 8001792:	f043 0301 	orr.w	r3, r3, #1
 8001796:	6313      	str	r3, [r2, #48]	@ 0x30
 8001798:	4b0d      	ldr	r3, [pc, #52]	@ (80017d0 <HAL_UART_MspInit+0xfc>)
 800179a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017a4:	230c      	movs	r3, #12
 80017a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b0:	2303      	movs	r3, #3
 80017b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017b4:	2307      	movs	r3, #7
 80017b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b8:	f107 031c 	add.w	r3, r7, #28
 80017bc:	4619      	mov	r1, r3
 80017be:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <HAL_UART_MspInit+0x100>)
 80017c0:	f000 faaa 	bl	8001d18 <HAL_GPIO_Init>
}
 80017c4:	bf00      	nop
 80017c6:	3730      	adds	r7, #48	@ 0x30
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40011000 	.word	0x40011000
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40004400 	.word	0x40004400

080017dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08e      	sub	sp, #56	@ 0x38
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017ec:	2300      	movs	r3, #0
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	4b33      	ldr	r3, [pc, #204]	@ (80018c0 <HAL_InitTick+0xe4>)
 80017f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f4:	4a32      	ldr	r2, [pc, #200]	@ (80018c0 <HAL_InitTick+0xe4>)
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fc:	4b30      	ldr	r3, [pc, #192]	@ (80018c0 <HAL_InitTick+0xe4>)
 80017fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001800:	f003 0310 	and.w	r3, r3, #16
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001808:	f107 0210 	add.w	r2, r7, #16
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f000 fd48 	bl	80022a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001818:	6a3b      	ldr	r3, [r7, #32]
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800181c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800181e:	2b00      	cmp	r3, #0
 8001820:	d103      	bne.n	800182a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001822:	f000 fd19 	bl	8002258 <HAL_RCC_GetPCLK1Freq>
 8001826:	6378      	str	r0, [r7, #52]	@ 0x34
 8001828:	e004      	b.n	8001834 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800182a:	f000 fd15 	bl	8002258 <HAL_RCC_GetPCLK1Freq>
 800182e:	4603      	mov	r3, r0
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001836:	4a23      	ldr	r2, [pc, #140]	@ (80018c4 <HAL_InitTick+0xe8>)
 8001838:	fba2 2303 	umull	r2, r3, r2, r3
 800183c:	0c9b      	lsrs	r3, r3, #18
 800183e:	3b01      	subs	r3, #1
 8001840:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001842:	4b21      	ldr	r3, [pc, #132]	@ (80018c8 <HAL_InitTick+0xec>)
 8001844:	4a21      	ldr	r2, [pc, #132]	@ (80018cc <HAL_InitTick+0xf0>)
 8001846:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001848:	4b1f      	ldr	r3, [pc, #124]	@ (80018c8 <HAL_InitTick+0xec>)
 800184a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800184e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001850:	4a1d      	ldr	r2, [pc, #116]	@ (80018c8 <HAL_InitTick+0xec>)
 8001852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001854:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001856:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <HAL_InitTick+0xec>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185c:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <HAL_InitTick+0xec>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001862:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <HAL_InitTick+0xec>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001868:	4817      	ldr	r0, [pc, #92]	@ (80018c8 <HAL_InitTick+0xec>)
 800186a:	f001 fa1d 	bl	8002ca8 <HAL_TIM_Base_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001874:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001878:	2b00      	cmp	r3, #0
 800187a:	d11b      	bne.n	80018b4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800187c:	4812      	ldr	r0, [pc, #72]	@ (80018c8 <HAL_InitTick+0xec>)
 800187e:	f001 fa6d 	bl	8002d5c <HAL_TIM_Base_Start_IT>
 8001882:	4603      	mov	r3, r0
 8001884:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001888:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800188c:	2b00      	cmp	r3, #0
 800188e:	d111      	bne.n	80018b4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001890:	2036      	movs	r0, #54	@ 0x36
 8001892:	f000 f9a1 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b0f      	cmp	r3, #15
 800189a:	d808      	bhi.n	80018ae <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800189c:	2200      	movs	r2, #0
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	2036      	movs	r0, #54	@ 0x36
 80018a2:	f000 f97d 	bl	8001ba0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018a6:	4a0a      	ldr	r2, [pc, #40]	@ (80018d0 <HAL_InitTick+0xf4>)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	e002      	b.n	80018b4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3738      	adds	r7, #56	@ 0x38
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40023800 	.word	0x40023800
 80018c4:	431bde83 	.word	0x431bde83
 80018c8:	20000eac 	.word	0x20000eac
 80018cc:	40001000 	.word	0x40001000
 80018d0:	20000038 	.word	0x20000038

080018d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <NMI_Handler+0x4>

080018dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <HardFault_Handler+0x4>

080018e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <MemManage_Handler+0x4>

080018ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <BusFault_Handler+0x4>

080018f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <UsageFault_Handler+0x4>

080018fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
	...

0800190c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001910:	4802      	ldr	r0, [pc, #8]	@ (800191c <USART1_IRQHandler+0x10>)
 8001912:	f001 fd9d 	bl	8003450 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200000f8 	.word	0x200000f8

08001920 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001924:	4802      	ldr	r0, [pc, #8]	@ (8001930 <TIM6_DAC_IRQHandler+0x10>)
 8001926:	f001 fa89 	bl	8002e3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000eac 	.word	0x20000eac

08001934 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <SystemInit+0x20>)
 800193a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800193e:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <SystemInit+0x20>)
 8001940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001958:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001990 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800195c:	f7ff ffea 	bl	8001934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001960:	480c      	ldr	r0, [pc, #48]	@ (8001994 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001962:	490d      	ldr	r1, [pc, #52]	@ (8001998 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001964:	4a0d      	ldr	r2, [pc, #52]	@ (800199c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001968:	e002      	b.n	8001970 <LoopCopyDataInit>

0800196a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800196c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800196e:	3304      	adds	r3, #4

08001970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001974:	d3f9      	bcc.n	800196a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001976:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001978:	4c0a      	ldr	r4, [pc, #40]	@ (80019a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800197a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800197c:	e001      	b.n	8001982 <LoopFillZerobss>

0800197e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800197e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001980:	3204      	adds	r2, #4

08001982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001984:	d3fb      	bcc.n	800197e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001986:	f005 ffad 	bl	80078e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800198a:	f7ff f88f 	bl	8000aac <main>
  bx  lr    
 800198e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001990:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001998:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800199c:	08007dbc 	.word	0x08007dbc
  ldr r2, =_sbss
 80019a0:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80019a4:	20005a20 	.word	0x20005a20

080019a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019a8:	e7fe      	b.n	80019a8 <ADC_IRQHandler>
	...

080019ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019b0:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <HAL_Init+0x40>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0d      	ldr	r2, [pc, #52]	@ (80019ec <HAL_Init+0x40>)
 80019b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0a      	ldr	r2, [pc, #40]	@ (80019ec <HAL_Init+0x40>)
 80019c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c8:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <HAL_Init+0x40>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a07      	ldr	r2, [pc, #28]	@ (80019ec <HAL_Init+0x40>)
 80019ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d4:	2003      	movs	r0, #3
 80019d6:	f000 f8d8 	bl	8001b8a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019da:	200f      	movs	r0, #15
 80019dc:	f7ff fefe 	bl	80017dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019e0:	f7ff fe4c 	bl	800167c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40023c00 	.word	0x40023c00

080019f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f4:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_IncTick+0x20>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_IncTick+0x24>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4413      	add	r3, r2
 8001a00:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <HAL_IncTick+0x24>)
 8001a02:	6013      	str	r3, [r2, #0]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	2000003c 	.word	0x2000003c
 8001a14:	20000ef4 	.word	0x20000ef4

08001a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a1c:	4b03      	ldr	r3, [pc, #12]	@ (8001a2c <HAL_GetTick+0x14>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	20000ef4 	.word	0x20000ef4

08001a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a40:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a62:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	60d3      	str	r3, [r2, #12]
}
 8001a68:	bf00      	nop
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a7c:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <__NVIC_GetPriorityGrouping+0x18>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	0a1b      	lsrs	r3, r3, #8
 8001a82:	f003 0307 	and.w	r3, r3, #7
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	db0b      	blt.n	8001abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f003 021f 	and.w	r2, r3, #31
 8001aac:	4907      	ldr	r1, [pc, #28]	@ (8001acc <__NVIC_EnableIRQ+0x38>)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	095b      	lsrs	r3, r3, #5
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000e100 	.word	0xe000e100

08001ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	6039      	str	r1, [r7, #0]
 8001ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	db0a      	blt.n	8001afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	490c      	ldr	r1, [pc, #48]	@ (8001b1c <__NVIC_SetPriority+0x4c>)
 8001aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aee:	0112      	lsls	r2, r2, #4
 8001af0:	b2d2      	uxtb	r2, r2
 8001af2:	440b      	add	r3, r1
 8001af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af8:	e00a      	b.n	8001b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4908      	ldr	r1, [pc, #32]	@ (8001b20 <__NVIC_SetPriority+0x50>)
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	3b04      	subs	r3, #4
 8001b08:	0112      	lsls	r2, r2, #4
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	761a      	strb	r2, [r3, #24]
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	e000e100 	.word	0xe000e100
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b089      	sub	sp, #36	@ 0x24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	f1c3 0307 	rsb	r3, r3, #7
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	bf28      	it	cs
 8001b42:	2304      	movcs	r3, #4
 8001b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	3304      	adds	r3, #4
 8001b4a:	2b06      	cmp	r3, #6
 8001b4c:	d902      	bls.n	8001b54 <NVIC_EncodePriority+0x30>
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3b03      	subs	r3, #3
 8001b52:	e000      	b.n	8001b56 <NVIC_EncodePriority+0x32>
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b58:	f04f 32ff 	mov.w	r2, #4294967295
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43da      	mvns	r2, r3
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	401a      	ands	r2, r3
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa01 f303 	lsl.w	r3, r1, r3
 8001b76:	43d9      	mvns	r1, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b7c:	4313      	orrs	r3, r2
         );
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3724      	adds	r7, #36	@ 0x24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ff4c 	bl	8001a30 <__NVIC_SetPriorityGrouping>
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
 8001bac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bb2:	f7ff ff61 	bl	8001a78 <__NVIC_GetPriorityGrouping>
 8001bb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	68b9      	ldr	r1, [r7, #8]
 8001bbc:	6978      	ldr	r0, [r7, #20]
 8001bbe:	f7ff ffb1 	bl	8001b24 <NVIC_EncodePriority>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc8:	4611      	mov	r1, r2
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ff80 	bl	8001ad0 <__NVIC_SetPriority>
}
 8001bd0:	bf00      	nop
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff ff54 	bl	8001a94 <__NVIC_EnableIRQ>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c00:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c02:	f7ff ff09 	bl	8001a18 <HAL_GetTick>
 8001c06:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d008      	beq.n	8001c26 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2280      	movs	r2, #128	@ 0x80
 8001c18:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e052      	b.n	8001ccc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 0216 	bic.w	r2, r2, #22
 8001c34:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	695a      	ldr	r2, [r3, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c44:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d103      	bne.n	8001c56 <HAL_DMA_Abort+0x62>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d007      	beq.n	8001c66 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0208 	bic.w	r2, r2, #8
 8001c64:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0201 	bic.w	r2, r2, #1
 8001c74:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c76:	e013      	b.n	8001ca0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c78:	f7ff fece 	bl	8001a18 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b05      	cmp	r3, #5
 8001c84:	d90c      	bls.n	8001ca0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2203      	movs	r2, #3
 8001c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e015      	b.n	8001ccc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1e4      	bne.n	8001c78 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cb2:	223f      	movs	r2, #63	@ 0x3f
 8001cb4:	409a      	lsls	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d004      	beq.n	8001cf2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2280      	movs	r2, #128	@ 0x80
 8001cec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e00c      	b.n	8001d0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2205      	movs	r2, #5
 8001cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f022 0201 	bic.w	r2, r2, #1
 8001d08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	@ 0x24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
 8001d32:	e165      	b.n	8002000 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d34:	2201      	movs	r2, #1
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	4013      	ands	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	f040 8154 	bne.w	8001ffa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d005      	beq.n	8001d6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d130      	bne.n	8001dcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	2203      	movs	r2, #3
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001da0:	2201      	movs	r2, #1
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4013      	ands	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	091b      	lsrs	r3, r3, #4
 8001db6:	f003 0201 	and.w	r2, r3, #1
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d017      	beq.n	8001e08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	2203      	movs	r2, #3
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 0303 	and.w	r3, r3, #3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d123      	bne.n	8001e5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	08da      	lsrs	r2, r3, #3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3208      	adds	r2, #8
 8001e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	f003 0307 	and.w	r3, r3, #7
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	220f      	movs	r2, #15
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	4013      	ands	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	08da      	lsrs	r2, r3, #3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	3208      	adds	r2, #8
 8001e56:	69b9      	ldr	r1, [r7, #24]
 8001e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	2203      	movs	r2, #3
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4013      	ands	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 0203 	and.w	r2, r3, #3
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f000 80ae 	beq.w	8001ffa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	4b5d      	ldr	r3, [pc, #372]	@ (8002018 <HAL_GPIO_Init+0x300>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea6:	4a5c      	ldr	r2, [pc, #368]	@ (8002018 <HAL_GPIO_Init+0x300>)
 8001ea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eae:	4b5a      	ldr	r3, [pc, #360]	@ (8002018 <HAL_GPIO_Init+0x300>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eba:	4a58      	ldr	r2, [pc, #352]	@ (800201c <HAL_GPIO_Init+0x304>)
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	089b      	lsrs	r3, r3, #2
 8001ec0:	3302      	adds	r3, #2
 8001ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	f003 0303 	and.w	r3, r3, #3
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4013      	ands	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a4f      	ldr	r2, [pc, #316]	@ (8002020 <HAL_GPIO_Init+0x308>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d025      	beq.n	8001f32 <HAL_GPIO_Init+0x21a>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4e      	ldr	r2, [pc, #312]	@ (8002024 <HAL_GPIO_Init+0x30c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d01f      	beq.n	8001f2e <HAL_GPIO_Init+0x216>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4d      	ldr	r2, [pc, #308]	@ (8002028 <HAL_GPIO_Init+0x310>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d019      	beq.n	8001f2a <HAL_GPIO_Init+0x212>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4c      	ldr	r2, [pc, #304]	@ (800202c <HAL_GPIO_Init+0x314>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d013      	beq.n	8001f26 <HAL_GPIO_Init+0x20e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4b      	ldr	r2, [pc, #300]	@ (8002030 <HAL_GPIO_Init+0x318>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d00d      	beq.n	8001f22 <HAL_GPIO_Init+0x20a>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4a      	ldr	r2, [pc, #296]	@ (8002034 <HAL_GPIO_Init+0x31c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d007      	beq.n	8001f1e <HAL_GPIO_Init+0x206>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a49      	ldr	r2, [pc, #292]	@ (8002038 <HAL_GPIO_Init+0x320>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d101      	bne.n	8001f1a <HAL_GPIO_Init+0x202>
 8001f16:	2306      	movs	r3, #6
 8001f18:	e00c      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f1a:	2307      	movs	r3, #7
 8001f1c:	e00a      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f1e:	2305      	movs	r3, #5
 8001f20:	e008      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f22:	2304      	movs	r3, #4
 8001f24:	e006      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f26:	2303      	movs	r3, #3
 8001f28:	e004      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	e002      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e000      	b.n	8001f34 <HAL_GPIO_Init+0x21c>
 8001f32:	2300      	movs	r3, #0
 8001f34:	69fa      	ldr	r2, [r7, #28]
 8001f36:	f002 0203 	and.w	r2, r2, #3
 8001f3a:	0092      	lsls	r2, r2, #2
 8001f3c:	4093      	lsls	r3, r2
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f44:	4935      	ldr	r1, [pc, #212]	@ (800201c <HAL_GPIO_Init+0x304>)
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	089b      	lsrs	r3, r3, #2
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f52:	4b3a      	ldr	r3, [pc, #232]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f76:	4a31      	ldr	r2, [pc, #196]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f7c:	4b2f      	ldr	r3, [pc, #188]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa0:	4a26      	ldr	r2, [pc, #152]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fa6:	4b25      	ldr	r3, [pc, #148]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fca:	4a1c      	ldr	r2, [pc, #112]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff4:	4a11      	ldr	r2, [pc, #68]	@ (800203c <HAL_GPIO_Init+0x324>)
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	61fb      	str	r3, [r7, #28]
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	2b0f      	cmp	r3, #15
 8002004:	f67f ae96 	bls.w	8001d34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002008:	bf00      	nop
 800200a:	bf00      	nop
 800200c:	3724      	adds	r7, #36	@ 0x24
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800
 800201c:	40013800 	.word	0x40013800
 8002020:	40020000 	.word	0x40020000
 8002024:	40020400 	.word	0x40020400
 8002028:	40020800 	.word	0x40020800
 800202c:	40020c00 	.word	0x40020c00
 8002030:	40021000 	.word	0x40021000
 8002034:	40021400 	.word	0x40021400
 8002038:	40021800 	.word	0x40021800
 800203c:	40013c00 	.word	0x40013c00

08002040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
 800204c:	4613      	mov	r3, r2
 800204e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002050:	787b      	ldrb	r3, [r7, #1]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002056:	887a      	ldrh	r2, [r7, #2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800205c:	e003      	b.n	8002066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	041a      	lsls	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0cc      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002088:	4b68      	ldr	r3, [pc, #416]	@ (800222c <HAL_RCC_ClockConfig+0x1b8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 030f 	and.w	r3, r3, #15
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d90c      	bls.n	80020b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002096:	4b65      	ldr	r3, [pc, #404]	@ (800222c <HAL_RCC_ClockConfig+0x1b8>)
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	b2d2      	uxtb	r2, r2
 800209c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209e:	4b63      	ldr	r3, [pc, #396]	@ (800222c <HAL_RCC_ClockConfig+0x1b8>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d001      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e0b8      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d020      	beq.n	80020fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c8:	4b59      	ldr	r3, [pc, #356]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	4a58      	ldr	r2, [pc, #352]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80020ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0308 	and.w	r3, r3, #8
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020e0:	4b53      	ldr	r3, [pc, #332]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	4a52      	ldr	r2, [pc, #328]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80020e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020ec:	4b50      	ldr	r3, [pc, #320]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	494d      	ldr	r1, [pc, #308]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d044      	beq.n	8002194 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d107      	bne.n	8002122 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002112:	4b47      	ldr	r3, [pc, #284]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d119      	bne.n	8002152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e07f      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b02      	cmp	r3, #2
 8002128:	d003      	beq.n	8002132 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800212e:	2b03      	cmp	r3, #3
 8002130:	d107      	bne.n	8002142 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002132:	4b3f      	ldr	r3, [pc, #252]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d109      	bne.n	8002152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e06f      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002142:	4b3b      	ldr	r3, [pc, #236]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e067      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002152:	4b37      	ldr	r3, [pc, #220]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f023 0203 	bic.w	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	4934      	ldr	r1, [pc, #208]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002160:	4313      	orrs	r3, r2
 8002162:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002164:	f7ff fc58 	bl	8001a18 <HAL_GetTick>
 8002168:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	e00a      	b.n	8002182 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800216c:	f7ff fc54 	bl	8001a18 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217a:	4293      	cmp	r3, r2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e04f      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002182:	4b2b      	ldr	r3, [pc, #172]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 020c 	and.w	r2, r3, #12
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	429a      	cmp	r2, r3
 8002192:	d1eb      	bne.n	800216c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002194:	4b25      	ldr	r3, [pc, #148]	@ (800222c <HAL_RCC_ClockConfig+0x1b8>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 030f 	and.w	r3, r3, #15
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d20c      	bcs.n	80021bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021a2:	4b22      	ldr	r3, [pc, #136]	@ (800222c <HAL_RCC_ClockConfig+0x1b8>)
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021aa:	4b20      	ldr	r3, [pc, #128]	@ (800222c <HAL_RCC_ClockConfig+0x1b8>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d001      	beq.n	80021bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e032      	b.n	8002222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d008      	beq.n	80021da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	4916      	ldr	r1, [pc, #88]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d009      	beq.n	80021fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021e6:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	490e      	ldr	r1, [pc, #56]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021fa:	f000 f887 	bl	800230c <HAL_RCC_GetSysClockFreq>
 80021fe:	4602      	mov	r2, r0
 8002200:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <HAL_RCC_ClockConfig+0x1bc>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	091b      	lsrs	r3, r3, #4
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	490a      	ldr	r1, [pc, #40]	@ (8002234 <HAL_RCC_ClockConfig+0x1c0>)
 800220c:	5ccb      	ldrb	r3, [r1, r3]
 800220e:	fa22 f303 	lsr.w	r3, r2, r3
 8002212:	4a09      	ldr	r2, [pc, #36]	@ (8002238 <HAL_RCC_ClockConfig+0x1c4>)
 8002214:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <HAL_RCC_ClockConfig+0x1c8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff fade 	bl	80017dc <HAL_InitTick>

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023c00 	.word	0x40023c00
 8002230:	40023800 	.word	0x40023800
 8002234:	08007d94 	.word	0x08007d94
 8002238:	20000034 	.word	0x20000034
 800223c:	20000038 	.word	0x20000038

08002240 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002244:	4b03      	ldr	r3, [pc, #12]	@ (8002254 <HAL_RCC_GetHCLKFreq+0x14>)
 8002246:	681b      	ldr	r3, [r3, #0]
}
 8002248:	4618      	mov	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000034 	.word	0x20000034

08002258 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800225c:	f7ff fff0 	bl	8002240 <HAL_RCC_GetHCLKFreq>
 8002260:	4602      	mov	r2, r0
 8002262:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	0a9b      	lsrs	r3, r3, #10
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	4903      	ldr	r1, [pc, #12]	@ (800227c <HAL_RCC_GetPCLK1Freq+0x24>)
 800226e:	5ccb      	ldrb	r3, [r1, r3]
 8002270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002274:	4618      	mov	r0, r3
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40023800 	.word	0x40023800
 800227c:	08007da4 	.word	0x08007da4

08002280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002284:	f7ff ffdc 	bl	8002240 <HAL_RCC_GetHCLKFreq>
 8002288:	4602      	mov	r2, r0
 800228a:	4b05      	ldr	r3, [pc, #20]	@ (80022a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	0b5b      	lsrs	r3, r3, #13
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	4903      	ldr	r1, [pc, #12]	@ (80022a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002296:	5ccb      	ldrb	r3, [r1, r3]
 8002298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800229c:	4618      	mov	r0, r3
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40023800 	.word	0x40023800
 80022a4:	08007da4 	.word	0x08007da4

080022a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	220f      	movs	r2, #15
 80022b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022b8:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <HAL_RCC_GetClockConfig+0x5c>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 0203 	and.w	r2, r3, #3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <HAL_RCC_GetClockConfig+0x5c>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <HAL_RCC_GetClockConfig+0x5c>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80022dc:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <HAL_RCC_GetClockConfig+0x5c>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	08db      	lsrs	r3, r3, #3
 80022e2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80022ea:	4b07      	ldr	r3, [pc, #28]	@ (8002308 <HAL_RCC_GetClockConfig+0x60>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 020f 	and.w	r2, r3, #15
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	601a      	str	r2, [r3, #0]
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40023800 	.word	0x40023800
 8002308:	40023c00 	.word	0x40023c00

0800230c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800230c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002310:	b0ae      	sub	sp, #184	@ 0xb8
 8002312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800231a:	2300      	movs	r3, #0
 800231c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002332:	4bcb      	ldr	r3, [pc, #812]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	2b0c      	cmp	r3, #12
 800233c:	f200 8206 	bhi.w	800274c <HAL_RCC_GetSysClockFreq+0x440>
 8002340:	a201      	add	r2, pc, #4	@ (adr r2, 8002348 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002346:	bf00      	nop
 8002348:	0800237d 	.word	0x0800237d
 800234c:	0800274d 	.word	0x0800274d
 8002350:	0800274d 	.word	0x0800274d
 8002354:	0800274d 	.word	0x0800274d
 8002358:	08002385 	.word	0x08002385
 800235c:	0800274d 	.word	0x0800274d
 8002360:	0800274d 	.word	0x0800274d
 8002364:	0800274d 	.word	0x0800274d
 8002368:	0800238d 	.word	0x0800238d
 800236c:	0800274d 	.word	0x0800274d
 8002370:	0800274d 	.word	0x0800274d
 8002374:	0800274d 	.word	0x0800274d
 8002378:	0800257d 	.word	0x0800257d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800237c:	4bb9      	ldr	r3, [pc, #740]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x358>)
 800237e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002382:	e1e7      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002384:	4bb8      	ldr	r3, [pc, #736]	@ (8002668 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002386:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800238a:	e1e3      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800238c:	4bb4      	ldr	r3, [pc, #720]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002398:	4bb1      	ldr	r3, [pc, #708]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d071      	beq.n	8002488 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023a4:	4bae      	ldr	r3, [pc, #696]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	099b      	lsrs	r3, r3, #6
 80023aa:	2200      	movs	r2, #0
 80023ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80023b0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80023b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80023c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023ca:	4622      	mov	r2, r4
 80023cc:	462b      	mov	r3, r5
 80023ce:	f04f 0000 	mov.w	r0, #0
 80023d2:	f04f 0100 	mov.w	r1, #0
 80023d6:	0159      	lsls	r1, r3, #5
 80023d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023dc:	0150      	lsls	r0, r2, #5
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	4621      	mov	r1, r4
 80023e4:	1a51      	subs	r1, r2, r1
 80023e6:	6439      	str	r1, [r7, #64]	@ 0x40
 80023e8:	4629      	mov	r1, r5
 80023ea:	eb63 0301 	sbc.w	r3, r3, r1
 80023ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80023fc:	4649      	mov	r1, r9
 80023fe:	018b      	lsls	r3, r1, #6
 8002400:	4641      	mov	r1, r8
 8002402:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002406:	4641      	mov	r1, r8
 8002408:	018a      	lsls	r2, r1, #6
 800240a:	4641      	mov	r1, r8
 800240c:	1a51      	subs	r1, r2, r1
 800240e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002410:	4649      	mov	r1, r9
 8002412:	eb63 0301 	sbc.w	r3, r3, r1
 8002416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002424:	4649      	mov	r1, r9
 8002426:	00cb      	lsls	r3, r1, #3
 8002428:	4641      	mov	r1, r8
 800242a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800242e:	4641      	mov	r1, r8
 8002430:	00ca      	lsls	r2, r1, #3
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	4603      	mov	r3, r0
 8002438:	4622      	mov	r2, r4
 800243a:	189b      	adds	r3, r3, r2
 800243c:	633b      	str	r3, [r7, #48]	@ 0x30
 800243e:	462b      	mov	r3, r5
 8002440:	460a      	mov	r2, r1
 8002442:	eb42 0303 	adc.w	r3, r2, r3
 8002446:	637b      	str	r3, [r7, #52]	@ 0x34
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002454:	4629      	mov	r1, r5
 8002456:	024b      	lsls	r3, r1, #9
 8002458:	4621      	mov	r1, r4
 800245a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800245e:	4621      	mov	r1, r4
 8002460:	024a      	lsls	r2, r1, #9
 8002462:	4610      	mov	r0, r2
 8002464:	4619      	mov	r1, r3
 8002466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800246a:	2200      	movs	r2, #0
 800246c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002470:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002474:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002478:	f7fd feca 	bl	8000210 <__aeabi_uldivmod>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4613      	mov	r3, r2
 8002482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002486:	e067      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002488:	4b75      	ldr	r3, [pc, #468]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	099b      	lsrs	r3, r3, #6
 800248e:	2200      	movs	r2, #0
 8002490:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002494:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002498:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800249c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024a2:	2300      	movs	r3, #0
 80024a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80024a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80024aa:	4622      	mov	r2, r4
 80024ac:	462b      	mov	r3, r5
 80024ae:	f04f 0000 	mov.w	r0, #0
 80024b2:	f04f 0100 	mov.w	r1, #0
 80024b6:	0159      	lsls	r1, r3, #5
 80024b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024bc:	0150      	lsls	r0, r2, #5
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4621      	mov	r1, r4
 80024c4:	1a51      	subs	r1, r2, r1
 80024c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80024c8:	4629      	mov	r1, r5
 80024ca:	eb63 0301 	sbc.w	r3, r3, r1
 80024ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80024dc:	4649      	mov	r1, r9
 80024de:	018b      	lsls	r3, r1, #6
 80024e0:	4641      	mov	r1, r8
 80024e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024e6:	4641      	mov	r1, r8
 80024e8:	018a      	lsls	r2, r1, #6
 80024ea:	4641      	mov	r1, r8
 80024ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80024f0:	4649      	mov	r1, r9
 80024f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	f04f 0300 	mov.w	r3, #0
 80024fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002502:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002506:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800250a:	4692      	mov	sl, r2
 800250c:	469b      	mov	fp, r3
 800250e:	4623      	mov	r3, r4
 8002510:	eb1a 0303 	adds.w	r3, sl, r3
 8002514:	623b      	str	r3, [r7, #32]
 8002516:	462b      	mov	r3, r5
 8002518:	eb4b 0303 	adc.w	r3, fp, r3
 800251c:	627b      	str	r3, [r7, #36]	@ 0x24
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800252a:	4629      	mov	r1, r5
 800252c:	028b      	lsls	r3, r1, #10
 800252e:	4621      	mov	r1, r4
 8002530:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002534:	4621      	mov	r1, r4
 8002536:	028a      	lsls	r2, r1, #10
 8002538:	4610      	mov	r0, r2
 800253a:	4619      	mov	r1, r3
 800253c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002540:	2200      	movs	r2, #0
 8002542:	673b      	str	r3, [r7, #112]	@ 0x70
 8002544:	677a      	str	r2, [r7, #116]	@ 0x74
 8002546:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800254a:	f7fd fe61 	bl	8000210 <__aeabi_uldivmod>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	4613      	mov	r3, r2
 8002554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002558:	4b41      	ldr	r3, [pc, #260]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	0c1b      	lsrs	r3, r3, #16
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	3301      	adds	r3, #1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800256a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800256e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002572:	fbb2 f3f3 	udiv	r3, r2, r3
 8002576:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800257a:	e0eb      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800257c:	4b38      	ldr	r3, [pc, #224]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002584:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002588:	4b35      	ldr	r3, [pc, #212]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d06b      	beq.n	800266c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002594:	4b32      	ldr	r3, [pc, #200]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	099b      	lsrs	r3, r3, #6
 800259a:	2200      	movs	r2, #0
 800259c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800259e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80025a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80025a8:	2300      	movs	r3, #0
 80025aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80025ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80025b0:	4622      	mov	r2, r4
 80025b2:	462b      	mov	r3, r5
 80025b4:	f04f 0000 	mov.w	r0, #0
 80025b8:	f04f 0100 	mov.w	r1, #0
 80025bc:	0159      	lsls	r1, r3, #5
 80025be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c2:	0150      	lsls	r0, r2, #5
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4621      	mov	r1, r4
 80025ca:	1a51      	subs	r1, r2, r1
 80025cc:	61b9      	str	r1, [r7, #24]
 80025ce:	4629      	mov	r1, r5
 80025d0:	eb63 0301 	sbc.w	r3, r3, r1
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	f04f 0300 	mov.w	r3, #0
 80025de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80025e2:	4659      	mov	r1, fp
 80025e4:	018b      	lsls	r3, r1, #6
 80025e6:	4651      	mov	r1, sl
 80025e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025ec:	4651      	mov	r1, sl
 80025ee:	018a      	lsls	r2, r1, #6
 80025f0:	4651      	mov	r1, sl
 80025f2:	ebb2 0801 	subs.w	r8, r2, r1
 80025f6:	4659      	mov	r1, fp
 80025f8:	eb63 0901 	sbc.w	r9, r3, r1
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002608:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800260c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002610:	4690      	mov	r8, r2
 8002612:	4699      	mov	r9, r3
 8002614:	4623      	mov	r3, r4
 8002616:	eb18 0303 	adds.w	r3, r8, r3
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	462b      	mov	r3, r5
 800261e:	eb49 0303 	adc.w	r3, r9, r3
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002630:	4629      	mov	r1, r5
 8002632:	024b      	lsls	r3, r1, #9
 8002634:	4621      	mov	r1, r4
 8002636:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800263a:	4621      	mov	r1, r4
 800263c:	024a      	lsls	r2, r1, #9
 800263e:	4610      	mov	r0, r2
 8002640:	4619      	mov	r1, r3
 8002642:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002646:	2200      	movs	r2, #0
 8002648:	65bb      	str	r3, [r7, #88]	@ 0x58
 800264a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800264c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002650:	f7fd fdde 	bl	8000210 <__aeabi_uldivmod>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4613      	mov	r3, r2
 800265a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800265e:	e065      	b.n	800272c <HAL_RCC_GetSysClockFreq+0x420>
 8002660:	40023800 	.word	0x40023800
 8002664:	00f42400 	.word	0x00f42400
 8002668:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800266c:	4b3d      	ldr	r3, [pc, #244]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x458>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	099b      	lsrs	r3, r3, #6
 8002672:	2200      	movs	r2, #0
 8002674:	4618      	mov	r0, r3
 8002676:	4611      	mov	r1, r2
 8002678:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800267c:	653b      	str	r3, [r7, #80]	@ 0x50
 800267e:	2300      	movs	r3, #0
 8002680:	657b      	str	r3, [r7, #84]	@ 0x54
 8002682:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002686:	4642      	mov	r2, r8
 8002688:	464b      	mov	r3, r9
 800268a:	f04f 0000 	mov.w	r0, #0
 800268e:	f04f 0100 	mov.w	r1, #0
 8002692:	0159      	lsls	r1, r3, #5
 8002694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002698:	0150      	lsls	r0, r2, #5
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4641      	mov	r1, r8
 80026a0:	1a51      	subs	r1, r2, r1
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	4649      	mov	r1, r9
 80026a6:	eb63 0301 	sbc.w	r3, r3, r1
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80026b8:	4659      	mov	r1, fp
 80026ba:	018b      	lsls	r3, r1, #6
 80026bc:	4651      	mov	r1, sl
 80026be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026c2:	4651      	mov	r1, sl
 80026c4:	018a      	lsls	r2, r1, #6
 80026c6:	4651      	mov	r1, sl
 80026c8:	1a54      	subs	r4, r2, r1
 80026ca:	4659      	mov	r1, fp
 80026cc:	eb63 0501 	sbc.w	r5, r3, r1
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	00eb      	lsls	r3, r5, #3
 80026da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026de:	00e2      	lsls	r2, r4, #3
 80026e0:	4614      	mov	r4, r2
 80026e2:	461d      	mov	r5, r3
 80026e4:	4643      	mov	r3, r8
 80026e6:	18e3      	adds	r3, r4, r3
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	464b      	mov	r3, r9
 80026ec:	eb45 0303 	adc.w	r3, r5, r3
 80026f0:	607b      	str	r3, [r7, #4]
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026fe:	4629      	mov	r1, r5
 8002700:	028b      	lsls	r3, r1, #10
 8002702:	4621      	mov	r1, r4
 8002704:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002708:	4621      	mov	r1, r4
 800270a:	028a      	lsls	r2, r1, #10
 800270c:	4610      	mov	r0, r2
 800270e:	4619      	mov	r1, r3
 8002710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002714:	2200      	movs	r2, #0
 8002716:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002718:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800271a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800271e:	f7fd fd77 	bl	8000210 <__aeabi_uldivmod>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4613      	mov	r3, r2
 8002728:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800272c:	4b0d      	ldr	r3, [pc, #52]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x458>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	0f1b      	lsrs	r3, r3, #28
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800273a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800273e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002742:	fbb2 f3f3 	udiv	r3, r2, r3
 8002746:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800274a:	e003      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x45c>)
 800274e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002752:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002754:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002758:	4618      	mov	r0, r3
 800275a:	37b8      	adds	r7, #184	@ 0xb8
 800275c:	46bd      	mov	sp, r7
 800275e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002762:	bf00      	nop
 8002764:	40023800 	.word	0x40023800
 8002768:	00f42400 	.word	0x00f42400

0800276c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e28d      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 8083 	beq.w	8002892 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800278c:	4b94      	ldr	r3, [pc, #592]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 030c 	and.w	r3, r3, #12
 8002794:	2b04      	cmp	r3, #4
 8002796:	d019      	beq.n	80027cc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002798:	4b91      	ldr	r3, [pc, #580]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 030c 	and.w	r3, r3, #12
        || \
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d106      	bne.n	80027b2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027a4:	4b8e      	ldr	r3, [pc, #568]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b0:	d00c      	beq.n	80027cc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b2:	4b8b      	ldr	r3, [pc, #556]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027ba:	2b0c      	cmp	r3, #12
 80027bc:	d112      	bne.n	80027e4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027be:	4b88      	ldr	r3, [pc, #544]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027ca:	d10b      	bne.n	80027e4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027cc:	4b84      	ldr	r3, [pc, #528]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d05b      	beq.n	8002890 <HAL_RCC_OscConfig+0x124>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d157      	bne.n	8002890 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e25a      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ec:	d106      	bne.n	80027fc <HAL_RCC_OscConfig+0x90>
 80027ee:	4b7c      	ldr	r3, [pc, #496]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a7b      	ldr	r2, [pc, #492]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e01d      	b.n	8002838 <HAL_RCC_OscConfig+0xcc>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0xb4>
 8002806:	4b76      	ldr	r3, [pc, #472]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a75      	ldr	r2, [pc, #468]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800280c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b73      	ldr	r3, [pc, #460]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a72      	ldr	r2, [pc, #456]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e00b      	b.n	8002838 <HAL_RCC_OscConfig+0xcc>
 8002820:	4b6f      	ldr	r3, [pc, #444]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a6e      	ldr	r2, [pc, #440]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	4b6c      	ldr	r3, [pc, #432]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a6b      	ldr	r2, [pc, #428]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d013      	beq.n	8002868 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002840:	f7ff f8ea 	bl	8001a18 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002848:	f7ff f8e6 	bl	8001a18 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	@ 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e21f      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	4b61      	ldr	r3, [pc, #388]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0xdc>
 8002866:	e014      	b.n	8002892 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002868:	f7ff f8d6 	bl	8001a18 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002870:	f7ff f8d2 	bl	8001a18 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	@ 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e20b      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002882:	4b57      	ldr	r3, [pc, #348]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x104>
 800288e:	e000      	b.n	8002892 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d06f      	beq.n	800297e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800289e:	4b50      	ldr	r3, [pc, #320]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 030c 	and.w	r3, r3, #12
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d017      	beq.n	80028da <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028aa:	4b4d      	ldr	r3, [pc, #308]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 030c 	and.w	r3, r3, #12
        || \
 80028b2:	2b08      	cmp	r3, #8
 80028b4:	d105      	bne.n	80028c2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028b6:	4b4a      	ldr	r3, [pc, #296]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00b      	beq.n	80028da <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028c2:	4b47      	ldr	r3, [pc, #284]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028ca:	2b0c      	cmp	r3, #12
 80028cc:	d11c      	bne.n	8002908 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ce:	4b44      	ldr	r3, [pc, #272]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d116      	bne.n	8002908 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028da:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d005      	beq.n	80028f2 <HAL_RCC_OscConfig+0x186>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d001      	beq.n	80028f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e1d3      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f2:	4b3b      	ldr	r3, [pc, #236]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	4937      	ldr	r1, [pc, #220]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002902:	4313      	orrs	r3, r2
 8002904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002906:	e03a      	b.n	800297e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d020      	beq.n	8002952 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002910:	4b34      	ldr	r3, [pc, #208]	@ (80029e4 <HAL_RCC_OscConfig+0x278>)
 8002912:	2201      	movs	r2, #1
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002916:	f7ff f87f 	bl	8001a18 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291e:	f7ff f87b 	bl	8001a18 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e1b4      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002930:	4b2b      	ldr	r3, [pc, #172]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293c:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4925      	ldr	r1, [pc, #148]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800294c:	4313      	orrs	r3, r2
 800294e:	600b      	str	r3, [r1, #0]
 8002950:	e015      	b.n	800297e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002952:	4b24      	ldr	r3, [pc, #144]	@ (80029e4 <HAL_RCC_OscConfig+0x278>)
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7ff f85e 	bl	8001a18 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002960:	f7ff f85a 	bl	8001a18 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e193      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002972:	4b1b      	ldr	r3, [pc, #108]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d036      	beq.n	80029f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d016      	beq.n	80029c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002992:	4b15      	ldr	r3, [pc, #84]	@ (80029e8 <HAL_RCC_OscConfig+0x27c>)
 8002994:	2201      	movs	r2, #1
 8002996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002998:	f7ff f83e 	bl	8001a18 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a0:	f7ff f83a 	bl	8001a18 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e173      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b2:	4b0b      	ldr	r3, [pc, #44]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80029b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCC_OscConfig+0x234>
 80029be:	e01b      	b.n	80029f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <HAL_RCC_OscConfig+0x27c>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c6:	f7ff f827 	bl	8001a18 <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029cc:	e00e      	b.n	80029ec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ce:	f7ff f823 	bl	8001a18 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d907      	bls.n	80029ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e15c      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
 80029e0:	40023800 	.word	0x40023800
 80029e4:	42470000 	.word	0x42470000
 80029e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ec:	4b8a      	ldr	r3, [pc, #552]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 80029ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1ea      	bne.n	80029ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8097 	beq.w	8002b34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a06:	2300      	movs	r3, #0
 8002a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0a:	4b83      	ldr	r3, [pc, #524]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d10f      	bne.n	8002a36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a26:	4b7c      	ldr	r3, [pc, #496]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a32:	2301      	movs	r3, #1
 8002a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a36:	4b79      	ldr	r3, [pc, #484]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d118      	bne.n	8002a74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a42:	4b76      	ldr	r3, [pc, #472]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a75      	ldr	r2, [pc, #468]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4e:	f7fe ffe3 	bl	8001a18 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a56:	f7fe ffdf 	bl	8001a18 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e118      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a68:	4b6c      	ldr	r3, [pc, #432]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x31e>
 8002a7c:	4b66      	ldr	r3, [pc, #408]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a80:	4a65      	ldr	r2, [pc, #404]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a88:	e01c      	b.n	8002ac4 <HAL_RCC_OscConfig+0x358>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	2b05      	cmp	r3, #5
 8002a90:	d10c      	bne.n	8002aac <HAL_RCC_OscConfig+0x340>
 8002a92:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a96:	4a60      	ldr	r2, [pc, #384]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a98:	f043 0304 	orr.w	r3, r3, #4
 8002a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a9e:	4b5e      	ldr	r3, [pc, #376]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa2:	4a5d      	ldr	r2, [pc, #372]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aaa:	e00b      	b.n	8002ac4 <HAL_RCC_OscConfig+0x358>
 8002aac:	4b5a      	ldr	r3, [pc, #360]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab0:	4a59      	ldr	r2, [pc, #356]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002ab2:	f023 0301 	bic.w	r3, r3, #1
 8002ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab8:	4b57      	ldr	r3, [pc, #348]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002abc:	4a56      	ldr	r2, [pc, #344]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002abe:	f023 0304 	bic.w	r3, r3, #4
 8002ac2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d015      	beq.n	8002af8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002acc:	f7fe ffa4 	bl	8001a18 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad2:	e00a      	b.n	8002aea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad4:	f7fe ffa0 	bl	8001a18 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e0d7      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aea:	4b4b      	ldr	r3, [pc, #300]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0ee      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x368>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af8:	f7fe ff8e 	bl	8001a18 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002afe:	e00a      	b.n	8002b16 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b00:	f7fe ff8a 	bl	8001a18 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e0c1      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b16:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1ee      	bne.n	8002b00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b22:	7dfb      	ldrb	r3, [r7, #23]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d105      	bne.n	8002b34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b28:	4b3b      	ldr	r3, [pc, #236]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2c:	4a3a      	ldr	r2, [pc, #232]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80ad 	beq.w	8002c98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b3e:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b08      	cmp	r3, #8
 8002b48:	d060      	beq.n	8002c0c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d145      	bne.n	8002bde <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b52:	4b33      	ldr	r3, [pc, #204]	@ (8002c20 <HAL_RCC_OscConfig+0x4b4>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe ff5e 	bl	8001a18 <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe ff5a 	bl	8001a18 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e093      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f0      	bne.n	8002b60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69da      	ldr	r2, [r3, #28]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8c:	019b      	lsls	r3, r3, #6
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b94:	085b      	lsrs	r3, r3, #1
 8002b96:	3b01      	subs	r3, #1
 8002b98:	041b      	lsls	r3, r3, #16
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba0:	061b      	lsls	r3, r3, #24
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba8:	071b      	lsls	r3, r3, #28
 8002baa:	491b      	ldr	r1, [pc, #108]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c20 <HAL_RCC_OscConfig+0x4b4>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7fe ff2f 	bl	8001a18 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bbe:	f7fe ff2b 	bl	8001a18 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e064      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd0:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x452>
 8002bdc:	e05c      	b.n	8002c98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bde:	4b10      	ldr	r3, [pc, #64]	@ (8002c20 <HAL_RCC_OscConfig+0x4b4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be4:	f7fe ff18 	bl	8001a18 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe ff14 	bl	8001a18 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e04d      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfe:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x480>
 8002c0a:	e045      	b.n	8002c98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d107      	bne.n	8002c24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e040      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	40007000 	.word	0x40007000
 8002c20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca4 <HAL_RCC_OscConfig+0x538>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d030      	beq.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d129      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d122      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c54:	4013      	ands	r3, r2
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d119      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6a:	085b      	lsrs	r3, r3, #1
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d10f      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d107      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d001      	beq.n	8002c98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800

08002ca8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e041      	b.n	8002d3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f839 	bl	8002d46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	4610      	mov	r0, r2
 8002ce8:	f000 f9c0 	bl	800306c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
	...

08002d5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d001      	beq.n	8002d74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e04e      	b.n	8002e12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a23      	ldr	r2, [pc, #140]	@ (8002e20 <HAL_TIM_Base_Start_IT+0xc4>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d022      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d9e:	d01d      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a1f      	ldr	r2, [pc, #124]	@ (8002e24 <HAL_TIM_Base_Start_IT+0xc8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d018      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a1e      	ldr	r2, [pc, #120]	@ (8002e28 <HAL_TIM_Base_Start_IT+0xcc>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d013      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a1c      	ldr	r2, [pc, #112]	@ (8002e2c <HAL_TIM_Base_Start_IT+0xd0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d00e      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a1b      	ldr	r2, [pc, #108]	@ (8002e30 <HAL_TIM_Base_Start_IT+0xd4>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d009      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a19      	ldr	r2, [pc, #100]	@ (8002e34 <HAL_TIM_Base_Start_IT+0xd8>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d004      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x80>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a18      	ldr	r2, [pc, #96]	@ (8002e38 <HAL_TIM_Base_Start_IT+0xdc>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d111      	bne.n	8002e00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b06      	cmp	r3, #6
 8002dec:	d010      	beq.n	8002e10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0201 	orr.w	r2, r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfe:	e007      	b.n	8002e10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40010000 	.word	0x40010000
 8002e24:	40000400 	.word	0x40000400
 8002e28:	40000800 	.word	0x40000800
 8002e2c:	40000c00 	.word	0x40000c00
 8002e30:	40010400 	.word	0x40010400
 8002e34:	40014000 	.word	0x40014000
 8002e38:	40001800 	.word	0x40001800

08002e3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d020      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01b      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f06f 0202 	mvn.w	r2, #2
 8002e70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f8d2 	bl	8003030 <HAL_TIM_IC_CaptureCallback>
 8002e8c:	e005      	b.n	8002e9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f8c4 	bl	800301c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f8d5 	bl	8003044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d020      	beq.n	8002eec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d01b      	beq.n	8002eec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f06f 0204 	mvn.w	r2, #4
 8002ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f8ac 	bl	8003030 <HAL_TIM_IC_CaptureCallback>
 8002ed8:	e005      	b.n	8002ee6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f89e 	bl	800301c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f8af 	bl	8003044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d020      	beq.n	8002f38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f003 0308 	and.w	r3, r3, #8
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d01b      	beq.n	8002f38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f06f 0208 	mvn.w	r2, #8
 8002f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2204      	movs	r2, #4
 8002f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	f003 0303 	and.w	r3, r3, #3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d003      	beq.n	8002f26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 f886 	bl	8003030 <HAL_TIM_IC_CaptureCallback>
 8002f24:	e005      	b.n	8002f32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f878 	bl	800301c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f889 	bl	8003044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f003 0310 	and.w	r3, r3, #16
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d020      	beq.n	8002f84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f003 0310 	and.w	r3, r3, #16
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d01b      	beq.n	8002f84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f06f 0210 	mvn.w	r2, #16
 8002f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2208      	movs	r2, #8
 8002f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	69db      	ldr	r3, [r3, #28]
 8002f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f860 	bl	8003030 <HAL_TIM_IC_CaptureCallback>
 8002f70:	e005      	b.n	8002f7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 f852 	bl	800301c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f863 	bl	8003044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00c      	beq.n	8002fa8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d007      	beq.n	8002fa8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f06f 0201 	mvn.w	r2, #1
 8002fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7fe fb1a 	bl	80015dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00c      	beq.n	8002fcc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d007      	beq.n	8002fcc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 f900 	bl	80031cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00c      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d007      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 f834 	bl	8003058 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 0320 	and.w	r3, r3, #32
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00c      	beq.n	8003014 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f003 0320 	and.w	r3, r3, #32
 8003000:	2b00      	cmp	r3, #0
 8003002:	d007      	beq.n	8003014 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f06f 0220 	mvn.w	r2, #32
 800300c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f8d2 	bl	80031b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003014:	bf00      	nop
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a43      	ldr	r2, [pc, #268]	@ (800318c <TIM_Base_SetConfig+0x120>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d013      	beq.n	80030ac <TIM_Base_SetConfig+0x40>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800308a:	d00f      	beq.n	80030ac <TIM_Base_SetConfig+0x40>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a40      	ldr	r2, [pc, #256]	@ (8003190 <TIM_Base_SetConfig+0x124>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d00b      	beq.n	80030ac <TIM_Base_SetConfig+0x40>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a3f      	ldr	r2, [pc, #252]	@ (8003194 <TIM_Base_SetConfig+0x128>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d007      	beq.n	80030ac <TIM_Base_SetConfig+0x40>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a3e      	ldr	r2, [pc, #248]	@ (8003198 <TIM_Base_SetConfig+0x12c>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d003      	beq.n	80030ac <TIM_Base_SetConfig+0x40>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a3d      	ldr	r2, [pc, #244]	@ (800319c <TIM_Base_SetConfig+0x130>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d108      	bne.n	80030be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a32      	ldr	r2, [pc, #200]	@ (800318c <TIM_Base_SetConfig+0x120>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d02b      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030cc:	d027      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a2f      	ldr	r2, [pc, #188]	@ (8003190 <TIM_Base_SetConfig+0x124>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d023      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a2e      	ldr	r2, [pc, #184]	@ (8003194 <TIM_Base_SetConfig+0x128>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01f      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a2d      	ldr	r2, [pc, #180]	@ (8003198 <TIM_Base_SetConfig+0x12c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d01b      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a2c      	ldr	r2, [pc, #176]	@ (800319c <TIM_Base_SetConfig+0x130>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d017      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a2b      	ldr	r2, [pc, #172]	@ (80031a0 <TIM_Base_SetConfig+0x134>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a2a      	ldr	r2, [pc, #168]	@ (80031a4 <TIM_Base_SetConfig+0x138>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00f      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a29      	ldr	r2, [pc, #164]	@ (80031a8 <TIM_Base_SetConfig+0x13c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d00b      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a28      	ldr	r2, [pc, #160]	@ (80031ac <TIM_Base_SetConfig+0x140>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d007      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a27      	ldr	r2, [pc, #156]	@ (80031b0 <TIM_Base_SetConfig+0x144>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d003      	beq.n	800311e <TIM_Base_SetConfig+0xb2>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a26      	ldr	r2, [pc, #152]	@ (80031b4 <TIM_Base_SetConfig+0x148>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d108      	bne.n	8003130 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	4313      	orrs	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a0e      	ldr	r2, [pc, #56]	@ (800318c <TIM_Base_SetConfig+0x120>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d003      	beq.n	800315e <TIM_Base_SetConfig+0xf2>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a10      	ldr	r2, [pc, #64]	@ (800319c <TIM_Base_SetConfig+0x130>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d103      	bne.n	8003166 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	691a      	ldr	r2, [r3, #16]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f043 0204 	orr.w	r2, r3, #4
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	601a      	str	r2, [r3, #0]
}
 800317e:	bf00      	nop
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40010000 	.word	0x40010000
 8003190:	40000400 	.word	0x40000400
 8003194:	40000800 	.word	0x40000800
 8003198:	40000c00 	.word	0x40000c00
 800319c:	40010400 	.word	0x40010400
 80031a0:	40014000 	.word	0x40014000
 80031a4:	40014400 	.word	0x40014400
 80031a8:	40014800 	.word	0x40014800
 80031ac:	40001800 	.word	0x40001800
 80031b0:	40001c00 	.word	0x40001c00
 80031b4:	40002000 	.word	0x40002000

080031b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e042      	b.n	8003278 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d106      	bne.n	800320c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fe fa64 	bl	80016d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2224      	movs	r2, #36	@ 0x24
 8003210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003222:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 fe09 	bl	8003e3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003238:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	695a      	ldr	r2, [r3, #20]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003248:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003258:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2220      	movs	r2, #32
 800326c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08a      	sub	sp, #40	@ 0x28
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	603b      	str	r3, [r7, #0]
 800328c:	4613      	mov	r3, r2
 800328e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2b20      	cmp	r3, #32
 800329e:	d175      	bne.n	800338c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <HAL_UART_Transmit+0x2c>
 80032a6:	88fb      	ldrh	r3, [r7, #6]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e06e      	b.n	800338e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2221      	movs	r2, #33	@ 0x21
 80032ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032be:	f7fe fbab 	bl	8001a18 <HAL_GetTick>
 80032c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	88fa      	ldrh	r2, [r7, #6]
 80032c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	88fa      	ldrh	r2, [r7, #6]
 80032ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032d8:	d108      	bne.n	80032ec <HAL_UART_Transmit+0x6c>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d104      	bne.n	80032ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032e2:	2300      	movs	r3, #0
 80032e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	61bb      	str	r3, [r7, #24]
 80032ea:	e003      	b.n	80032f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032f0:	2300      	movs	r3, #0
 80032f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032f4:	e02e      	b.n	8003354 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2200      	movs	r2, #0
 80032fe:	2180      	movs	r1, #128	@ 0x80
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f000 fb6d 	bl	80039e0 <UART_WaitOnFlagUntilTimeout>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e03a      	b.n	800338e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10b      	bne.n	8003336 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	461a      	mov	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800332c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	3302      	adds	r3, #2
 8003332:	61bb      	str	r3, [r7, #24]
 8003334:	e007      	b.n	8003346 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	781a      	ldrb	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	3301      	adds	r3, #1
 8003344:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800334a:	b29b      	uxth	r3, r3
 800334c:	3b01      	subs	r3, #1
 800334e:	b29a      	uxth	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1cb      	bne.n	80032f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	2200      	movs	r2, #0
 8003366:	2140      	movs	r1, #64	@ 0x40
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f000 fb39 	bl	80039e0 <UART_WaitOnFlagUntilTimeout>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2220      	movs	r2, #32
 8003378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e006      	b.n	800338e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2220      	movs	r2, #32
 8003384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003388:	2300      	movs	r3, #0
 800338a:	e000      	b.n	800338e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800338c:	2302      	movs	r3, #2
  }
}
 800338e:	4618      	mov	r0, r3
 8003390:	3720      	adds	r7, #32
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b08c      	sub	sp, #48	@ 0x30
 800339a:	af00      	add	r7, sp, #0
 800339c:	60f8      	str	r0, [r7, #12]
 800339e:	60b9      	str	r1, [r7, #8]
 80033a0:	4613      	mov	r3, r2
 80033a2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2b20      	cmp	r3, #32
 80033ae:	d14a      	bne.n	8003446 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80033b6:	88fb      	ldrh	r3, [r7, #6]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e043      	b.n	8003448 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2201      	movs	r2, #1
 80033c4:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80033cc:	88fb      	ldrh	r3, [r7, #6]
 80033ce:	461a      	mov	r2, r3
 80033d0:	68b9      	ldr	r1, [r7, #8]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 fb5d 	bl	8003a92 <UART_Start_Receive_IT>
 80033d8:	4603      	mov	r3, r0
 80033da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80033de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d12c      	bne.n	8003440 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d125      	bne.n	800343a <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ee:	2300      	movs	r3, #0
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	e853 3f00 	ldrex	r3, [r3]
 8003412:	617b      	str	r3, [r7, #20]
   return(result);
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f043 0310 	orr.w	r3, r3, #16
 800341a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	330c      	adds	r3, #12
 8003422:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003424:	627a      	str	r2, [r7, #36]	@ 0x24
 8003426:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6a39      	ldr	r1, [r7, #32]
 800342a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	61fb      	str	r3, [r7, #28]
   return(result);
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e5      	bne.n	8003404 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8003438:	e002      	b.n	8003440 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8003440:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003444:	e000      	b.n	8003448 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8003446:	2302      	movs	r3, #2
  }
}
 8003448:	4618      	mov	r0, r3
 800344a:	3730      	adds	r7, #48	@ 0x30
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b0ba      	sub	sp, #232	@ 0xe8
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003476:	2300      	movs	r3, #0
 8003478:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800347c:	2300      	movs	r3, #0
 800347e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800348e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10f      	bne.n	80034b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <HAL_UART_IRQHandler+0x66>
 80034a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034a6:	f003 0320 	and.w	r3, r3, #32
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fc05 	bl	8003cbe <UART_Receive_IT>
      return;
 80034b4:	e273      	b.n	800399e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80034b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f000 80de 	beq.w	800367c <HAL_UART_IRQHandler+0x22c>
 80034c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 80d1 	beq.w	800367c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00b      	beq.n	80034fe <HAL_UART_IRQHandler+0xae>
 80034e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d005      	beq.n	80034fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	f043 0201 	orr.w	r2, r3, #1
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HAL_UART_IRQHandler+0xd2>
 800350a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b00      	cmp	r3, #0
 8003514:	d005      	beq.n	8003522 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351a:	f043 0202 	orr.w	r2, r3, #2
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00b      	beq.n	8003546 <HAL_UART_IRQHandler+0xf6>
 800352e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	f043 0204 	orr.w	r2, r3, #4
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	d011      	beq.n	8003576 <HAL_UART_IRQHandler+0x126>
 8003552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003556:	f003 0320 	and.w	r3, r3, #32
 800355a:	2b00      	cmp	r3, #0
 800355c:	d105      	bne.n	800356a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800355e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d005      	beq.n	8003576 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356e:	f043 0208 	orr.w	r2, r3, #8
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 820a 	beq.w	8003994 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003584:	f003 0320 	and.w	r3, r3, #32
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_UART_IRQHandler+0x14e>
 800358c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003590:	f003 0320 	and.w	r3, r3, #32
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 fb90 	bl	8003cbe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a8:	2b40      	cmp	r3, #64	@ 0x40
 80035aa:	bf0c      	ite	eq
 80035ac:	2301      	moveq	r3, #1
 80035ae:	2300      	movne	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d103      	bne.n	80035ca <HAL_UART_IRQHandler+0x17a>
 80035c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d04f      	beq.n	800366a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 fa9b 	bl	8003b06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035da:	2b40      	cmp	r3, #64	@ 0x40
 80035dc:	d141      	bne.n	8003662 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	3314      	adds	r3, #20
 80035e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035ec:	e853 3f00 	ldrex	r3, [r3]
 80035f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80035f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	3314      	adds	r3, #20
 8003606:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800360a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800360e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003612:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003616:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800361a:	e841 2300 	strex	r3, r2, [r1]
 800361e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003622:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1d9      	bne.n	80035de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362e:	2b00      	cmp	r3, #0
 8003630:	d013      	beq.n	800365a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003636:	4a8a      	ldr	r2, [pc, #552]	@ (8003860 <HAL_UART_IRQHandler+0x410>)
 8003638:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363e:	4618      	mov	r0, r3
 8003640:	f7fe fb48 	bl	8001cd4 <HAL_DMA_Abort_IT>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d016      	beq.n	8003678 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003654:	4610      	mov	r0, r2
 8003656:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003658:	e00e      	b.n	8003678 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f9b6 	bl	80039cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003660:	e00a      	b.n	8003678 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f9b2 	bl	80039cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003668:	e006      	b.n	8003678 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f9ae 	bl	80039cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003676:	e18d      	b.n	8003994 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003678:	bf00      	nop
    return;
 800367a:	e18b      	b.n	8003994 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003680:	2b01      	cmp	r3, #1
 8003682:	f040 8167 	bne.w	8003954 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 8160 	beq.w	8003954 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003698:	f003 0310 	and.w	r3, r3, #16
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8159 	beq.w	8003954 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80036a2:	2300      	movs	r3, #0
 80036a4:	60bb      	str	r3, [r7, #8]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60bb      	str	r3, [r7, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c2:	2b40      	cmp	r3, #64	@ 0x40
 80036c4:	f040 80ce 	bne.w	8003864 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80a9 	beq.w	8003830 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80036e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80036e6:	429a      	cmp	r2, r3
 80036e8:	f080 80a2 	bcs.w	8003830 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80036f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fe:	f000 8088 	beq.w	8003812 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	330c      	adds	r3, #12
 8003708:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800370c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003710:	e853 3f00 	ldrex	r3, [r3]
 8003714:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003718:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800371c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003720:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	330c      	adds	r3, #12
 800372a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800372e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003732:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003736:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800373a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800373e:	e841 2300 	strex	r3, r2, [r1]
 8003742:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003746:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1d9      	bne.n	8003702 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	3314      	adds	r3, #20
 8003754:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003756:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003758:	e853 3f00 	ldrex	r3, [r3]
 800375c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800375e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003760:	f023 0301 	bic.w	r3, r3, #1
 8003764:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	3314      	adds	r3, #20
 800376e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003772:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003776:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003778:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800377a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800377e:	e841 2300 	strex	r3, r2, [r1]
 8003782:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003784:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1e1      	bne.n	800374e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	3314      	adds	r3, #20
 8003790:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003792:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003794:	e853 3f00 	ldrex	r3, [r3]
 8003798:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800379a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800379c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	3314      	adds	r3, #20
 80037aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80037ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80037b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80037b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80037b6:	e841 2300 	strex	r3, r2, [r1]
 80037ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80037bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1e3      	bne.n	800378a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2220      	movs	r2, #32
 80037c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	330c      	adds	r3, #12
 80037d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037da:	e853 3f00 	ldrex	r3, [r3]
 80037de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80037e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037e2:	f023 0310 	bic.w	r3, r3, #16
 80037e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	330c      	adds	r3, #12
 80037f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80037f4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80037f6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80037fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80037fc:	e841 2300 	strex	r3, r2, [r1]
 8003800:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1e3      	bne.n	80037d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800380c:	4618      	mov	r0, r3
 800380e:	f7fe f9f1 	bl	8001bf4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2202      	movs	r2, #2
 8003816:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003820:	b29b      	uxth	r3, r3
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	b29b      	uxth	r3, r3
 8003826:	4619      	mov	r1, r3
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7fc fe87 	bl	800053c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800382e:	e0b3      	b.n	8003998 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003834:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003838:	429a      	cmp	r2, r3
 800383a:	f040 80ad 	bne.w	8003998 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003848:	f040 80a6 	bne.w	8003998 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003856:	4619      	mov	r1, r3
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7fc fe6f 	bl	800053c <HAL_UARTEx_RxEventCallback>
      return;
 800385e:	e09b      	b.n	8003998 <HAL_UART_IRQHandler+0x548>
 8003860:	08003bcd 	.word	0x08003bcd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800386c:	b29b      	uxth	r3, r3
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003878:	b29b      	uxth	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 808e 	beq.w	800399c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003880:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 8089 	beq.w	800399c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	330c      	adds	r3, #12
 8003890:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003894:	e853 3f00 	ldrex	r3, [r3]
 8003898:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800389a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	330c      	adds	r3, #12
 80038aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80038ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80038b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038b6:	e841 2300 	strex	r3, r2, [r1]
 80038ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80038bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1e3      	bne.n	800388a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	3314      	adds	r3, #20
 80038c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038cc:	e853 3f00 	ldrex	r3, [r3]
 80038d0:	623b      	str	r3, [r7, #32]
   return(result);
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	f023 0301 	bic.w	r3, r3, #1
 80038d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	3314      	adds	r3, #20
 80038e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80038e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80038e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ee:	e841 2300 	strex	r3, r2, [r1]
 80038f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1e3      	bne.n	80038c2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	330c      	adds	r3, #12
 800390e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	e853 3f00 	ldrex	r3, [r3]
 8003916:	60fb      	str	r3, [r7, #12]
   return(result);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f023 0310 	bic.w	r3, r3, #16
 800391e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	330c      	adds	r3, #12
 8003928:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800392c:	61fa      	str	r2, [r7, #28]
 800392e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003930:	69b9      	ldr	r1, [r7, #24]
 8003932:	69fa      	ldr	r2, [r7, #28]
 8003934:	e841 2300 	strex	r3, r2, [r1]
 8003938:	617b      	str	r3, [r7, #20]
   return(result);
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1e3      	bne.n	8003908 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2202      	movs	r2, #2
 8003944:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003946:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800394a:	4619      	mov	r1, r3
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7fc fdf5 	bl	800053c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003952:	e023      	b.n	800399c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800395c:	2b00      	cmp	r3, #0
 800395e:	d009      	beq.n	8003974 <HAL_UART_IRQHandler+0x524>
 8003960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 f93e 	bl	8003bee <UART_Transmit_IT>
    return;
 8003972:	e014      	b.n	800399e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00e      	beq.n	800399e <HAL_UART_IRQHandler+0x54e>
 8003980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003988:	2b00      	cmp	r3, #0
 800398a:	d008      	beq.n	800399e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f97e 	bl	8003c8e <UART_EndTransmit_IT>
    return;
 8003992:	e004      	b.n	800399e <HAL_UART_IRQHandler+0x54e>
    return;
 8003994:	bf00      	nop
 8003996:	e002      	b.n	800399e <HAL_UART_IRQHandler+0x54e>
      return;
 8003998:	bf00      	nop
 800399a:	e000      	b.n	800399e <HAL_UART_IRQHandler+0x54e>
      return;
 800399c:	bf00      	nop
  }
}
 800399e:	37e8      	adds	r7, #232	@ 0xe8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	603b      	str	r3, [r7, #0]
 80039ec:	4613      	mov	r3, r2
 80039ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f0:	e03b      	b.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d037      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fa:	f7fe f80d 	bl	8001a18 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	6a3a      	ldr	r2, [r7, #32]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d302      	bcc.n	8003a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e03a      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d023      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b80      	cmp	r3, #128	@ 0x80
 8003a26:	d020      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2b40      	cmp	r3, #64	@ 0x40
 8003a2c:	d01d      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d116      	bne.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f857 	bl	8003b06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e00f      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4013      	ands	r3, r2
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	bf0c      	ite	eq
 8003a7a:	2301      	moveq	r3, #1
 8003a7c:	2300      	movne	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d0b4      	beq.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b085      	sub	sp, #20
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	68ba      	ldr	r2, [r7, #8]
 8003aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	88fa      	ldrh	r2, [r7, #6]
 8003aaa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	88fa      	ldrh	r2, [r7, #6]
 8003ab0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2222      	movs	r2, #34	@ 0x22
 8003abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d007      	beq.n	8003ad8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ad6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695a      	ldr	r2, [r3, #20]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0201 	orr.w	r2, r2, #1
 8003ae6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0220 	orr.w	r2, r2, #32
 8003af6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b095      	sub	sp, #84	@ 0x54
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	330c      	adds	r3, #12
 8003b14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b18:	e853 3f00 	ldrex	r3, [r3]
 8003b1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	330c      	adds	r3, #12
 8003b2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b36:	e841 2300 	strex	r3, r2, [r1]
 8003b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1e5      	bne.n	8003b0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3314      	adds	r3, #20
 8003b48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4a:	6a3b      	ldr	r3, [r7, #32]
 8003b4c:	e853 3f00 	ldrex	r3, [r3]
 8003b50:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	f023 0301 	bic.w	r3, r3, #1
 8003b58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	3314      	adds	r3, #20
 8003b60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b6a:	e841 2300 	strex	r3, r2, [r1]
 8003b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1e5      	bne.n	8003b42 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d119      	bne.n	8003bb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	330c      	adds	r3, #12
 8003b84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	e853 3f00 	ldrex	r3, [r3]
 8003b8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f023 0310 	bic.w	r3, r3, #16
 8003b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	330c      	adds	r3, #12
 8003b9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b9e:	61ba      	str	r2, [r7, #24]
 8003ba0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba2:	6979      	ldr	r1, [r7, #20]
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	e841 2300 	strex	r3, r2, [r1]
 8003baa:	613b      	str	r3, [r7, #16]
   return(result);
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1e5      	bne.n	8003b7e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003bc0:	bf00      	nop
 8003bc2:	3754      	adds	r7, #84	@ 0x54
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f7ff fef3 	bl	80039cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b085      	sub	sp, #20
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b21      	cmp	r3, #33	@ 0x21
 8003c00:	d13e      	bne.n	8003c80 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c0a:	d114      	bne.n	8003c36 <UART_Transmit_IT+0x48>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d110      	bne.n	8003c36 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c28:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	1c9a      	adds	r2, r3, #2
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	621a      	str	r2, [r3, #32]
 8003c34:	e008      	b.n	8003c48 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	1c59      	adds	r1, r3, #1
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6211      	str	r1, [r2, #32]
 8003c40:	781a      	ldrb	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	4619      	mov	r1, r3
 8003c56:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10f      	bne.n	8003c7c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68da      	ldr	r2, [r3, #12]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c6a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c7a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e000      	b.n	8003c82 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c80:	2302      	movs	r3, #2
  }
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b082      	sub	sp, #8
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68da      	ldr	r2, [r3, #12]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ca4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7ff fe78 	bl	80039a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b08c      	sub	sp, #48	@ 0x30
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b22      	cmp	r3, #34	@ 0x22
 8003cd8:	f040 80aa 	bne.w	8003e30 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce4:	d115      	bne.n	8003d12 <UART_Receive_IT+0x54>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d111      	bne.n	8003d12 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d0a:	1c9a      	adds	r2, r3, #2
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d10:	e024      	b.n	8003d5c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d20:	d007      	beq.n	8003d32 <UART_Receive_IT+0x74>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10a      	bne.n	8003d40 <UART_Receive_IT+0x82>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d106      	bne.n	8003d40 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3c:	701a      	strb	r2, [r3, #0]
 8003d3e:	e008      	b.n	8003d52 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d50:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	3b01      	subs	r3, #1
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	4619      	mov	r1, r3
 8003d6a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d15d      	bne.n	8003e2c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68da      	ldr	r2, [r3, #12]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0220 	bic.w	r2, r2, #32
 8003d7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68da      	ldr	r2, [r3, #12]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0201 	bic.w	r2, r2, #1
 8003d9e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2220      	movs	r2, #32
 8003da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d135      	bne.n	8003e22 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	e853 3f00 	ldrex	r3, [r3]
 8003dca:	613b      	str	r3, [r7, #16]
   return(result);
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	f023 0310 	bic.w	r3, r3, #16
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	330c      	adds	r3, #12
 8003dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ddc:	623a      	str	r2, [r7, #32]
 8003dde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de0:	69f9      	ldr	r1, [r7, #28]
 8003de2:	6a3a      	ldr	r2, [r7, #32]
 8003de4:	e841 2300 	strex	r3, r2, [r1]
 8003de8:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1e5      	bne.n	8003dbc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0310 	and.w	r3, r3, #16
 8003dfa:	2b10      	cmp	r3, #16
 8003dfc:	d10a      	bne.n	8003e14 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	60fb      	str	r3, [r7, #12]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e18:	4619      	mov	r1, r3
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7fc fb8e 	bl	800053c <HAL_UARTEx_RxEventCallback>
 8003e20:	e002      	b.n	8003e28 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7ff fdc8 	bl	80039b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e002      	b.n	8003e32 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	e000      	b.n	8003e32 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003e30:	2302      	movs	r3, #2
  }
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3730      	adds	r7, #48	@ 0x30
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
	...

08003e3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e40:	b0c0      	sub	sp, #256	@ 0x100
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e58:	68d9      	ldr	r1, [r3, #12]
 8003e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	ea40 0301 	orr.w	r3, r0, r1
 8003e64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	431a      	orrs	r2, r3
 8003e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e94:	f021 010c 	bic.w	r1, r1, #12
 8003e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ea2:	430b      	orrs	r3, r1
 8003ea4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb6:	6999      	ldr	r1, [r3, #24]
 8003eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	ea40 0301 	orr.w	r3, r0, r1
 8003ec2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	4b8f      	ldr	r3, [pc, #572]	@ (8004108 <UART_SetConfig+0x2cc>)
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d005      	beq.n	8003edc <UART_SetConfig+0xa0>
 8003ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	4b8d      	ldr	r3, [pc, #564]	@ (800410c <UART_SetConfig+0x2d0>)
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d104      	bne.n	8003ee6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003edc:	f7fe f9d0 	bl	8002280 <HAL_RCC_GetPCLK2Freq>
 8003ee0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ee4:	e003      	b.n	8003eee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ee6:	f7fe f9b7 	bl	8002258 <HAL_RCC_GetPCLK1Freq>
 8003eea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef8:	f040 810c 	bne.w	8004114 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f00:	2200      	movs	r2, #0
 8003f02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f06:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f0e:	4622      	mov	r2, r4
 8003f10:	462b      	mov	r3, r5
 8003f12:	1891      	adds	r1, r2, r2
 8003f14:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f16:	415b      	adcs	r3, r3
 8003f18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f1e:	4621      	mov	r1, r4
 8003f20:	eb12 0801 	adds.w	r8, r2, r1
 8003f24:	4629      	mov	r1, r5
 8003f26:	eb43 0901 	adc.w	r9, r3, r1
 8003f2a:	f04f 0200 	mov.w	r2, #0
 8003f2e:	f04f 0300 	mov.w	r3, #0
 8003f32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f3e:	4690      	mov	r8, r2
 8003f40:	4699      	mov	r9, r3
 8003f42:	4623      	mov	r3, r4
 8003f44:	eb18 0303 	adds.w	r3, r8, r3
 8003f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f4c:	462b      	mov	r3, r5
 8003f4e:	eb49 0303 	adc.w	r3, r9, r3
 8003f52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f62:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	18db      	adds	r3, r3, r3
 8003f6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f70:	4613      	mov	r3, r2
 8003f72:	eb42 0303 	adc.w	r3, r2, r3
 8003f76:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f80:	f7fc f946 	bl	8000210 <__aeabi_uldivmod>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4b61      	ldr	r3, [pc, #388]	@ (8004110 <UART_SetConfig+0x2d4>)
 8003f8a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f8e:	095b      	lsrs	r3, r3, #5
 8003f90:	011c      	lsls	r4, r3, #4
 8003f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f96:	2200      	movs	r2, #0
 8003f98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f9c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003fa0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003fa4:	4642      	mov	r2, r8
 8003fa6:	464b      	mov	r3, r9
 8003fa8:	1891      	adds	r1, r2, r2
 8003faa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003fac:	415b      	adcs	r3, r3
 8003fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fb4:	4641      	mov	r1, r8
 8003fb6:	eb12 0a01 	adds.w	sl, r2, r1
 8003fba:	4649      	mov	r1, r9
 8003fbc:	eb43 0b01 	adc.w	fp, r3, r1
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fcc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fd4:	4692      	mov	sl, r2
 8003fd6:	469b      	mov	fp, r3
 8003fd8:	4643      	mov	r3, r8
 8003fda:	eb1a 0303 	adds.w	r3, sl, r3
 8003fde:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fe2:	464b      	mov	r3, r9
 8003fe4:	eb4b 0303 	adc.w	r3, fp, r3
 8003fe8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ff8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ffc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004000:	460b      	mov	r3, r1
 8004002:	18db      	adds	r3, r3, r3
 8004004:	643b      	str	r3, [r7, #64]	@ 0x40
 8004006:	4613      	mov	r3, r2
 8004008:	eb42 0303 	adc.w	r3, r2, r3
 800400c:	647b      	str	r3, [r7, #68]	@ 0x44
 800400e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004012:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004016:	f7fc f8fb 	bl	8000210 <__aeabi_uldivmod>
 800401a:	4602      	mov	r2, r0
 800401c:	460b      	mov	r3, r1
 800401e:	4611      	mov	r1, r2
 8004020:	4b3b      	ldr	r3, [pc, #236]	@ (8004110 <UART_SetConfig+0x2d4>)
 8004022:	fba3 2301 	umull	r2, r3, r3, r1
 8004026:	095b      	lsrs	r3, r3, #5
 8004028:	2264      	movs	r2, #100	@ 0x64
 800402a:	fb02 f303 	mul.w	r3, r2, r3
 800402e:	1acb      	subs	r3, r1, r3
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004036:	4b36      	ldr	r3, [pc, #216]	@ (8004110 <UART_SetConfig+0x2d4>)
 8004038:	fba3 2302 	umull	r2, r3, r3, r2
 800403c:	095b      	lsrs	r3, r3, #5
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004044:	441c      	add	r4, r3
 8004046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800404a:	2200      	movs	r2, #0
 800404c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004050:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004054:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004058:	4642      	mov	r2, r8
 800405a:	464b      	mov	r3, r9
 800405c:	1891      	adds	r1, r2, r2
 800405e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004060:	415b      	adcs	r3, r3
 8004062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004064:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004068:	4641      	mov	r1, r8
 800406a:	1851      	adds	r1, r2, r1
 800406c:	6339      	str	r1, [r7, #48]	@ 0x30
 800406e:	4649      	mov	r1, r9
 8004070:	414b      	adcs	r3, r1
 8004072:	637b      	str	r3, [r7, #52]	@ 0x34
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004080:	4659      	mov	r1, fp
 8004082:	00cb      	lsls	r3, r1, #3
 8004084:	4651      	mov	r1, sl
 8004086:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800408a:	4651      	mov	r1, sl
 800408c:	00ca      	lsls	r2, r1, #3
 800408e:	4610      	mov	r0, r2
 8004090:	4619      	mov	r1, r3
 8004092:	4603      	mov	r3, r0
 8004094:	4642      	mov	r2, r8
 8004096:	189b      	adds	r3, r3, r2
 8004098:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800409c:	464b      	mov	r3, r9
 800409e:	460a      	mov	r2, r1
 80040a0:	eb42 0303 	adc.w	r3, r2, r3
 80040a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80040b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80040b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040bc:	460b      	mov	r3, r1
 80040be:	18db      	adds	r3, r3, r3
 80040c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040c2:	4613      	mov	r3, r2
 80040c4:	eb42 0303 	adc.w	r3, r2, r3
 80040c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040d2:	f7fc f89d 	bl	8000210 <__aeabi_uldivmod>
 80040d6:	4602      	mov	r2, r0
 80040d8:	460b      	mov	r3, r1
 80040da:	4b0d      	ldr	r3, [pc, #52]	@ (8004110 <UART_SetConfig+0x2d4>)
 80040dc:	fba3 1302 	umull	r1, r3, r3, r2
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	2164      	movs	r1, #100	@ 0x64
 80040e4:	fb01 f303 	mul.w	r3, r1, r3
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	3332      	adds	r3, #50	@ 0x32
 80040ee:	4a08      	ldr	r2, [pc, #32]	@ (8004110 <UART_SetConfig+0x2d4>)
 80040f0:	fba2 2303 	umull	r2, r3, r2, r3
 80040f4:	095b      	lsrs	r3, r3, #5
 80040f6:	f003 0207 	and.w	r2, r3, #7
 80040fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4422      	add	r2, r4
 8004102:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004104:	e106      	b.n	8004314 <UART_SetConfig+0x4d8>
 8004106:	bf00      	nop
 8004108:	40011000 	.word	0x40011000
 800410c:	40011400 	.word	0x40011400
 8004110:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004114:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004118:	2200      	movs	r2, #0
 800411a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800411e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004122:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004126:	4642      	mov	r2, r8
 8004128:	464b      	mov	r3, r9
 800412a:	1891      	adds	r1, r2, r2
 800412c:	6239      	str	r1, [r7, #32]
 800412e:	415b      	adcs	r3, r3
 8004130:	627b      	str	r3, [r7, #36]	@ 0x24
 8004132:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004136:	4641      	mov	r1, r8
 8004138:	1854      	adds	r4, r2, r1
 800413a:	4649      	mov	r1, r9
 800413c:	eb43 0501 	adc.w	r5, r3, r1
 8004140:	f04f 0200 	mov.w	r2, #0
 8004144:	f04f 0300 	mov.w	r3, #0
 8004148:	00eb      	lsls	r3, r5, #3
 800414a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800414e:	00e2      	lsls	r2, r4, #3
 8004150:	4614      	mov	r4, r2
 8004152:	461d      	mov	r5, r3
 8004154:	4643      	mov	r3, r8
 8004156:	18e3      	adds	r3, r4, r3
 8004158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800415c:	464b      	mov	r3, r9
 800415e:	eb45 0303 	adc.w	r3, r5, r3
 8004162:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004172:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004176:	f04f 0200 	mov.w	r2, #0
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004182:	4629      	mov	r1, r5
 8004184:	008b      	lsls	r3, r1, #2
 8004186:	4621      	mov	r1, r4
 8004188:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800418c:	4621      	mov	r1, r4
 800418e:	008a      	lsls	r2, r1, #2
 8004190:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004194:	f7fc f83c 	bl	8000210 <__aeabi_uldivmod>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4b60      	ldr	r3, [pc, #384]	@ (8004320 <UART_SetConfig+0x4e4>)
 800419e:	fba3 2302 	umull	r2, r3, r3, r2
 80041a2:	095b      	lsrs	r3, r3, #5
 80041a4:	011c      	lsls	r4, r3, #4
 80041a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041aa:	2200      	movs	r2, #0
 80041ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80041b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80041b8:	4642      	mov	r2, r8
 80041ba:	464b      	mov	r3, r9
 80041bc:	1891      	adds	r1, r2, r2
 80041be:	61b9      	str	r1, [r7, #24]
 80041c0:	415b      	adcs	r3, r3
 80041c2:	61fb      	str	r3, [r7, #28]
 80041c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041c8:	4641      	mov	r1, r8
 80041ca:	1851      	adds	r1, r2, r1
 80041cc:	6139      	str	r1, [r7, #16]
 80041ce:	4649      	mov	r1, r9
 80041d0:	414b      	adcs	r3, r1
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041e0:	4659      	mov	r1, fp
 80041e2:	00cb      	lsls	r3, r1, #3
 80041e4:	4651      	mov	r1, sl
 80041e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041ea:	4651      	mov	r1, sl
 80041ec:	00ca      	lsls	r2, r1, #3
 80041ee:	4610      	mov	r0, r2
 80041f0:	4619      	mov	r1, r3
 80041f2:	4603      	mov	r3, r0
 80041f4:	4642      	mov	r2, r8
 80041f6:	189b      	adds	r3, r3, r2
 80041f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041fc:	464b      	mov	r3, r9
 80041fe:	460a      	mov	r2, r1
 8004200:	eb42 0303 	adc.w	r3, r2, r3
 8004204:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004212:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004214:	f04f 0200 	mov.w	r2, #0
 8004218:	f04f 0300 	mov.w	r3, #0
 800421c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004220:	4649      	mov	r1, r9
 8004222:	008b      	lsls	r3, r1, #2
 8004224:	4641      	mov	r1, r8
 8004226:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800422a:	4641      	mov	r1, r8
 800422c:	008a      	lsls	r2, r1, #2
 800422e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004232:	f7fb ffed 	bl	8000210 <__aeabi_uldivmod>
 8004236:	4602      	mov	r2, r0
 8004238:	460b      	mov	r3, r1
 800423a:	4611      	mov	r1, r2
 800423c:	4b38      	ldr	r3, [pc, #224]	@ (8004320 <UART_SetConfig+0x4e4>)
 800423e:	fba3 2301 	umull	r2, r3, r3, r1
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	2264      	movs	r2, #100	@ 0x64
 8004246:	fb02 f303 	mul.w	r3, r2, r3
 800424a:	1acb      	subs	r3, r1, r3
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	3332      	adds	r3, #50	@ 0x32
 8004250:	4a33      	ldr	r2, [pc, #204]	@ (8004320 <UART_SetConfig+0x4e4>)
 8004252:	fba2 2303 	umull	r2, r3, r2, r3
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800425c:	441c      	add	r4, r3
 800425e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004262:	2200      	movs	r2, #0
 8004264:	673b      	str	r3, [r7, #112]	@ 0x70
 8004266:	677a      	str	r2, [r7, #116]	@ 0x74
 8004268:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800426c:	4642      	mov	r2, r8
 800426e:	464b      	mov	r3, r9
 8004270:	1891      	adds	r1, r2, r2
 8004272:	60b9      	str	r1, [r7, #8]
 8004274:	415b      	adcs	r3, r3
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800427c:	4641      	mov	r1, r8
 800427e:	1851      	adds	r1, r2, r1
 8004280:	6039      	str	r1, [r7, #0]
 8004282:	4649      	mov	r1, r9
 8004284:	414b      	adcs	r3, r1
 8004286:	607b      	str	r3, [r7, #4]
 8004288:	f04f 0200 	mov.w	r2, #0
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004294:	4659      	mov	r1, fp
 8004296:	00cb      	lsls	r3, r1, #3
 8004298:	4651      	mov	r1, sl
 800429a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800429e:	4651      	mov	r1, sl
 80042a0:	00ca      	lsls	r2, r1, #3
 80042a2:	4610      	mov	r0, r2
 80042a4:	4619      	mov	r1, r3
 80042a6:	4603      	mov	r3, r0
 80042a8:	4642      	mov	r2, r8
 80042aa:	189b      	adds	r3, r3, r2
 80042ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042ae:	464b      	mov	r3, r9
 80042b0:	460a      	mov	r2, r1
 80042b2:	eb42 0303 	adc.w	r3, r2, r3
 80042b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80042c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80042c4:	f04f 0200 	mov.w	r2, #0
 80042c8:	f04f 0300 	mov.w	r3, #0
 80042cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042d0:	4649      	mov	r1, r9
 80042d2:	008b      	lsls	r3, r1, #2
 80042d4:	4641      	mov	r1, r8
 80042d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042da:	4641      	mov	r1, r8
 80042dc:	008a      	lsls	r2, r1, #2
 80042de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80042e2:	f7fb ff95 	bl	8000210 <__aeabi_uldivmod>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <UART_SetConfig+0x4e4>)
 80042ec:	fba3 1302 	umull	r1, r3, r3, r2
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	2164      	movs	r1, #100	@ 0x64
 80042f4:	fb01 f303 	mul.w	r3, r1, r3
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	3332      	adds	r3, #50	@ 0x32
 80042fe:	4a08      	ldr	r2, [pc, #32]	@ (8004320 <UART_SetConfig+0x4e4>)
 8004300:	fba2 2303 	umull	r2, r3, r2, r3
 8004304:	095b      	lsrs	r3, r3, #5
 8004306:	f003 020f 	and.w	r2, r3, #15
 800430a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4422      	add	r2, r4
 8004312:	609a      	str	r2, [r3, #8]
}
 8004314:	bf00      	nop
 8004316:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800431a:	46bd      	mov	sp, r7
 800431c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004320:	51eb851f 	.word	0x51eb851f

08004324 <__NVIC_SetPriority>:
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	4603      	mov	r3, r0
 800432c:	6039      	str	r1, [r7, #0]
 800432e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004334:	2b00      	cmp	r3, #0
 8004336:	db0a      	blt.n	800434e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	b2da      	uxtb	r2, r3
 800433c:	490c      	ldr	r1, [pc, #48]	@ (8004370 <__NVIC_SetPriority+0x4c>)
 800433e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004342:	0112      	lsls	r2, r2, #4
 8004344:	b2d2      	uxtb	r2, r2
 8004346:	440b      	add	r3, r1
 8004348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800434c:	e00a      	b.n	8004364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	4908      	ldr	r1, [pc, #32]	@ (8004374 <__NVIC_SetPriority+0x50>)
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	3b04      	subs	r3, #4
 800435c:	0112      	lsls	r2, r2, #4
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	440b      	add	r3, r1
 8004362:	761a      	strb	r2, [r3, #24]
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	e000e100 	.word	0xe000e100
 8004374:	e000ed00 	.word	0xe000ed00

08004378 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800437c:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <SysTick_Handler+0x1c>)
 800437e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004380:	f002 f810 	bl	80063a4 <xTaskGetSchedulerState>
 8004384:	4603      	mov	r3, r0
 8004386:	2b01      	cmp	r3, #1
 8004388:	d001      	beq.n	800438e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800438a:	f002 ffc5 	bl	8007318 <xPortSysTickHandler>
  }
}
 800438e:	bf00      	nop
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	e000e010 	.word	0xe000e010

08004398 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800439c:	2100      	movs	r1, #0
 800439e:	f06f 0004 	mvn.w	r0, #4
 80043a2:	f7ff ffbf 	bl	8004324 <__NVIC_SetPriority>
#endif
}
 80043a6:	bf00      	nop
 80043a8:	bd80      	pop	{r7, pc}
	...

080043ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043b2:	f3ef 8305 	mrs	r3, IPSR
 80043b6:	603b      	str	r3, [r7, #0]
  return(result);
 80043b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80043be:	f06f 0305 	mvn.w	r3, #5
 80043c2:	607b      	str	r3, [r7, #4]
 80043c4:	e00c      	b.n	80043e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80043c6:	4b0a      	ldr	r3, [pc, #40]	@ (80043f0 <osKernelInitialize+0x44>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d105      	bne.n	80043da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80043ce:	4b08      	ldr	r3, [pc, #32]	@ (80043f0 <osKernelInitialize+0x44>)
 80043d0:	2201      	movs	r2, #1
 80043d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	e002      	b.n	80043e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80043da:	f04f 33ff 	mov.w	r3, #4294967295
 80043de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043e0:	687b      	ldr	r3, [r7, #4]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	20000ef8 	.word	0x20000ef8

080043f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043fa:	f3ef 8305 	mrs	r3, IPSR
 80043fe:	603b      	str	r3, [r7, #0]
  return(result);
 8004400:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004406:	f06f 0305 	mvn.w	r3, #5
 800440a:	607b      	str	r3, [r7, #4]
 800440c:	e010      	b.n	8004430 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800440e:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <osKernelStart+0x48>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d109      	bne.n	800442a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004416:	f7ff ffbf 	bl	8004398 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800441a:	4b08      	ldr	r3, [pc, #32]	@ (800443c <osKernelStart+0x48>)
 800441c:	2202      	movs	r2, #2
 800441e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004420:	f001 fb5c 	bl	8005adc <vTaskStartScheduler>
      stat = osOK;
 8004424:	2300      	movs	r3, #0
 8004426:	607b      	str	r3, [r7, #4]
 8004428:	e002      	b.n	8004430 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800442a:	f04f 33ff 	mov.w	r3, #4294967295
 800442e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004430:	687b      	ldr	r3, [r7, #4]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	20000ef8 	.word	0x20000ef8

08004440 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004440:	b580      	push	{r7, lr}
 8004442:	b08e      	sub	sp, #56	@ 0x38
 8004444:	af04      	add	r7, sp, #16
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800444c:	2300      	movs	r3, #0
 800444e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004450:	f3ef 8305 	mrs	r3, IPSR
 8004454:	617b      	str	r3, [r7, #20]
  return(result);
 8004456:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004458:	2b00      	cmp	r3, #0
 800445a:	d17e      	bne.n	800455a <osThreadNew+0x11a>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d07b      	beq.n	800455a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004462:	2380      	movs	r3, #128	@ 0x80
 8004464:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004466:	2318      	movs	r3, #24
 8004468:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800446a:	2300      	movs	r3, #0
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800446e:	f04f 33ff 	mov.w	r3, #4294967295
 8004472:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d045      	beq.n	8004506 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d002      	beq.n	8004488 <osThreadNew+0x48>
        name = attr->name;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <osThreadNew+0x6e>
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	2b38      	cmp	r3, #56	@ 0x38
 80044a0:	d805      	bhi.n	80044ae <osThreadNew+0x6e>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <osThreadNew+0x72>
        return (NULL);
 80044ae:	2300      	movs	r3, #0
 80044b0:	e054      	b.n	800455c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	089b      	lsrs	r3, r3, #2
 80044c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00e      	beq.n	80044e8 <osThreadNew+0xa8>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	2ba7      	cmp	r3, #167	@ 0xa7
 80044d0:	d90a      	bls.n	80044e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d006      	beq.n	80044e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d002      	beq.n	80044e8 <osThreadNew+0xa8>
        mem = 1;
 80044e2:	2301      	movs	r3, #1
 80044e4:	61bb      	str	r3, [r7, #24]
 80044e6:	e010      	b.n	800450a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10c      	bne.n	800450a <osThreadNew+0xca>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d108      	bne.n	800450a <osThreadNew+0xca>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d104      	bne.n	800450a <osThreadNew+0xca>
          mem = 0;
 8004500:	2300      	movs	r3, #0
 8004502:	61bb      	str	r3, [r7, #24]
 8004504:	e001      	b.n	800450a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004506:	2300      	movs	r3, #0
 8004508:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d110      	bne.n	8004532 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004518:	9202      	str	r2, [sp, #8]
 800451a:	9301      	str	r3, [sp, #4]
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	6a3a      	ldr	r2, [r7, #32]
 8004524:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f001 f8e4 	bl	80056f4 <xTaskCreateStatic>
 800452c:	4603      	mov	r3, r0
 800452e:	613b      	str	r3, [r7, #16]
 8004530:	e013      	b.n	800455a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d110      	bne.n	800455a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004538:	6a3b      	ldr	r3, [r7, #32]
 800453a:	b29a      	uxth	r2, r3
 800453c:	f107 0310 	add.w	r3, r7, #16
 8004540:	9301      	str	r3, [sp, #4]
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f001 f932 	bl	80057b4 <xTaskCreate>
 8004550:	4603      	mov	r3, r0
 8004552:	2b01      	cmp	r3, #1
 8004554:	d001      	beq.n	800455a <osThreadNew+0x11a>
            hTask = NULL;
 8004556:	2300      	movs	r3, #0
 8004558:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800455a:	693b      	ldr	r3, [r7, #16]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3728      	adds	r7, #40	@ 0x28
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f002 fcf3 	bl	8006f58 <pvTimerGetTimerID>
 8004572:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <TimerCallback+0x22>
    callb->func (callb->arg);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	6852      	ldr	r2, [r2, #4]
 8004582:	4610      	mov	r0, r2
 8004584:	4798      	blx	r3
  }
}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8004590:	b580      	push	{r7, lr}
 8004592:	b08c      	sub	sp, #48	@ 0x30
 8004594:	af02      	add	r7, sp, #8
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	607a      	str	r2, [r7, #4]
 800459a:	603b      	str	r3, [r7, #0]
 800459c:	460b      	mov	r3, r1
 800459e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80045a0:	2300      	movs	r3, #0
 80045a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045a4:	f3ef 8305 	mrs	r3, IPSR
 80045a8:	613b      	str	r3, [r7, #16]
  return(result);
 80045aa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d163      	bne.n	8004678 <osTimerNew+0xe8>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d060      	beq.n	8004678 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80045b6:	2008      	movs	r0, #8
 80045b8:	f002 ff40 	bl	800743c <pvPortMalloc>
 80045bc:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d059      	beq.n	8004678 <osTimerNew+0xe8>
      callb->func = func;
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80045d0:	7afb      	ldrb	r3, [r7, #11]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d102      	bne.n	80045dc <osTimerNew+0x4c>
        reload = pdFALSE;
 80045d6:	2300      	movs	r3, #0
 80045d8:	61fb      	str	r3, [r7, #28]
 80045da:	e001      	b.n	80045e0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80045dc:	2301      	movs	r3, #1
 80045de:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80045e0:	f04f 33ff 	mov.w	r3, #4294967295
 80045e4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d01c      	beq.n	800462a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <osTimerNew+0x6e>
          name = attr->name;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d006      	beq.n	8004614 <osTimerNew+0x84>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	2b2b      	cmp	r3, #43	@ 0x2b
 800460c:	d902      	bls.n	8004614 <osTimerNew+0x84>
          mem = 1;
 800460e:	2301      	movs	r3, #1
 8004610:	61bb      	str	r3, [r7, #24]
 8004612:	e00c      	b.n	800462e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d108      	bne.n	800462e <osTimerNew+0x9e>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d104      	bne.n	800462e <osTimerNew+0x9e>
            mem = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	61bb      	str	r3, [r7, #24]
 8004628:	e001      	b.n	800462e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d10c      	bne.n	800464e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	9301      	str	r3, [sp, #4]
 800463a:	4b12      	ldr	r3, [pc, #72]	@ (8004684 <osTimerNew+0xf4>)
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	69fa      	ldr	r2, [r7, #28]
 8004642:	2101      	movs	r1, #1
 8004644:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004646:	f002 f8fa 	bl	800683e <xTimerCreateStatic>
 800464a:	6238      	str	r0, [r7, #32]
 800464c:	e00b      	b.n	8004666 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d108      	bne.n	8004666 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <osTimerNew+0xf4>)
 8004656:	9300      	str	r3, [sp, #0]
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	69fa      	ldr	r2, [r7, #28]
 800465c:	2101      	movs	r1, #1
 800465e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004660:	f002 f8cc 	bl	80067fc <xTimerCreate>
 8004664:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d105      	bne.n	8004678 <osTimerNew+0xe8>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <osTimerNew+0xe8>
        vPortFree (callb);
 8004672:	6978      	ldr	r0, [r7, #20]
 8004674:	f002 ffb0 	bl	80075d8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8004678:	6a3b      	ldr	r3, [r7, #32]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3728      	adds	r7, #40	@ 0x28
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	08004565 	.word	0x08004565

08004688 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b088      	sub	sp, #32
 800468c:	af02      	add	r7, sp, #8
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004696:	f3ef 8305 	mrs	r3, IPSR
 800469a:	60fb      	str	r3, [r7, #12]
  return(result);
 800469c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <osTimerStart+0x22>
    stat = osErrorISR;
 80046a2:	f06f 0305 	mvn.w	r3, #5
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	e017      	b.n	80046da <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d103      	bne.n	80046b8 <osTimerStart+0x30>
    stat = osErrorParameter;
 80046b0:	f06f 0303 	mvn.w	r3, #3
 80046b4:	617b      	str	r3, [r7, #20]
 80046b6:	e010      	b.n	80046da <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80046b8:	2300      	movs	r3, #0
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	2300      	movs	r3, #0
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	2104      	movs	r1, #4
 80046c2:	6938      	ldr	r0, [r7, #16]
 80046c4:	f002 f938 	bl	8006938 <xTimerGenericCommand>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d102      	bne.n	80046d4 <osTimerStart+0x4c>
      stat = osOK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	e002      	b.n	80046da <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80046d4:	f06f 0302 	mvn.w	r3, #2
 80046d8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80046da:	697b      	ldr	r3, [r7, #20]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4a07      	ldr	r2, [pc, #28]	@ (8004710 <vApplicationGetIdleTaskMemory+0x2c>)
 80046f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	4a06      	ldr	r2, [pc, #24]	@ (8004714 <vApplicationGetIdleTaskMemory+0x30>)
 80046fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2280      	movs	r2, #128	@ 0x80
 8004700:	601a      	str	r2, [r3, #0]
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	20000efc 	.word	0x20000efc
 8004714:	20000fa4 	.word	0x20000fa4

08004718 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	4a07      	ldr	r2, [pc, #28]	@ (8004744 <vApplicationGetTimerTaskMemory+0x2c>)
 8004728:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4a06      	ldr	r2, [pc, #24]	@ (8004748 <vApplicationGetTimerTaskMemory+0x30>)
 800472e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004736:	601a      	str	r2, [r3, #0]
}
 8004738:	bf00      	nop
 800473a:	3714      	adds	r7, #20
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr
 8004744:	200011a4 	.word	0x200011a4
 8004748:	2000124c 	.word	0x2000124c

0800474c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f103 0208 	add.w	r2, r3, #8
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f04f 32ff 	mov.w	r2, #4294967295
 8004764:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f103 0208 	add.w	r2, r3, #8
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f103 0208 	add.w	r2, r3, #8
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047a6:	b480      	push	{r7}
 80047a8:	b085      	sub	sp, #20
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	601a      	str	r2, [r3, #0]
}
 80047e2:	bf00      	nop
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047ee:	b480      	push	{r7}
 80047f0:	b085      	sub	sp, #20
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
 80047f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004804:	d103      	bne.n	800480e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	60fb      	str	r3, [r7, #12]
 800480c:	e00c      	b.n	8004828 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3308      	adds	r3, #8
 8004812:	60fb      	str	r3, [r7, #12]
 8004814:	e002      	b.n	800481c <vListInsert+0x2e>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	429a      	cmp	r2, r3
 8004826:	d2f6      	bcs.n	8004816 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	683a      	ldr	r2, [r7, #0]
 8004836:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	1c5a      	adds	r2, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	601a      	str	r2, [r3, #0]
}
 8004854:	bf00      	nop
 8004856:	3714      	adds	r7, #20
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6892      	ldr	r2, [r2, #8]
 8004876:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6852      	ldr	r2, [r2, #4]
 8004880:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	429a      	cmp	r2, r3
 800488a:	d103      	bne.n	8004894 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	1e5a      	subs	r2, r3, #1
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3714      	adds	r7, #20
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048e0:	f002 fc8a 	bl	80071f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ec:	68f9      	ldr	r1, [r7, #12]
 80048ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80048f0:	fb01 f303 	mul.w	r3, r1, r3
 80048f4:	441a      	add	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004910:	3b01      	subs	r3, #1
 8004912:	68f9      	ldr	r1, [r7, #12]
 8004914:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004916:	fb01 f303 	mul.w	r3, r1, r3
 800491a:	441a      	add	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	22ff      	movs	r2, #255	@ 0xff
 8004924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	22ff      	movs	r2, #255	@ 0xff
 800492c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d114      	bne.n	8004960 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d01a      	beq.n	8004974 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	3310      	adds	r3, #16
 8004942:	4618      	mov	r0, r3
 8004944:	f001 fb68 	bl	8006018 <xTaskRemoveFromEventList>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d012      	beq.n	8004974 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800494e:	4b0d      	ldr	r3, [pc, #52]	@ (8004984 <xQueueGenericReset+0xd0>)
 8004950:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	e009      	b.n	8004974 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	3310      	adds	r3, #16
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff fef1 	bl	800474c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3324      	adds	r3, #36	@ 0x24
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff feec 	bl	800474c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004974:	f002 fc72 	bl	800725c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004978:	2301      	movs	r3, #1
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	e000ed04 	.word	0xe000ed04

08004988 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004988:	b580      	push	{r7, lr}
 800498a:	b08e      	sub	sp, #56	@ 0x38
 800498c:	af02      	add	r7, sp, #8
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
 8004994:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10b      	bne.n	80049b4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800499c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a0:	f383 8811 	msr	BASEPRI, r3
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80049ae:	bf00      	nop
 80049b0:	bf00      	nop
 80049b2:	e7fd      	b.n	80049b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10b      	bne.n	80049d2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80049ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049cc:	bf00      	nop
 80049ce:	bf00      	nop
 80049d0:	e7fd      	b.n	80049ce <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d002      	beq.n	80049de <xQueueGenericCreateStatic+0x56>
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <xQueueGenericCreateStatic+0x5a>
 80049de:	2301      	movs	r3, #1
 80049e0:	e000      	b.n	80049e4 <xQueueGenericCreateStatic+0x5c>
 80049e2:	2300      	movs	r3, #0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10b      	bne.n	8004a00 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80049e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ec:	f383 8811 	msr	BASEPRI, r3
 80049f0:	f3bf 8f6f 	isb	sy
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	623b      	str	r3, [r7, #32]
}
 80049fa:	bf00      	nop
 80049fc:	bf00      	nop
 80049fe:	e7fd      	b.n	80049fc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d102      	bne.n	8004a0c <xQueueGenericCreateStatic+0x84>
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <xQueueGenericCreateStatic+0x88>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e000      	b.n	8004a12 <xQueueGenericCreateStatic+0x8a>
 8004a10:	2300      	movs	r3, #0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10b      	bne.n	8004a2e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a1a:	f383 8811 	msr	BASEPRI, r3
 8004a1e:	f3bf 8f6f 	isb	sy
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	61fb      	str	r3, [r7, #28]
}
 8004a28:	bf00      	nop
 8004a2a:	bf00      	nop
 8004a2c:	e7fd      	b.n	8004a2a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a2e:	2350      	movs	r3, #80	@ 0x50
 8004a30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2b50      	cmp	r3, #80	@ 0x50
 8004a36:	d00b      	beq.n	8004a50 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a3c:	f383 8811 	msr	BASEPRI, r3
 8004a40:	f3bf 8f6f 	isb	sy
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	61bb      	str	r3, [r7, #24]
}
 8004a4a:	bf00      	nop
 8004a4c:	bf00      	nop
 8004a4e:	e7fd      	b.n	8004a4c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004a50:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00d      	beq.n	8004a78 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a64:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 f840 	bl	8004af8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3730      	adds	r7, #48	@ 0x30
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b08a      	sub	sp, #40	@ 0x28
 8004a86:	af02      	add	r7, sp, #8
 8004a88:	60f8      	str	r0, [r7, #12]
 8004a8a:	60b9      	str	r1, [r7, #8]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <xQueueGenericCreate+0x2c>
	__asm volatile
 8004a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a9a:	f383 8811 	msr	BASEPRI, r3
 8004a9e:	f3bf 8f6f 	isb	sy
 8004aa2:	f3bf 8f4f 	dsb	sy
 8004aa6:	613b      	str	r3, [r7, #16]
}
 8004aa8:	bf00      	nop
 8004aaa:	bf00      	nop
 8004aac:	e7fd      	b.n	8004aaa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	fb02 f303 	mul.w	r3, r2, r3
 8004ab6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	3350      	adds	r3, #80	@ 0x50
 8004abc:	4618      	mov	r0, r3
 8004abe:	f002 fcbd 	bl	800743c <pvPortMalloc>
 8004ac2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d011      	beq.n	8004aee <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	3350      	adds	r3, #80	@ 0x50
 8004ad2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004adc:	79fa      	ldrb	r2, [r7, #7]
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	68b9      	ldr	r1, [r7, #8]
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 f805 	bl	8004af8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004aee:	69bb      	ldr	r3, [r7, #24]
	}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3720      	adds	r7, #32
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d103      	bne.n	8004b14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	601a      	str	r2, [r3, #0]
 8004b12:	e002      	b.n	8004b1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b26:	2101      	movs	r1, #1
 8004b28:	69b8      	ldr	r0, [r7, #24]
 8004b2a:	f7ff fec3 	bl	80048b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	78fa      	ldrb	r2, [r7, #3]
 8004b32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004b36:	bf00      	nop
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b082      	sub	sp, #8
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00e      	beq.n	8004b6a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004b5e:	2300      	movs	r3, #0
 8004b60:	2200      	movs	r2, #0
 8004b62:	2100      	movs	r1, #0
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f81d 	bl	8004ba4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004b6a:	bf00      	nop
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b086      	sub	sp, #24
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	4603      	mov	r3, r0
 8004b7a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	2300      	movs	r3, #0
 8004b82:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	461a      	mov	r2, r3
 8004b88:	6939      	ldr	r1, [r7, #16]
 8004b8a:	6978      	ldr	r0, [r7, #20]
 8004b8c:	f7ff ff79 	bl	8004a82 <xQueueGenericCreate>
 8004b90:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f7ff ffd3 	bl	8004b3e <prvInitialiseMutex>

		return xNewQueue;
 8004b98:	68fb      	ldr	r3, [r7, #12]
	}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
	...

08004ba4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08e      	sub	sp, #56	@ 0x38
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <xQueueGenericSend+0x34>
	__asm volatile
 8004bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004bd2:	bf00      	nop
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d103      	bne.n	8004be6 <xQueueGenericSend+0x42>
 8004bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <xQueueGenericSend+0x46>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <xQueueGenericSend+0x48>
 8004bea:	2300      	movs	r3, #0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10b      	bne.n	8004c08 <xQueueGenericSend+0x64>
	__asm volatile
 8004bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c02:	bf00      	nop
 8004c04:	bf00      	nop
 8004c06:	e7fd      	b.n	8004c04 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d103      	bne.n	8004c16 <xQueueGenericSend+0x72>
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d101      	bne.n	8004c1a <xQueueGenericSend+0x76>
 8004c16:	2301      	movs	r3, #1
 8004c18:	e000      	b.n	8004c1c <xQueueGenericSend+0x78>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10b      	bne.n	8004c38 <xQueueGenericSend+0x94>
	__asm volatile
 8004c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c24:	f383 8811 	msr	BASEPRI, r3
 8004c28:	f3bf 8f6f 	isb	sy
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	623b      	str	r3, [r7, #32]
}
 8004c32:	bf00      	nop
 8004c34:	bf00      	nop
 8004c36:	e7fd      	b.n	8004c34 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c38:	f001 fbb4 	bl	80063a4 <xTaskGetSchedulerState>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d102      	bne.n	8004c48 <xQueueGenericSend+0xa4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <xQueueGenericSend+0xa8>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e000      	b.n	8004c4e <xQueueGenericSend+0xaa>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <xQueueGenericSend+0xc6>
	__asm volatile
 8004c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c56:	f383 8811 	msr	BASEPRI, r3
 8004c5a:	f3bf 8f6f 	isb	sy
 8004c5e:	f3bf 8f4f 	dsb	sy
 8004c62:	61fb      	str	r3, [r7, #28]
}
 8004c64:	bf00      	nop
 8004c66:	bf00      	nop
 8004c68:	e7fd      	b.n	8004c66 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c6a:	f002 fac5 	bl	80071f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d302      	bcc.n	8004c80 <xQueueGenericSend+0xdc>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d129      	bne.n	8004cd4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c86:	f000 fbc7 	bl	8005418 <prvCopyDataToQueue>
 8004c8a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d010      	beq.n	8004cb6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c96:	3324      	adds	r3, #36	@ 0x24
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f001 f9bd 	bl	8006018 <xTaskRemoveFromEventList>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d013      	beq.n	8004ccc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ca4:	4b3f      	ldr	r3, [pc, #252]	@ (8004da4 <xQueueGenericSend+0x200>)
 8004ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	f3bf 8f6f 	isb	sy
 8004cb4:	e00a      	b.n	8004ccc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004cbc:	4b39      	ldr	r3, [pc, #228]	@ (8004da4 <xQueueGenericSend+0x200>)
 8004cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ccc:	f002 fac6 	bl	800725c <vPortExitCritical>
				return pdPASS;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e063      	b.n	8004d9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d103      	bne.n	8004ce2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cda:	f002 fabf 	bl	800725c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	e05c      	b.n	8004d9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d106      	bne.n	8004cf6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ce8:	f107 0314 	add.w	r3, r7, #20
 8004cec:	4618      	mov	r0, r3
 8004cee:	f001 f9f7 	bl	80060e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cf6:	f002 fab1 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cfa:	f000 ff5f 	bl	8005bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cfe:	f002 fa7b 	bl	80071f8 <vPortEnterCritical>
 8004d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d08:	b25b      	sxtb	r3, r3
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d103      	bne.n	8004d18 <xQueueGenericSend+0x174>
 8004d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d1e:	b25b      	sxtb	r3, r3
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d103      	bne.n	8004d2e <xQueueGenericSend+0x18a>
 8004d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d2e:	f002 fa95 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d32:	1d3a      	adds	r2, r7, #4
 8004d34:	f107 0314 	add.w	r3, r7, #20
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f001 f9e6 	bl	800610c <xTaskCheckForTimeOut>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d124      	bne.n	8004d90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004d46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d48:	f000 fc5e 	bl	8005608 <prvIsQueueFull>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d018      	beq.n	8004d84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	3310      	adds	r3, #16
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	4611      	mov	r1, r2
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f001 f90a 	bl	8005f74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004d60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d62:	f000 fbe9 	bl	8005538 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004d66:	f000 ff37 	bl	8005bd8 <xTaskResumeAll>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f47f af7c 	bne.w	8004c6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004d72:	4b0c      	ldr	r3, [pc, #48]	@ (8004da4 <xQueueGenericSend+0x200>)
 8004d74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	f3bf 8f6f 	isb	sy
 8004d82:	e772      	b.n	8004c6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d86:	f000 fbd7 	bl	8005538 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d8a:	f000 ff25 	bl	8005bd8 <xTaskResumeAll>
 8004d8e:	e76c      	b.n	8004c6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d92:	f000 fbd1 	bl	8005538 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d96:	f000 ff1f 	bl	8005bd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3738      	adds	r7, #56	@ 0x38
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	e000ed04 	.word	0xe000ed04

08004da8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b090      	sub	sp, #64	@ 0x40
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	e7fd      	b.n	8004dd4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d103      	bne.n	8004de6 <xQueueGenericSendFromISR+0x3e>
 8004dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <xQueueGenericSendFromISR+0x42>
 8004de6:	2301      	movs	r3, #1
 8004de8:	e000      	b.n	8004dec <xQueueGenericSendFromISR+0x44>
 8004dea:	2300      	movs	r3, #0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d10b      	bne.n	8004e08 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d103      	bne.n	8004e16 <xQueueGenericSendFromISR+0x6e>
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <xQueueGenericSendFromISR+0x72>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <xQueueGenericSendFromISR+0x74>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10b      	bne.n	8004e38 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e24:	f383 8811 	msr	BASEPRI, r3
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	f3bf 8f4f 	dsb	sy
 8004e30:	623b      	str	r3, [r7, #32]
}
 8004e32:	bf00      	nop
 8004e34:	bf00      	nop
 8004e36:	e7fd      	b.n	8004e34 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e38:	f002 fabe 	bl	80073b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004e3c:	f3ef 8211 	mrs	r2, BASEPRI
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	61fa      	str	r2, [r7, #28]
 8004e52:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004e54:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e56:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d302      	bcc.n	8004e6a <xQueueGenericSendFromISR+0xc2>
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d12f      	bne.n	8004eca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004e80:	f000 faca 	bl	8005418 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e84:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e8c:	d112      	bne.n	8004eb4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d016      	beq.n	8004ec4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e98:	3324      	adds	r3, #36	@ 0x24
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f001 f8bc 	bl	8006018 <xTaskRemoveFromEventList>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00e      	beq.n	8004ec4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00b      	beq.n	8004ec4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	601a      	str	r2, [r3, #0]
 8004eb2:	e007      	b.n	8004ec4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004eb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004eb8:	3301      	adds	r3, #1
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	b25a      	sxtb	r2, r3
 8004ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004ec8:	e001      	b.n	8004ece <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ed0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004ed8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3740      	adds	r7, #64	@ 0x40
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b08e      	sub	sp, #56	@ 0x38
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10b      	bne.n	8004f10 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	623b      	str	r3, [r7, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	bf00      	nop
 8004f0e:	e7fd      	b.n	8004f0c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00b      	beq.n	8004f30 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8004f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1c:	f383 8811 	msr	BASEPRI, r3
 8004f20:	f3bf 8f6f 	isb	sy
 8004f24:	f3bf 8f4f 	dsb	sy
 8004f28:	61fb      	str	r3, [r7, #28]
}
 8004f2a:	bf00      	nop
 8004f2c:	bf00      	nop
 8004f2e:	e7fd      	b.n	8004f2c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d103      	bne.n	8004f40 <xQueueGiveFromISR+0x5c>
 8004f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <xQueueGiveFromISR+0x60>
 8004f40:	2301      	movs	r3, #1
 8004f42:	e000      	b.n	8004f46 <xQueueGiveFromISR+0x62>
 8004f44:	2300      	movs	r3, #0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10b      	bne.n	8004f62 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8004f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	61bb      	str	r3, [r7, #24]
}
 8004f5c:	bf00      	nop
 8004f5e:	bf00      	nop
 8004f60:	e7fd      	b.n	8004f5e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f62:	f002 fa29 	bl	80073b8 <vPortValidateInterruptPriority>
	__asm volatile
 8004f66:	f3ef 8211 	mrs	r2, BASEPRI
 8004f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	617a      	str	r2, [r7, #20]
 8004f7c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004f7e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f86:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d22b      	bcs.n	8004fea <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004fa4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fac:	d112      	bne.n	8004fd4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d016      	beq.n	8004fe4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb8:	3324      	adds	r3, #36	@ 0x24
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 f82c 	bl	8006018 <xTaskRemoveFromEventList>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00e      	beq.n	8004fe4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00b      	beq.n	8004fe4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	e007      	b.n	8004fe4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fd8:	3301      	adds	r3, #1
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	b25a      	sxtb	r2, r3
 8004fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fe8:	e001      	b.n	8004fee <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ff0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f383 8811 	msr	BASEPRI, r3
}
 8004ff8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3738      	adds	r7, #56	@ 0x38
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08c      	sub	sp, #48	@ 0x30
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005010:	2300      	movs	r3, #0
 8005012:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10b      	bne.n	8005036 <xQueueReceive+0x32>
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	623b      	str	r3, [r7, #32]
}
 8005030:	bf00      	nop
 8005032:	bf00      	nop
 8005034:	e7fd      	b.n	8005032 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d103      	bne.n	8005044 <xQueueReceive+0x40>
 800503c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <xQueueReceive+0x44>
 8005044:	2301      	movs	r3, #1
 8005046:	e000      	b.n	800504a <xQueueReceive+0x46>
 8005048:	2300      	movs	r3, #0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10b      	bne.n	8005066 <xQueueReceive+0x62>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	61fb      	str	r3, [r7, #28]
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	e7fd      	b.n	8005062 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005066:	f001 f99d 	bl	80063a4 <xTaskGetSchedulerState>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <xQueueReceive+0x72>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <xQueueReceive+0x76>
 8005076:	2301      	movs	r3, #1
 8005078:	e000      	b.n	800507c <xQueueReceive+0x78>
 800507a:	2300      	movs	r3, #0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10b      	bne.n	8005098 <xQueueReceive+0x94>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	61bb      	str	r3, [r7, #24]
}
 8005092:	bf00      	nop
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005098:	f002 f8ae 	bl	80071f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800509c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d01f      	beq.n	80050e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80050a8:	68b9      	ldr	r1, [r7, #8]
 80050aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050ac:	f000 fa1e 	bl	80054ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80050b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b2:	1e5a      	subs	r2, r3, #1
 80050b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00f      	beq.n	80050e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c2:	3310      	adds	r3, #16
 80050c4:	4618      	mov	r0, r3
 80050c6:	f000 ffa7 	bl	8006018 <xTaskRemoveFromEventList>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d007      	beq.n	80050e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80050d0:	4b3c      	ldr	r3, [pc, #240]	@ (80051c4 <xQueueReceive+0x1c0>)
 80050d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80050e0:	f002 f8bc 	bl	800725c <vPortExitCritical>
				return pdPASS;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e069      	b.n	80051bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050ee:	f002 f8b5 	bl	800725c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050f2:	2300      	movs	r3, #0
 80050f4:	e062      	b.n	80051bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d106      	bne.n	800510a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050fc:	f107 0310 	add.w	r3, r7, #16
 8005100:	4618      	mov	r0, r3
 8005102:	f000 ffed 	bl	80060e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005106:	2301      	movs	r3, #1
 8005108:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800510a:	f002 f8a7 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800510e:	f000 fd55 	bl	8005bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005112:	f002 f871 	bl	80071f8 <vPortEnterCritical>
 8005116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005118:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800511c:	b25b      	sxtb	r3, r3
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005122:	d103      	bne.n	800512c <xQueueReceive+0x128>
 8005124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005132:	b25b      	sxtb	r3, r3
 8005134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005138:	d103      	bne.n	8005142 <xQueueReceive+0x13e>
 800513a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005142:	f002 f88b 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005146:	1d3a      	adds	r2, r7, #4
 8005148:	f107 0310 	add.w	r3, r7, #16
 800514c:	4611      	mov	r1, r2
 800514e:	4618      	mov	r0, r3
 8005150:	f000 ffdc 	bl	800610c <xTaskCheckForTimeOut>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d123      	bne.n	80051a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800515a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800515c:	f000 fa3e 	bl	80055dc <prvIsQueueEmpty>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d017      	beq.n	8005196 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005168:	3324      	adds	r3, #36	@ 0x24
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f000 ff00 	bl	8005f74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005174:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005176:	f000 f9df 	bl	8005538 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800517a:	f000 fd2d 	bl	8005bd8 <xTaskResumeAll>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d189      	bne.n	8005098 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005184:	4b0f      	ldr	r3, [pc, #60]	@ (80051c4 <xQueueReceive+0x1c0>)
 8005186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	f3bf 8f4f 	dsb	sy
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	e780      	b.n	8005098 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005198:	f000 f9ce 	bl	8005538 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800519c:	f000 fd1c 	bl	8005bd8 <xTaskResumeAll>
 80051a0:	e77a      	b.n	8005098 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80051a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051a4:	f000 f9c8 	bl	8005538 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051a8:	f000 fd16 	bl	8005bd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051ae:	f000 fa15 	bl	80055dc <prvIsQueueEmpty>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f43f af6f 	beq.w	8005098 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80051ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3730      	adds	r7, #48	@ 0x30
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	e000ed04 	.word	0xe000ed04

080051c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08e      	sub	sp, #56	@ 0x38
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80051d2:	2300      	movs	r3, #0
 80051d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80051da:	2300      	movs	r3, #0
 80051dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10b      	bne.n	80051fc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80051e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	623b      	str	r3, [r7, #32]
}
 80051f6:	bf00      	nop
 80051f8:	bf00      	nop
 80051fa:	e7fd      	b.n	80051f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80051fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00b      	beq.n	800521c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	61fb      	str	r3, [r7, #28]
}
 8005216:	bf00      	nop
 8005218:	bf00      	nop
 800521a:	e7fd      	b.n	8005218 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800521c:	f001 f8c2 	bl	80063a4 <xTaskGetSchedulerState>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d102      	bne.n	800522c <xQueueSemaphoreTake+0x64>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <xQueueSemaphoreTake+0x68>
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <xQueueSemaphoreTake+0x6a>
 8005230:	2300      	movs	r3, #0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10b      	bne.n	800524e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523a:	f383 8811 	msr	BASEPRI, r3
 800523e:	f3bf 8f6f 	isb	sy
 8005242:	f3bf 8f4f 	dsb	sy
 8005246:	61bb      	str	r3, [r7, #24]
}
 8005248:	bf00      	nop
 800524a:	bf00      	nop
 800524c:	e7fd      	b.n	800524a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800524e:	f001 ffd3 	bl	80071f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005256:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	2b00      	cmp	r3, #0
 800525c:	d024      	beq.n	80052a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800525e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005260:	1e5a      	subs	r2, r3, #1
 8005262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005264:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d104      	bne.n	8005278 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800526e:	f001 fa13 	bl	8006698 <pvTaskIncrementMutexHeldCount>
 8005272:	4602      	mov	r2, r0
 8005274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005276:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00f      	beq.n	80052a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005282:	3310      	adds	r3, #16
 8005284:	4618      	mov	r0, r3
 8005286:	f000 fec7 	bl	8006018 <xTaskRemoveFromEventList>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d007      	beq.n	80052a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005290:	4b54      	ldr	r3, [pc, #336]	@ (80053e4 <xQueueSemaphoreTake+0x21c>)
 8005292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052a0:	f001 ffdc 	bl	800725c <vPortExitCritical>
				return pdPASS;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e098      	b.n	80053da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d112      	bne.n	80052d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00b      	beq.n	80052cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80052b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b8:	f383 8811 	msr	BASEPRI, r3
 80052bc:	f3bf 8f6f 	isb	sy
 80052c0:	f3bf 8f4f 	dsb	sy
 80052c4:	617b      	str	r3, [r7, #20]
}
 80052c6:	bf00      	nop
 80052c8:	bf00      	nop
 80052ca:	e7fd      	b.n	80052c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80052cc:	f001 ffc6 	bl	800725c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052d0:	2300      	movs	r3, #0
 80052d2:	e082      	b.n	80053da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d106      	bne.n	80052e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052da:	f107 030c 	add.w	r3, r7, #12
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fefe 	bl	80060e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052e4:	2301      	movs	r3, #1
 80052e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052e8:	f001 ffb8 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052ec:	f000 fc66 	bl	8005bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052f0:	f001 ff82 	bl	80071f8 <vPortEnterCritical>
 80052f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052fa:	b25b      	sxtb	r3, r3
 80052fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005300:	d103      	bne.n	800530a <xQueueSemaphoreTake+0x142>
 8005302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800530a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005310:	b25b      	sxtb	r3, r3
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005316:	d103      	bne.n	8005320 <xQueueSemaphoreTake+0x158>
 8005318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005320:	f001 ff9c 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005324:	463a      	mov	r2, r7
 8005326:	f107 030c 	add.w	r3, r7, #12
 800532a:	4611      	mov	r1, r2
 800532c:	4618      	mov	r0, r3
 800532e:	f000 feed 	bl	800610c <xTaskCheckForTimeOut>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d132      	bne.n	800539e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005338:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800533a:	f000 f94f 	bl	80055dc <prvIsQueueEmpty>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d026      	beq.n	8005392 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d109      	bne.n	8005360 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800534c:	f001 ff54 	bl	80071f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	4618      	mov	r0, r3
 8005356:	f001 f843 	bl	80063e0 <xTaskPriorityInherit>
 800535a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800535c:	f001 ff7e 	bl	800725c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005362:	3324      	adds	r3, #36	@ 0x24
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	4611      	mov	r1, r2
 8005368:	4618      	mov	r0, r3
 800536a:	f000 fe03 	bl	8005f74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800536e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005370:	f000 f8e2 	bl	8005538 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005374:	f000 fc30 	bl	8005bd8 <xTaskResumeAll>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	f47f af67 	bne.w	800524e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005380:	4b18      	ldr	r3, [pc, #96]	@ (80053e4 <xQueueSemaphoreTake+0x21c>)
 8005382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	f3bf 8f6f 	isb	sy
 8005390:	e75d      	b.n	800524e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005392:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005394:	f000 f8d0 	bl	8005538 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005398:	f000 fc1e 	bl	8005bd8 <xTaskResumeAll>
 800539c:	e757      	b.n	800524e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800539e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053a0:	f000 f8ca 	bl	8005538 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053a4:	f000 fc18 	bl	8005bd8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053aa:	f000 f917 	bl	80055dc <prvIsQueueEmpty>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	f43f af4c 	beq.w	800524e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80053b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00d      	beq.n	80053d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80053bc:	f001 ff1c 	bl	80071f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80053c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053c2:	f000 f811 	bl	80053e8 <prvGetDisinheritPriorityAfterTimeout>
 80053c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80053c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053ce:	4618      	mov	r0, r3
 80053d0:	f001 f8de 	bl	8006590 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80053d4:	f001 ff42 	bl	800725c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3738      	adds	r7, #56	@ 0x38
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	e000ed04 	.word	0xe000ed04

080053e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80053e8:	b480      	push	{r7}
 80053ea:	b085      	sub	sp, #20
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d006      	beq.n	8005406 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005402:	60fb      	str	r3, [r7, #12]
 8005404:	e001      	b.n	800540a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005406:	2300      	movs	r3, #0
 8005408:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800540a:	68fb      	ldr	r3, [r7, #12]
	}
 800540c:	4618      	mov	r0, r3
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10d      	bne.n	8005452 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d14d      	bne.n	80054da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	4618      	mov	r0, r3
 8005444:	f001 f834 	bl	80064b0 <xTaskPriorityDisinherit>
 8005448:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	609a      	str	r2, [r3, #8]
 8005450:	e043      	b.n	80054da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d119      	bne.n	800548c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6858      	ldr	r0, [r3, #4]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005460:	461a      	mov	r2, r3
 8005462:	68b9      	ldr	r1, [r7, #8]
 8005464:	f002 fa64 	bl	8007930 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	441a      	add	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	429a      	cmp	r2, r3
 8005480:	d32b      	bcc.n	80054da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	605a      	str	r2, [r3, #4]
 800548a:	e026      	b.n	80054da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	68d8      	ldr	r0, [r3, #12]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005494:	461a      	mov	r2, r3
 8005496:	68b9      	ldr	r1, [r7, #8]
 8005498:	f002 fa4a 	bl	8007930 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	68da      	ldr	r2, [r3, #12]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a4:	425b      	negs	r3, r3
 80054a6:	441a      	add	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	68da      	ldr	r2, [r3, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d207      	bcs.n	80054c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c0:	425b      	negs	r3, r3
 80054c2:	441a      	add	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d105      	bne.n	80054da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1c5a      	adds	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80054e2:	697b      	ldr	r3, [r7, #20]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3718      	adds	r7, #24
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d018      	beq.n	8005530 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005506:	441a      	add	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	68da      	ldr	r2, [r3, #12]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	429a      	cmp	r2, r3
 8005516:	d303      	bcc.n	8005520 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68d9      	ldr	r1, [r3, #12]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005528:	461a      	mov	r2, r3
 800552a:	6838      	ldr	r0, [r7, #0]
 800552c:	f002 fa00 	bl	8007930 <memcpy>
	}
}
 8005530:	bf00      	nop
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005540:	f001 fe5a 	bl	80071f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800554a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800554c:	e011      	b.n	8005572 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005552:	2b00      	cmp	r3, #0
 8005554:	d012      	beq.n	800557c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	3324      	adds	r3, #36	@ 0x24
 800555a:	4618      	mov	r0, r3
 800555c:	f000 fd5c 	bl	8006018 <xTaskRemoveFromEventList>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005566:	f000 fe35 	bl	80061d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800556a:	7bfb      	ldrb	r3, [r7, #15]
 800556c:	3b01      	subs	r3, #1
 800556e:	b2db      	uxtb	r3, r3
 8005570:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005576:	2b00      	cmp	r3, #0
 8005578:	dce9      	bgt.n	800554e <prvUnlockQueue+0x16>
 800557a:	e000      	b.n	800557e <prvUnlockQueue+0x46>
					break;
 800557c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	22ff      	movs	r2, #255	@ 0xff
 8005582:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005586:	f001 fe69 	bl	800725c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800558a:	f001 fe35 	bl	80071f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005594:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005596:	e011      	b.n	80055bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d012      	beq.n	80055c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	3310      	adds	r3, #16
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fd37 	bl	8006018 <xTaskRemoveFromEventList>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80055b0:	f000 fe10 	bl	80061d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80055b4:	7bbb      	ldrb	r3, [r7, #14]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	dce9      	bgt.n	8005598 <prvUnlockQueue+0x60>
 80055c4:	e000      	b.n	80055c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80055c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	22ff      	movs	r2, #255	@ 0xff
 80055cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80055d0:	f001 fe44 	bl	800725c <vPortExitCritical>
}
 80055d4:	bf00      	nop
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055e4:	f001 fe08 	bl	80071f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d102      	bne.n	80055f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80055f0:	2301      	movs	r3, #1
 80055f2:	60fb      	str	r3, [r7, #12]
 80055f4:	e001      	b.n	80055fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80055f6:	2300      	movs	r3, #0
 80055f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055fa:	f001 fe2f 	bl	800725c <vPortExitCritical>

	return xReturn;
 80055fe:	68fb      	ldr	r3, [r7, #12]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005610:	f001 fdf2 	bl	80071f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800561c:	429a      	cmp	r2, r3
 800561e:	d102      	bne.n	8005626 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005620:	2301      	movs	r3, #1
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	e001      	b.n	800562a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005626:	2300      	movs	r3, #0
 8005628:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800562a:	f001 fe17 	bl	800725c <vPortExitCritical>

	return xReturn;
 800562e:	68fb      	ldr	r3, [r7, #12]
}
 8005630:	4618      	mov	r0, r3
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005642:	2300      	movs	r3, #0
 8005644:	60fb      	str	r3, [r7, #12]
 8005646:	e014      	b.n	8005672 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005648:	4a0f      	ldr	r2, [pc, #60]	@ (8005688 <vQueueAddToRegistry+0x50>)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10b      	bne.n	800566c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005654:	490c      	ldr	r1, [pc, #48]	@ (8005688 <vQueueAddToRegistry+0x50>)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	683a      	ldr	r2, [r7, #0]
 800565a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800565e:	4a0a      	ldr	r2, [pc, #40]	@ (8005688 <vQueueAddToRegistry+0x50>)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	4413      	add	r3, r2
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800566a:	e006      	b.n	800567a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	3301      	adds	r3, #1
 8005670:	60fb      	str	r3, [r7, #12]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2b07      	cmp	r3, #7
 8005676:	d9e7      	bls.n	8005648 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005678:	bf00      	nop
 800567a:	bf00      	nop
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	2000164c 	.word	0x2000164c

0800568c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800569c:	f001 fdac 	bl	80071f8 <vPortEnterCritical>
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056a6:	b25b      	sxtb	r3, r3
 80056a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ac:	d103      	bne.n	80056b6 <vQueueWaitForMessageRestricted+0x2a>
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056bc:	b25b      	sxtb	r3, r3
 80056be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c2:	d103      	bne.n	80056cc <vQueueWaitForMessageRestricted+0x40>
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056cc:	f001 fdc6 	bl	800725c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d106      	bne.n	80056e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	3324      	adds	r3, #36	@ 0x24
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	68b9      	ldr	r1, [r7, #8]
 80056e0:	4618      	mov	r0, r3
 80056e2:	f000 fc6d 	bl	8005fc0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80056e6:	6978      	ldr	r0, [r7, #20]
 80056e8:	f7ff ff26 	bl	8005538 <prvUnlockQueue>
	}
 80056ec:	bf00      	nop
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b08e      	sub	sp, #56	@ 0x38
 80056f8:	af04      	add	r7, sp, #16
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
 8005700:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005704:	2b00      	cmp	r3, #0
 8005706:	d10b      	bne.n	8005720 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800570c:	f383 8811 	msr	BASEPRI, r3
 8005710:	f3bf 8f6f 	isb	sy
 8005714:	f3bf 8f4f 	dsb	sy
 8005718:	623b      	str	r3, [r7, #32]
}
 800571a:	bf00      	nop
 800571c:	bf00      	nop
 800571e:	e7fd      	b.n	800571c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10b      	bne.n	800573e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800572a:	f383 8811 	msr	BASEPRI, r3
 800572e:	f3bf 8f6f 	isb	sy
 8005732:	f3bf 8f4f 	dsb	sy
 8005736:	61fb      	str	r3, [r7, #28]
}
 8005738:	bf00      	nop
 800573a:	bf00      	nop
 800573c:	e7fd      	b.n	800573a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800573e:	23a8      	movs	r3, #168	@ 0xa8
 8005740:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	2ba8      	cmp	r3, #168	@ 0xa8
 8005746:	d00b      	beq.n	8005760 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800574c:	f383 8811 	msr	BASEPRI, r3
 8005750:	f3bf 8f6f 	isb	sy
 8005754:	f3bf 8f4f 	dsb	sy
 8005758:	61bb      	str	r3, [r7, #24]
}
 800575a:	bf00      	nop
 800575c:	bf00      	nop
 800575e:	e7fd      	b.n	800575c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005760:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01e      	beq.n	80057a6 <xTaskCreateStatic+0xb2>
 8005768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800576a:	2b00      	cmp	r3, #0
 800576c:	d01b      	beq.n	80057a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800576e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005776:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577a:	2202      	movs	r2, #2
 800577c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005780:	2300      	movs	r3, #0
 8005782:	9303      	str	r3, [sp, #12]
 8005784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005786:	9302      	str	r3, [sp, #8]
 8005788:	f107 0314 	add.w	r3, r7, #20
 800578c:	9301      	str	r3, [sp, #4]
 800578e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 f851 	bl	8005840 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800579e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057a0:	f000 f8f6 	bl	8005990 <prvAddNewTaskToReadyList>
 80057a4:	e001      	b.n	80057aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057aa:	697b      	ldr	r3, [r7, #20]
	}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3728      	adds	r7, #40	@ 0x28
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b08c      	sub	sp, #48	@ 0x30
 80057b8:	af04      	add	r7, sp, #16
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	603b      	str	r3, [r7, #0]
 80057c0:	4613      	mov	r3, r2
 80057c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80057c4:	88fb      	ldrh	r3, [r7, #6]
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4618      	mov	r0, r3
 80057ca:	f001 fe37 	bl	800743c <pvPortMalloc>
 80057ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00e      	beq.n	80057f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80057d6:	20a8      	movs	r0, #168	@ 0xa8
 80057d8:	f001 fe30 	bl	800743c <pvPortMalloc>
 80057dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d003      	beq.n	80057ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80057ea:	e005      	b.n	80057f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80057ec:	6978      	ldr	r0, [r7, #20]
 80057ee:	f001 fef3 	bl	80075d8 <vPortFree>
 80057f2:	e001      	b.n	80057f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d017      	beq.n	800582e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005806:	88fa      	ldrh	r2, [r7, #6]
 8005808:	2300      	movs	r3, #0
 800580a:	9303      	str	r3, [sp, #12]
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	9302      	str	r3, [sp, #8]
 8005810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005812:	9301      	str	r3, [sp, #4]
 8005814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	68b9      	ldr	r1, [r7, #8]
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f80f 	bl	8005840 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005822:	69f8      	ldr	r0, [r7, #28]
 8005824:	f000 f8b4 	bl	8005990 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005828:	2301      	movs	r3, #1
 800582a:	61bb      	str	r3, [r7, #24]
 800582c:	e002      	b.n	8005834 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800582e:	f04f 33ff 	mov.w	r3, #4294967295
 8005832:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005834:	69bb      	ldr	r3, [r7, #24]
	}
 8005836:	4618      	mov	r0, r3
 8005838:	3720      	adds	r7, #32
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
	...

08005840 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b088      	sub	sp, #32
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
 800584c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800584e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005850:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	461a      	mov	r2, r3
 8005858:	21a5      	movs	r1, #165	@ 0xa5
 800585a:	f001 ffdd 	bl	8007818 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005868:	3b01      	subs	r3, #1
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4413      	add	r3, r2
 800586e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	f023 0307 	bic.w	r3, r3, #7
 8005876:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00b      	beq.n	800589a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005886:	f383 8811 	msr	BASEPRI, r3
 800588a:	f3bf 8f6f 	isb	sy
 800588e:	f3bf 8f4f 	dsb	sy
 8005892:	617b      	str	r3, [r7, #20]
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop
 8005898:	e7fd      	b.n	8005896 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d01f      	beq.n	80058e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058a0:	2300      	movs	r3, #0
 80058a2:	61fb      	str	r3, [r7, #28]
 80058a4:	e012      	b.n	80058cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	4413      	add	r3, r2
 80058ac:	7819      	ldrb	r1, [r3, #0]
 80058ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	4413      	add	r3, r2
 80058b4:	3334      	adds	r3, #52	@ 0x34
 80058b6:	460a      	mov	r2, r1
 80058b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	4413      	add	r3, r2
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d006      	beq.n	80058d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	3301      	adds	r3, #1
 80058ca:	61fb      	str	r3, [r7, #28]
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	2b0f      	cmp	r3, #15
 80058d0:	d9e9      	bls.n	80058a6 <prvInitialiseNewTask+0x66>
 80058d2:	e000      	b.n	80058d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80058d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80058d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058de:	e003      	b.n	80058e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80058e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80058e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ea:	2b37      	cmp	r3, #55	@ 0x37
 80058ec:	d901      	bls.n	80058f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80058ee:	2337      	movs	r3, #55	@ 0x37
 80058f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80058f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80058f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80058fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005900:	2200      	movs	r2, #0
 8005902:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	3304      	adds	r3, #4
 8005908:	4618      	mov	r0, r3
 800590a:	f7fe ff3f 	bl	800478c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	3318      	adds	r3, #24
 8005912:	4618      	mov	r0, r3
 8005914:	f7fe ff3a 	bl	800478c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800591c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800591e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005920:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005926:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800592c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800592e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005930:	2200      	movs	r2, #0
 8005932:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005938:	2200      	movs	r2, #0
 800593a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	3354      	adds	r3, #84	@ 0x54
 8005942:	224c      	movs	r2, #76	@ 0x4c
 8005944:	2100      	movs	r1, #0
 8005946:	4618      	mov	r0, r3
 8005948:	f001 ff66 	bl	8007818 <memset>
 800594c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594e:	4a0d      	ldr	r2, [pc, #52]	@ (8005984 <prvInitialiseNewTask+0x144>)
 8005950:	659a      	str	r2, [r3, #88]	@ 0x58
 8005952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005954:	4a0c      	ldr	r2, [pc, #48]	@ (8005988 <prvInitialiseNewTask+0x148>)
 8005956:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595a:	4a0c      	ldr	r2, [pc, #48]	@ (800598c <prvInitialiseNewTask+0x14c>)
 800595c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800595e:	683a      	ldr	r2, [r7, #0]
 8005960:	68f9      	ldr	r1, [r7, #12]
 8005962:	69b8      	ldr	r0, [r7, #24]
 8005964:	f001 fb1a 	bl	8006f9c <pxPortInitialiseStack>
 8005968:	4602      	mov	r2, r0
 800596a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800596e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005978:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800597a:	bf00      	nop
 800597c:	3720      	adds	r7, #32
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	200058e0 	.word	0x200058e0
 8005988:	20005948 	.word	0x20005948
 800598c:	200059b0 	.word	0x200059b0

08005990 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005998:	f001 fc2e 	bl	80071f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800599c:	4b2d      	ldr	r3, [pc, #180]	@ (8005a54 <prvAddNewTaskToReadyList+0xc4>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	3301      	adds	r3, #1
 80059a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005a54 <prvAddNewTaskToReadyList+0xc4>)
 80059a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005a58 <prvAddNewTaskToReadyList+0xc8>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d109      	bne.n	80059c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005a58 <prvAddNewTaskToReadyList+0xc8>)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80059b4:	4b27      	ldr	r3, [pc, #156]	@ (8005a54 <prvAddNewTaskToReadyList+0xc4>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d110      	bne.n	80059de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80059bc:	f000 fc2e 	bl	800621c <prvInitialiseTaskLists>
 80059c0:	e00d      	b.n	80059de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80059c2:	4b26      	ldr	r3, [pc, #152]	@ (8005a5c <prvAddNewTaskToReadyList+0xcc>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d109      	bne.n	80059de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80059ca:	4b23      	ldr	r3, [pc, #140]	@ (8005a58 <prvAddNewTaskToReadyList+0xc8>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d802      	bhi.n	80059de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80059d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a58 <prvAddNewTaskToReadyList+0xc8>)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80059de:	4b20      	ldr	r3, [pc, #128]	@ (8005a60 <prvAddNewTaskToReadyList+0xd0>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3301      	adds	r3, #1
 80059e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005a60 <prvAddNewTaskToReadyList+0xd0>)
 80059e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80059e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a60 <prvAddNewTaskToReadyList+0xd0>)
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005a64 <prvAddNewTaskToReadyList+0xd4>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d903      	bls.n	8005a04 <prvAddNewTaskToReadyList+0x74>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a00:	4a18      	ldr	r2, [pc, #96]	@ (8005a64 <prvAddNewTaskToReadyList+0xd4>)
 8005a02:	6013      	str	r3, [r2, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a08:	4613      	mov	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4a15      	ldr	r2, [pc, #84]	@ (8005a68 <prvAddNewTaskToReadyList+0xd8>)
 8005a12:	441a      	add	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	3304      	adds	r3, #4
 8005a18:	4619      	mov	r1, r3
 8005a1a:	4610      	mov	r0, r2
 8005a1c:	f7fe fec3 	bl	80047a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a20:	f001 fc1c 	bl	800725c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a24:	4b0d      	ldr	r3, [pc, #52]	@ (8005a5c <prvAddNewTaskToReadyList+0xcc>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00e      	beq.n	8005a4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a58 <prvAddNewTaskToReadyList+0xc8>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d207      	bcs.n	8005a4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a6c <prvAddNewTaskToReadyList+0xdc>)
 8005a3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a40:	601a      	str	r2, [r3, #0]
 8005a42:	f3bf 8f4f 	dsb	sy
 8005a46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a4a:	bf00      	nop
 8005a4c:	3708      	adds	r7, #8
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20001b60 	.word	0x20001b60
 8005a58:	2000168c 	.word	0x2000168c
 8005a5c:	20001b6c 	.word	0x20001b6c
 8005a60:	20001b7c 	.word	0x20001b7c
 8005a64:	20001b68 	.word	0x20001b68
 8005a68:	20001690 	.word	0x20001690
 8005a6c:	e000ed04 	.word	0xe000ed04

08005a70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d018      	beq.n	8005ab4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005a82:	4b14      	ldr	r3, [pc, #80]	@ (8005ad4 <vTaskDelay+0x64>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <vTaskDelay+0x32>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	60bb      	str	r3, [r7, #8]
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005aa2:	f000 f88b 	bl	8005bbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 fe09 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005aae:	f000 f893 	bl	8005bd8 <xTaskResumeAll>
 8005ab2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d107      	bne.n	8005aca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005aba:	4b07      	ldr	r3, [pc, #28]	@ (8005ad8 <vTaskDelay+0x68>)
 8005abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005aca:	bf00      	nop
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	20001b88 	.word	0x20001b88
 8005ad8:	e000ed04 	.word	0xe000ed04

08005adc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b08a      	sub	sp, #40	@ 0x28
 8005ae0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005aea:	463a      	mov	r2, r7
 8005aec:	1d39      	adds	r1, r7, #4
 8005aee:	f107 0308 	add.w	r3, r7, #8
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fe fdf6 	bl	80046e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005af8:	6839      	ldr	r1, [r7, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	68ba      	ldr	r2, [r7, #8]
 8005afe:	9202      	str	r2, [sp, #8]
 8005b00:	9301      	str	r3, [sp, #4]
 8005b02:	2300      	movs	r3, #0
 8005b04:	9300      	str	r3, [sp, #0]
 8005b06:	2300      	movs	r3, #0
 8005b08:	460a      	mov	r2, r1
 8005b0a:	4924      	ldr	r1, [pc, #144]	@ (8005b9c <vTaskStartScheduler+0xc0>)
 8005b0c:	4824      	ldr	r0, [pc, #144]	@ (8005ba0 <vTaskStartScheduler+0xc4>)
 8005b0e:	f7ff fdf1 	bl	80056f4 <xTaskCreateStatic>
 8005b12:	4603      	mov	r3, r0
 8005b14:	4a23      	ldr	r2, [pc, #140]	@ (8005ba4 <vTaskStartScheduler+0xc8>)
 8005b16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b18:	4b22      	ldr	r3, [pc, #136]	@ (8005ba4 <vTaskStartScheduler+0xc8>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d002      	beq.n	8005b26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b20:	2301      	movs	r3, #1
 8005b22:	617b      	str	r3, [r7, #20]
 8005b24:	e001      	b.n	8005b2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b26:	2300      	movs	r3, #0
 8005b28:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d102      	bne.n	8005b36 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005b30:	f000 fe1a 	bl	8006768 <xTimerCreateTimerTask>
 8005b34:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d11b      	bne.n	8005b74 <vTaskStartScheduler+0x98>
	__asm volatile
 8005b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b40:	f383 8811 	msr	BASEPRI, r3
 8005b44:	f3bf 8f6f 	isb	sy
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	613b      	str	r3, [r7, #16]
}
 8005b4e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b50:	4b15      	ldr	r3, [pc, #84]	@ (8005ba8 <vTaskStartScheduler+0xcc>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3354      	adds	r3, #84	@ 0x54
 8005b56:	4a15      	ldr	r2, [pc, #84]	@ (8005bac <vTaskStartScheduler+0xd0>)
 8005b58:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b5a:	4b15      	ldr	r3, [pc, #84]	@ (8005bb0 <vTaskStartScheduler+0xd4>)
 8005b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b60:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b62:	4b14      	ldr	r3, [pc, #80]	@ (8005bb4 <vTaskStartScheduler+0xd8>)
 8005b64:	2201      	movs	r2, #1
 8005b66:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b68:	4b13      	ldr	r3, [pc, #76]	@ (8005bb8 <vTaskStartScheduler+0xdc>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b6e:	f001 fa9f 	bl	80070b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b72:	e00f      	b.n	8005b94 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7a:	d10b      	bne.n	8005b94 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	60fb      	str	r3, [r7, #12]
}
 8005b8e:	bf00      	nop
 8005b90:	bf00      	nop
 8005b92:	e7fd      	b.n	8005b90 <vTaskStartScheduler+0xb4>
}
 8005b94:	bf00      	nop
 8005b96:	3718      	adds	r7, #24
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	08007a84 	.word	0x08007a84
 8005ba0:	080061ed 	.word	0x080061ed
 8005ba4:	20001b84 	.word	0x20001b84
 8005ba8:	2000168c 	.word	0x2000168c
 8005bac:	20000044 	.word	0x20000044
 8005bb0:	20001b80 	.word	0x20001b80
 8005bb4:	20001b6c 	.word	0x20001b6c
 8005bb8:	20001b64 	.word	0x20001b64

08005bbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005bc0:	4b04      	ldr	r3, [pc, #16]	@ (8005bd4 <vTaskSuspendAll+0x18>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	4a03      	ldr	r2, [pc, #12]	@ (8005bd4 <vTaskSuspendAll+0x18>)
 8005bc8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005bca:	bf00      	nop
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	20001b88 	.word	0x20001b88

08005bd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005bde:	2300      	movs	r3, #0
 8005be0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005be2:	2300      	movs	r3, #0
 8005be4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005be6:	4b42      	ldr	r3, [pc, #264]	@ (8005cf0 <xTaskResumeAll+0x118>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10b      	bne.n	8005c06 <xTaskResumeAll+0x2e>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	603b      	str	r3, [r7, #0]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c06:	f001 faf7 	bl	80071f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c0a:	4b39      	ldr	r3, [pc, #228]	@ (8005cf0 <xTaskResumeAll+0x118>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	4a37      	ldr	r2, [pc, #220]	@ (8005cf0 <xTaskResumeAll+0x118>)
 8005c12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c14:	4b36      	ldr	r3, [pc, #216]	@ (8005cf0 <xTaskResumeAll+0x118>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d162      	bne.n	8005ce2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c1c:	4b35      	ldr	r3, [pc, #212]	@ (8005cf4 <xTaskResumeAll+0x11c>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d05e      	beq.n	8005ce2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c24:	e02f      	b.n	8005c86 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c26:	4b34      	ldr	r3, [pc, #208]	@ (8005cf8 <xTaskResumeAll+0x120>)
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	3318      	adds	r3, #24
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7fe fe14 	bl	8004860 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f7fe fe0f 	bl	8004860 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c46:	4b2d      	ldr	r3, [pc, #180]	@ (8005cfc <xTaskResumeAll+0x124>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d903      	bls.n	8005c56 <xTaskResumeAll+0x7e>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c52:	4a2a      	ldr	r2, [pc, #168]	@ (8005cfc <xTaskResumeAll+0x124>)
 8005c54:	6013      	str	r3, [r2, #0]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	4413      	add	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	4a27      	ldr	r2, [pc, #156]	@ (8005d00 <xTaskResumeAll+0x128>)
 8005c64:	441a      	add	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	4610      	mov	r0, r2
 8005c6e:	f7fe fd9a 	bl	80047a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c76:	4b23      	ldr	r3, [pc, #140]	@ (8005d04 <xTaskResumeAll+0x12c>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d302      	bcc.n	8005c86 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005c80:	4b21      	ldr	r3, [pc, #132]	@ (8005d08 <xTaskResumeAll+0x130>)
 8005c82:	2201      	movs	r2, #1
 8005c84:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c86:	4b1c      	ldr	r3, [pc, #112]	@ (8005cf8 <xTaskResumeAll+0x120>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1cb      	bne.n	8005c26 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d001      	beq.n	8005c98 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c94:	f000 fb66 	bl	8006364 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005c98:	4b1c      	ldr	r3, [pc, #112]	@ (8005d0c <xTaskResumeAll+0x134>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d010      	beq.n	8005cc6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ca4:	f000 f846 	bl	8005d34 <xTaskIncrementTick>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d002      	beq.n	8005cb4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005cae:	4b16      	ldr	r3, [pc, #88]	@ (8005d08 <xTaskResumeAll+0x130>)
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1f1      	bne.n	8005ca4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005cc0:	4b12      	ldr	r3, [pc, #72]	@ (8005d0c <xTaskResumeAll+0x134>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005cc6:	4b10      	ldr	r3, [pc, #64]	@ (8005d08 <xTaskResumeAll+0x130>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d009      	beq.n	8005ce2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8005d10 <xTaskResumeAll+0x138>)
 8005cd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd8:	601a      	str	r2, [r3, #0]
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ce2:	f001 fabb 	bl	800725c <vPortExitCritical>

	return xAlreadyYielded;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	20001b88 	.word	0x20001b88
 8005cf4:	20001b60 	.word	0x20001b60
 8005cf8:	20001b20 	.word	0x20001b20
 8005cfc:	20001b68 	.word	0x20001b68
 8005d00:	20001690 	.word	0x20001690
 8005d04:	2000168c 	.word	0x2000168c
 8005d08:	20001b74 	.word	0x20001b74
 8005d0c:	20001b70 	.word	0x20001b70
 8005d10:	e000ed04 	.word	0xe000ed04

08005d14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d1a:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <xTaskGetTickCount+0x1c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d20:	687b      	ldr	r3, [r7, #4]
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	20001b64 	.word	0x20001b64

08005d34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d3e:	4b4f      	ldr	r3, [pc, #316]	@ (8005e7c <xTaskIncrementTick+0x148>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f040 8090 	bne.w	8005e68 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d48:	4b4d      	ldr	r3, [pc, #308]	@ (8005e80 <xTaskIncrementTick+0x14c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d50:	4a4b      	ldr	r2, [pc, #300]	@ (8005e80 <xTaskIncrementTick+0x14c>)
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d121      	bne.n	8005da0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d5c:	4b49      	ldr	r3, [pc, #292]	@ (8005e84 <xTaskIncrementTick+0x150>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00b      	beq.n	8005d7e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6a:	f383 8811 	msr	BASEPRI, r3
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	f3bf 8f4f 	dsb	sy
 8005d76:	603b      	str	r3, [r7, #0]
}
 8005d78:	bf00      	nop
 8005d7a:	bf00      	nop
 8005d7c:	e7fd      	b.n	8005d7a <xTaskIncrementTick+0x46>
 8005d7e:	4b41      	ldr	r3, [pc, #260]	@ (8005e84 <xTaskIncrementTick+0x150>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	4b40      	ldr	r3, [pc, #256]	@ (8005e88 <xTaskIncrementTick+0x154>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a3e      	ldr	r2, [pc, #248]	@ (8005e84 <xTaskIncrementTick+0x150>)
 8005d8a:	6013      	str	r3, [r2, #0]
 8005d8c:	4a3e      	ldr	r2, [pc, #248]	@ (8005e88 <xTaskIncrementTick+0x154>)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	4b3e      	ldr	r3, [pc, #248]	@ (8005e8c <xTaskIncrementTick+0x158>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	3301      	adds	r3, #1
 8005d98:	4a3c      	ldr	r2, [pc, #240]	@ (8005e8c <xTaskIncrementTick+0x158>)
 8005d9a:	6013      	str	r3, [r2, #0]
 8005d9c:	f000 fae2 	bl	8006364 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005da0:	4b3b      	ldr	r3, [pc, #236]	@ (8005e90 <xTaskIncrementTick+0x15c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d349      	bcc.n	8005e3e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005daa:	4b36      	ldr	r3, [pc, #216]	@ (8005e84 <xTaskIncrementTick+0x150>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d104      	bne.n	8005dbe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005db4:	4b36      	ldr	r3, [pc, #216]	@ (8005e90 <xTaskIncrementTick+0x15c>)
 8005db6:	f04f 32ff 	mov.w	r2, #4294967295
 8005dba:	601a      	str	r2, [r3, #0]
					break;
 8005dbc:	e03f      	b.n	8005e3e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dbe:	4b31      	ldr	r3, [pc, #196]	@ (8005e84 <xTaskIncrementTick+0x150>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d203      	bcs.n	8005dde <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005dd6:	4a2e      	ldr	r2, [pc, #184]	@ (8005e90 <xTaskIncrementTick+0x15c>)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005ddc:	e02f      	b.n	8005e3e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	3304      	adds	r3, #4
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fe fd3c 	bl	8004860 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d004      	beq.n	8005dfa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	3318      	adds	r3, #24
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fe fd33 	bl	8004860 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dfe:	4b25      	ldr	r3, [pc, #148]	@ (8005e94 <xTaskIncrementTick+0x160>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d903      	bls.n	8005e0e <xTaskIncrementTick+0xda>
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0a:	4a22      	ldr	r2, [pc, #136]	@ (8005e94 <xTaskIncrementTick+0x160>)
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e12:	4613      	mov	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005e98 <xTaskIncrementTick+0x164>)
 8005e1c:	441a      	add	r2, r3
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	3304      	adds	r3, #4
 8005e22:	4619      	mov	r1, r3
 8005e24:	4610      	mov	r0, r2
 8005e26:	f7fe fcbe 	bl	80047a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005e9c <xTaskIncrementTick+0x168>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d3b8      	bcc.n	8005daa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e3c:	e7b5      	b.n	8005daa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e3e:	4b17      	ldr	r3, [pc, #92]	@ (8005e9c <xTaskIncrementTick+0x168>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e44:	4914      	ldr	r1, [pc, #80]	@ (8005e98 <xTaskIncrementTick+0x164>)
 8005e46:	4613      	mov	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4413      	add	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	440b      	add	r3, r1
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d901      	bls.n	8005e5a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005e56:	2301      	movs	r3, #1
 8005e58:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e5a:	4b11      	ldr	r3, [pc, #68]	@ (8005ea0 <xTaskIncrementTick+0x16c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d007      	beq.n	8005e72 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005e62:	2301      	movs	r3, #1
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	e004      	b.n	8005e72 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e68:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea4 <xTaskIncrementTick+0x170>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	4a0d      	ldr	r2, [pc, #52]	@ (8005ea4 <xTaskIncrementTick+0x170>)
 8005e70:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e72:	697b      	ldr	r3, [r7, #20]
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	20001b88 	.word	0x20001b88
 8005e80:	20001b64 	.word	0x20001b64
 8005e84:	20001b18 	.word	0x20001b18
 8005e88:	20001b1c 	.word	0x20001b1c
 8005e8c:	20001b78 	.word	0x20001b78
 8005e90:	20001b80 	.word	0x20001b80
 8005e94:	20001b68 	.word	0x20001b68
 8005e98:	20001690 	.word	0x20001690
 8005e9c:	2000168c 	.word	0x2000168c
 8005ea0:	20001b74 	.word	0x20001b74
 8005ea4:	20001b70 	.word	0x20001b70

08005ea8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005eae:	4b2b      	ldr	r3, [pc, #172]	@ (8005f5c <vTaskSwitchContext+0xb4>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8005f60 <vTaskSwitchContext+0xb8>)
 8005eb8:	2201      	movs	r2, #1
 8005eba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ebc:	e047      	b.n	8005f4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005ebe:	4b28      	ldr	r3, [pc, #160]	@ (8005f60 <vTaskSwitchContext+0xb8>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ec4:	4b27      	ldr	r3, [pc, #156]	@ (8005f64 <vTaskSwitchContext+0xbc>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	60fb      	str	r3, [r7, #12]
 8005eca:	e011      	b.n	8005ef0 <vTaskSwitchContext+0x48>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10b      	bne.n	8005eea <vTaskSwitchContext+0x42>
	__asm volatile
 8005ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed6:	f383 8811 	msr	BASEPRI, r3
 8005eda:	f3bf 8f6f 	isb	sy
 8005ede:	f3bf 8f4f 	dsb	sy
 8005ee2:	607b      	str	r3, [r7, #4]
}
 8005ee4:	bf00      	nop
 8005ee6:	bf00      	nop
 8005ee8:	e7fd      	b.n	8005ee6 <vTaskSwitchContext+0x3e>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	3b01      	subs	r3, #1
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	491d      	ldr	r1, [pc, #116]	@ (8005f68 <vTaskSwitchContext+0xc0>)
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	4413      	add	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	440b      	add	r3, r1
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d0e3      	beq.n	8005ecc <vTaskSwitchContext+0x24>
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	4613      	mov	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4a16      	ldr	r2, [pc, #88]	@ (8005f68 <vTaskSwitchContext+0xc0>)
 8005f10:	4413      	add	r3, r2
 8005f12:	60bb      	str	r3, [r7, #8]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	605a      	str	r2, [r3, #4]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	3308      	adds	r3, #8
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d104      	bne.n	8005f34 <vTaskSwitchContext+0x8c>
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	605a      	str	r2, [r3, #4]
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005f6c <vTaskSwitchContext+0xc4>)
 8005f3c:	6013      	str	r3, [r2, #0]
 8005f3e:	4a09      	ldr	r2, [pc, #36]	@ (8005f64 <vTaskSwitchContext+0xbc>)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f44:	4b09      	ldr	r3, [pc, #36]	@ (8005f6c <vTaskSwitchContext+0xc4>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	3354      	adds	r3, #84	@ 0x54
 8005f4a:	4a09      	ldr	r2, [pc, #36]	@ (8005f70 <vTaskSwitchContext+0xc8>)
 8005f4c:	6013      	str	r3, [r2, #0]
}
 8005f4e:	bf00      	nop
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20001b88 	.word	0x20001b88
 8005f60:	20001b74 	.word	0x20001b74
 8005f64:	20001b68 	.word	0x20001b68
 8005f68:	20001690 	.word	0x20001690
 8005f6c:	2000168c 	.word	0x2000168c
 8005f70:	20000044 	.word	0x20000044

08005f74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d10b      	bne.n	8005f9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f88:	f383 8811 	msr	BASEPRI, r3
 8005f8c:	f3bf 8f6f 	isb	sy
 8005f90:	f3bf 8f4f 	dsb	sy
 8005f94:	60fb      	str	r3, [r7, #12]
}
 8005f96:	bf00      	nop
 8005f98:	bf00      	nop
 8005f9a:	e7fd      	b.n	8005f98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f9c:	4b07      	ldr	r3, [pc, #28]	@ (8005fbc <vTaskPlaceOnEventList+0x48>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3318      	adds	r3, #24
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7fe fc22 	bl	80047ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005faa:	2101      	movs	r1, #1
 8005fac:	6838      	ldr	r0, [r7, #0]
 8005fae:	f000 fb87 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
}
 8005fb2:	bf00      	nop
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	2000168c 	.word	0x2000168c

08005fc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10b      	bne.n	8005fea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	617b      	str	r3, [r7, #20]
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	e7fd      	b.n	8005fe6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fea:	4b0a      	ldr	r3, [pc, #40]	@ (8006014 <vTaskPlaceOnEventListRestricted+0x54>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3318      	adds	r3, #24
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f7fe fbd7 	bl	80047a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d002      	beq.n	8006004 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8006002:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	68b8      	ldr	r0, [r7, #8]
 8006008:	f000 fb5a 	bl	80066c0 <prvAddCurrentTaskToDelayedList>
	}
 800600c:	bf00      	nop
 800600e:	3718      	adds	r7, #24
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	2000168c 	.word	0x2000168c

08006018 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10b      	bne.n	8006046 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800602e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006032:	f383 8811 	msr	BASEPRI, r3
 8006036:	f3bf 8f6f 	isb	sy
 800603a:	f3bf 8f4f 	dsb	sy
 800603e:	60fb      	str	r3, [r7, #12]
}
 8006040:	bf00      	nop
 8006042:	bf00      	nop
 8006044:	e7fd      	b.n	8006042 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	3318      	adds	r3, #24
 800604a:	4618      	mov	r0, r3
 800604c:	f7fe fc08 	bl	8004860 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006050:	4b1d      	ldr	r3, [pc, #116]	@ (80060c8 <xTaskRemoveFromEventList+0xb0>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d11d      	bne.n	8006094 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	3304      	adds	r3, #4
 800605c:	4618      	mov	r0, r3
 800605e:	f7fe fbff 	bl	8004860 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006066:	4b19      	ldr	r3, [pc, #100]	@ (80060cc <xTaskRemoveFromEventList+0xb4>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d903      	bls.n	8006076 <xTaskRemoveFromEventList+0x5e>
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006072:	4a16      	ldr	r2, [pc, #88]	@ (80060cc <xTaskRemoveFromEventList+0xb4>)
 8006074:	6013      	str	r3, [r2, #0]
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800607a:	4613      	mov	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4a13      	ldr	r2, [pc, #76]	@ (80060d0 <xTaskRemoveFromEventList+0xb8>)
 8006084:	441a      	add	r2, r3
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	3304      	adds	r3, #4
 800608a:	4619      	mov	r1, r3
 800608c:	4610      	mov	r0, r2
 800608e:	f7fe fb8a 	bl	80047a6 <vListInsertEnd>
 8006092:	e005      	b.n	80060a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	3318      	adds	r3, #24
 8006098:	4619      	mov	r1, r3
 800609a:	480e      	ldr	r0, [pc, #56]	@ (80060d4 <xTaskRemoveFromEventList+0xbc>)
 800609c:	f7fe fb83 	bl	80047a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060a4:	4b0c      	ldr	r3, [pc, #48]	@ (80060d8 <xTaskRemoveFromEventList+0xc0>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d905      	bls.n	80060ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060ae:	2301      	movs	r3, #1
 80060b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060b2:	4b0a      	ldr	r3, [pc, #40]	@ (80060dc <xTaskRemoveFromEventList+0xc4>)
 80060b4:	2201      	movs	r2, #1
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	e001      	b.n	80060be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80060be:	697b      	ldr	r3, [r7, #20]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	20001b88 	.word	0x20001b88
 80060cc:	20001b68 	.word	0x20001b68
 80060d0:	20001690 	.word	0x20001690
 80060d4:	20001b20 	.word	0x20001b20
 80060d8:	2000168c 	.word	0x2000168c
 80060dc:	20001b74 	.word	0x20001b74

080060e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060e8:	4b06      	ldr	r3, [pc, #24]	@ (8006104 <vTaskInternalSetTimeOutState+0x24>)
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060f0:	4b05      	ldr	r3, [pc, #20]	@ (8006108 <vTaskInternalSetTimeOutState+0x28>)
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	605a      	str	r2, [r3, #4]
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	20001b78 	.word	0x20001b78
 8006108:	20001b64 	.word	0x20001b64

0800610c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b088      	sub	sp, #32
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d10b      	bne.n	8006134 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800611c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006120:	f383 8811 	msr	BASEPRI, r3
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	613b      	str	r3, [r7, #16]
}
 800612e:	bf00      	nop
 8006130:	bf00      	nop
 8006132:	e7fd      	b.n	8006130 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10b      	bne.n	8006152 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800613a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800613e:	f383 8811 	msr	BASEPRI, r3
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	f3bf 8f4f 	dsb	sy
 800614a:	60fb      	str	r3, [r7, #12]
}
 800614c:	bf00      	nop
 800614e:	bf00      	nop
 8006150:	e7fd      	b.n	800614e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006152:	f001 f851 	bl	80071f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006156:	4b1d      	ldr	r3, [pc, #116]	@ (80061cc <xTaskCheckForTimeOut+0xc0>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616e:	d102      	bne.n	8006176 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006170:	2300      	movs	r3, #0
 8006172:	61fb      	str	r3, [r7, #28]
 8006174:	e023      	b.n	80061be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b15      	ldr	r3, [pc, #84]	@ (80061d0 <xTaskCheckForTimeOut+0xc4>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d007      	beq.n	8006192 <xTaskCheckForTimeOut+0x86>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	429a      	cmp	r2, r3
 800618a:	d302      	bcc.n	8006192 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800618c:	2301      	movs	r3, #1
 800618e:	61fb      	str	r3, [r7, #28]
 8006190:	e015      	b.n	80061be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	429a      	cmp	r2, r3
 800619a:	d20b      	bcs.n	80061b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	1ad2      	subs	r2, r2, r3
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff ff99 	bl	80060e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061ae:	2300      	movs	r3, #0
 80061b0:	61fb      	str	r3, [r7, #28]
 80061b2:	e004      	b.n	80061be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2200      	movs	r2, #0
 80061b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061ba:	2301      	movs	r3, #1
 80061bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061be:	f001 f84d 	bl	800725c <vPortExitCritical>

	return xReturn;
 80061c2:	69fb      	ldr	r3, [r7, #28]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3720      	adds	r7, #32
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	20001b64 	.word	0x20001b64
 80061d0:	20001b78 	.word	0x20001b78

080061d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061d4:	b480      	push	{r7}
 80061d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80061d8:	4b03      	ldr	r3, [pc, #12]	@ (80061e8 <vTaskMissedYield+0x14>)
 80061da:	2201      	movs	r2, #1
 80061dc:	601a      	str	r2, [r3, #0]
}
 80061de:	bf00      	nop
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	20001b74 	.word	0x20001b74

080061ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b082      	sub	sp, #8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061f4:	f000 f852 	bl	800629c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061f8:	4b06      	ldr	r3, [pc, #24]	@ (8006214 <prvIdleTask+0x28>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d9f9      	bls.n	80061f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006200:	4b05      	ldr	r3, [pc, #20]	@ (8006218 <prvIdleTask+0x2c>)
 8006202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	f3bf 8f4f 	dsb	sy
 800620c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006210:	e7f0      	b.n	80061f4 <prvIdleTask+0x8>
 8006212:	bf00      	nop
 8006214:	20001690 	.word	0x20001690
 8006218:	e000ed04 	.word	0xe000ed04

0800621c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006222:	2300      	movs	r3, #0
 8006224:	607b      	str	r3, [r7, #4]
 8006226:	e00c      	b.n	8006242 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	4613      	mov	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4413      	add	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4a12      	ldr	r2, [pc, #72]	@ (800627c <prvInitialiseTaskLists+0x60>)
 8006234:	4413      	add	r3, r2
 8006236:	4618      	mov	r0, r3
 8006238:	f7fe fa88 	bl	800474c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	3301      	adds	r3, #1
 8006240:	607b      	str	r3, [r7, #4]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b37      	cmp	r3, #55	@ 0x37
 8006246:	d9ef      	bls.n	8006228 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006248:	480d      	ldr	r0, [pc, #52]	@ (8006280 <prvInitialiseTaskLists+0x64>)
 800624a:	f7fe fa7f 	bl	800474c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800624e:	480d      	ldr	r0, [pc, #52]	@ (8006284 <prvInitialiseTaskLists+0x68>)
 8006250:	f7fe fa7c 	bl	800474c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006254:	480c      	ldr	r0, [pc, #48]	@ (8006288 <prvInitialiseTaskLists+0x6c>)
 8006256:	f7fe fa79 	bl	800474c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800625a:	480c      	ldr	r0, [pc, #48]	@ (800628c <prvInitialiseTaskLists+0x70>)
 800625c:	f7fe fa76 	bl	800474c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006260:	480b      	ldr	r0, [pc, #44]	@ (8006290 <prvInitialiseTaskLists+0x74>)
 8006262:	f7fe fa73 	bl	800474c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006266:	4b0b      	ldr	r3, [pc, #44]	@ (8006294 <prvInitialiseTaskLists+0x78>)
 8006268:	4a05      	ldr	r2, [pc, #20]	@ (8006280 <prvInitialiseTaskLists+0x64>)
 800626a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800626c:	4b0a      	ldr	r3, [pc, #40]	@ (8006298 <prvInitialiseTaskLists+0x7c>)
 800626e:	4a05      	ldr	r2, [pc, #20]	@ (8006284 <prvInitialiseTaskLists+0x68>)
 8006270:	601a      	str	r2, [r3, #0]
}
 8006272:	bf00      	nop
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	20001690 	.word	0x20001690
 8006280:	20001af0 	.word	0x20001af0
 8006284:	20001b04 	.word	0x20001b04
 8006288:	20001b20 	.word	0x20001b20
 800628c:	20001b34 	.word	0x20001b34
 8006290:	20001b4c 	.word	0x20001b4c
 8006294:	20001b18 	.word	0x20001b18
 8006298:	20001b1c 	.word	0x20001b1c

0800629c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062a2:	e019      	b.n	80062d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062a4:	f000 ffa8 	bl	80071f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a8:	4b10      	ldr	r3, [pc, #64]	@ (80062ec <prvCheckTasksWaitingTermination+0x50>)
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	3304      	adds	r3, #4
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7fe fad3 	bl	8004860 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062ba:	4b0d      	ldr	r3, [pc, #52]	@ (80062f0 <prvCheckTasksWaitingTermination+0x54>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3b01      	subs	r3, #1
 80062c0:	4a0b      	ldr	r2, [pc, #44]	@ (80062f0 <prvCheckTasksWaitingTermination+0x54>)
 80062c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80062c4:	4b0b      	ldr	r3, [pc, #44]	@ (80062f4 <prvCheckTasksWaitingTermination+0x58>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3b01      	subs	r3, #1
 80062ca:	4a0a      	ldr	r2, [pc, #40]	@ (80062f4 <prvCheckTasksWaitingTermination+0x58>)
 80062cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80062ce:	f000 ffc5 	bl	800725c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 f810 	bl	80062f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062d8:	4b06      	ldr	r3, [pc, #24]	@ (80062f4 <prvCheckTasksWaitingTermination+0x58>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1e1      	bne.n	80062a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80062e0:	bf00      	nop
 80062e2:	bf00      	nop
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	20001b34 	.word	0x20001b34
 80062f0:	20001b60 	.word	0x20001b60
 80062f4:	20001b48 	.word	0x20001b48

080062f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	3354      	adds	r3, #84	@ 0x54
 8006304:	4618      	mov	r0, r3
 8006306:	f001 fa8f 	bl	8007828 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006310:	2b00      	cmp	r3, #0
 8006312:	d108      	bne.n	8006326 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006318:	4618      	mov	r0, r3
 800631a:	f001 f95d 	bl	80075d8 <vPortFree>
				vPortFree( pxTCB );
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f001 f95a 	bl	80075d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006324:	e019      	b.n	800635a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800632c:	2b01      	cmp	r3, #1
 800632e:	d103      	bne.n	8006338 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f001 f951 	bl	80075d8 <vPortFree>
	}
 8006336:	e010      	b.n	800635a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800633e:	2b02      	cmp	r3, #2
 8006340:	d00b      	beq.n	800635a <prvDeleteTCB+0x62>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	60fb      	str	r3, [r7, #12]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <prvDeleteTCB+0x5e>
	}
 800635a:	bf00      	nop
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
	...

08006364 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800636a:	4b0c      	ldr	r3, [pc, #48]	@ (800639c <prvResetNextTaskUnblockTime+0x38>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d104      	bne.n	800637e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006374:	4b0a      	ldr	r3, [pc, #40]	@ (80063a0 <prvResetNextTaskUnblockTime+0x3c>)
 8006376:	f04f 32ff 	mov.w	r2, #4294967295
 800637a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800637c:	e008      	b.n	8006390 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800637e:	4b07      	ldr	r3, [pc, #28]	@ (800639c <prvResetNextTaskUnblockTime+0x38>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	4a04      	ldr	r2, [pc, #16]	@ (80063a0 <prvResetNextTaskUnblockTime+0x3c>)
 800638e:	6013      	str	r3, [r2, #0]
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr
 800639c:	20001b18 	.word	0x20001b18
 80063a0:	20001b80 	.word	0x20001b80

080063a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063aa:	4b0b      	ldr	r3, [pc, #44]	@ (80063d8 <xTaskGetSchedulerState+0x34>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d102      	bne.n	80063b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063b2:	2301      	movs	r3, #1
 80063b4:	607b      	str	r3, [r7, #4]
 80063b6:	e008      	b.n	80063ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063b8:	4b08      	ldr	r3, [pc, #32]	@ (80063dc <xTaskGetSchedulerState+0x38>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d102      	bne.n	80063c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063c0:	2302      	movs	r3, #2
 80063c2:	607b      	str	r3, [r7, #4]
 80063c4:	e001      	b.n	80063ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80063c6:	2300      	movs	r3, #0
 80063c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063ca:	687b      	ldr	r3, [r7, #4]
	}
 80063cc:	4618      	mov	r0, r3
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr
 80063d8:	20001b6c 	.word	0x20001b6c
 80063dc:	20001b88 	.word	0x20001b88

080063e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80063ec:	2300      	movs	r3, #0
 80063ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d051      	beq.n	800649a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063fa:	4b2a      	ldr	r3, [pc, #168]	@ (80064a4 <xTaskPriorityInherit+0xc4>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006400:	429a      	cmp	r2, r3
 8006402:	d241      	bcs.n	8006488 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	2b00      	cmp	r3, #0
 800640a:	db06      	blt.n	800641a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800640c:	4b25      	ldr	r3, [pc, #148]	@ (80064a4 <xTaskPriorityInherit+0xc4>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006412:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	6959      	ldr	r1, [r3, #20]
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006422:	4613      	mov	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	4a1f      	ldr	r2, [pc, #124]	@ (80064a8 <xTaskPriorityInherit+0xc8>)
 800642c:	4413      	add	r3, r2
 800642e:	4299      	cmp	r1, r3
 8006430:	d122      	bne.n	8006478 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	3304      	adds	r3, #4
 8006436:	4618      	mov	r0, r3
 8006438:	f7fe fa12 	bl	8004860 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800643c:	4b19      	ldr	r3, [pc, #100]	@ (80064a4 <xTaskPriorityInherit+0xc4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800644a:	4b18      	ldr	r3, [pc, #96]	@ (80064ac <xTaskPriorityInherit+0xcc>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	429a      	cmp	r2, r3
 8006450:	d903      	bls.n	800645a <xTaskPriorityInherit+0x7a>
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006456:	4a15      	ldr	r2, [pc, #84]	@ (80064ac <xTaskPriorityInherit+0xcc>)
 8006458:	6013      	str	r3, [r2, #0]
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800645e:	4613      	mov	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4413      	add	r3, r2
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4a10      	ldr	r2, [pc, #64]	@ (80064a8 <xTaskPriorityInherit+0xc8>)
 8006468:	441a      	add	r2, r3
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	3304      	adds	r3, #4
 800646e:	4619      	mov	r1, r3
 8006470:	4610      	mov	r0, r2
 8006472:	f7fe f998 	bl	80047a6 <vListInsertEnd>
 8006476:	e004      	b.n	8006482 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006478:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <xTaskPriorityInherit+0xc4>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006482:	2301      	movs	r3, #1
 8006484:	60fb      	str	r3, [r7, #12]
 8006486:	e008      	b.n	800649a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800648c:	4b05      	ldr	r3, [pc, #20]	@ (80064a4 <xTaskPriorityInherit+0xc4>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006492:	429a      	cmp	r2, r3
 8006494:	d201      	bcs.n	800649a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006496:	2301      	movs	r3, #1
 8006498:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800649a:	68fb      	ldr	r3, [r7, #12]
	}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	2000168c 	.word	0x2000168c
 80064a8:	20001690 	.word	0x20001690
 80064ac:	20001b68 	.word	0x20001b68

080064b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b086      	sub	sp, #24
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80064bc:	2300      	movs	r3, #0
 80064be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d058      	beq.n	8006578 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80064c6:	4b2f      	ldr	r3, [pc, #188]	@ (8006584 <xTaskPriorityDisinherit+0xd4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d00b      	beq.n	80064e8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80064d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d4:	f383 8811 	msr	BASEPRI, r3
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	60fb      	str	r3, [r7, #12]
}
 80064e2:	bf00      	nop
 80064e4:	bf00      	nop
 80064e6:	e7fd      	b.n	80064e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d10b      	bne.n	8006508 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80064f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	60bb      	str	r3, [r7, #8]
}
 8006502:	bf00      	nop
 8006504:	bf00      	nop
 8006506:	e7fd      	b.n	8006504 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800650c:	1e5a      	subs	r2, r3, #1
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651a:	429a      	cmp	r2, r3
 800651c:	d02c      	beq.n	8006578 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006522:	2b00      	cmp	r3, #0
 8006524:	d128      	bne.n	8006578 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	3304      	adds	r3, #4
 800652a:	4618      	mov	r0, r3
 800652c:	f7fe f998 	bl	8004860 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006548:	4b0f      	ldr	r3, [pc, #60]	@ (8006588 <xTaskPriorityDisinherit+0xd8>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	429a      	cmp	r2, r3
 800654e:	d903      	bls.n	8006558 <xTaskPriorityDisinherit+0xa8>
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006554:	4a0c      	ldr	r2, [pc, #48]	@ (8006588 <xTaskPriorityDisinherit+0xd8>)
 8006556:	6013      	str	r3, [r2, #0]
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800655c:	4613      	mov	r3, r2
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	4a09      	ldr	r2, [pc, #36]	@ (800658c <xTaskPriorityDisinherit+0xdc>)
 8006566:	441a      	add	r2, r3
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	3304      	adds	r3, #4
 800656c:	4619      	mov	r1, r3
 800656e:	4610      	mov	r0, r2
 8006570:	f7fe f919 	bl	80047a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006574:	2301      	movs	r3, #1
 8006576:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006578:	697b      	ldr	r3, [r7, #20]
	}
 800657a:	4618      	mov	r0, r3
 800657c:	3718      	adds	r7, #24
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	2000168c 	.word	0x2000168c
 8006588:	20001b68 	.word	0x20001b68
 800658c:	20001690 	.word	0x20001690

08006590 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006590:	b580      	push	{r7, lr}
 8006592:	b088      	sub	sp, #32
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800659e:	2301      	movs	r3, #1
 80065a0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d06c      	beq.n	8006682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10b      	bne.n	80065c8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	60fb      	str	r3, [r7, #12]
}
 80065c2:	bf00      	nop
 80065c4:	bf00      	nop
 80065c6:	e7fd      	b.n	80065c4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065cc:	683a      	ldr	r2, [r7, #0]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d902      	bls.n	80065d8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	61fb      	str	r3, [r7, #28]
 80065d6:	e002      	b.n	80065de <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065dc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e2:	69fa      	ldr	r2, [r7, #28]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d04c      	beq.n	8006682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d147      	bne.n	8006682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80065f2:	4b26      	ldr	r3, [pc, #152]	@ (800668c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d10b      	bne.n	8006614 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80065fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006600:	f383 8811 	msr	BASEPRI, r3
 8006604:	f3bf 8f6f 	isb	sy
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	60bb      	str	r3, [r7, #8]
}
 800660e:	bf00      	nop
 8006610:	bf00      	nop
 8006612:	e7fd      	b.n	8006610 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006618:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	69fa      	ldr	r2, [r7, #28]
 800661e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	2b00      	cmp	r3, #0
 8006626:	db04      	blt.n	8006632 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	6959      	ldr	r1, [r3, #20]
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4613      	mov	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	4a13      	ldr	r2, [pc, #76]	@ (8006690 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006642:	4413      	add	r3, r2
 8006644:	4299      	cmp	r1, r3
 8006646:	d11c      	bne.n	8006682 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	3304      	adds	r3, #4
 800664c:	4618      	mov	r0, r3
 800664e:	f7fe f907 	bl	8004860 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006656:	4b0f      	ldr	r3, [pc, #60]	@ (8006694 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	429a      	cmp	r2, r3
 800665c:	d903      	bls.n	8006666 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006662:	4a0c      	ldr	r2, [pc, #48]	@ (8006694 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	4a07      	ldr	r2, [pc, #28]	@ (8006690 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006674:	441a      	add	r2, r3
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	3304      	adds	r3, #4
 800667a:	4619      	mov	r1, r3
 800667c:	4610      	mov	r0, r2
 800667e:	f7fe f892 	bl	80047a6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006682:	bf00      	nop
 8006684:	3720      	adds	r7, #32
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	2000168c 	.word	0x2000168c
 8006690:	20001690 	.word	0x20001690
 8006694:	20001b68 	.word	0x20001b68

08006698 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006698:	b480      	push	{r7}
 800669a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800669c:	4b07      	ldr	r3, [pc, #28]	@ (80066bc <pvTaskIncrementMutexHeldCount+0x24>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d004      	beq.n	80066ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80066a4:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <pvTaskIncrementMutexHeldCount+0x24>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066aa:	3201      	adds	r2, #1
 80066ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80066ae:	4b03      	ldr	r3, [pc, #12]	@ (80066bc <pvTaskIncrementMutexHeldCount+0x24>)
 80066b0:	681b      	ldr	r3, [r3, #0]
	}
 80066b2:	4618      	mov	r0, r3
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	2000168c 	.word	0x2000168c

080066c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066ca:	4b21      	ldr	r3, [pc, #132]	@ (8006750 <prvAddCurrentTaskToDelayedList+0x90>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066d0:	4b20      	ldr	r3, [pc, #128]	@ (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3304      	adds	r3, #4
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fe f8c2 	bl	8004860 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e2:	d10a      	bne.n	80066fa <prvAddCurrentTaskToDelayedList+0x3a>
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3304      	adds	r3, #4
 80066f0:	4619      	mov	r1, r3
 80066f2:	4819      	ldr	r0, [pc, #100]	@ (8006758 <prvAddCurrentTaskToDelayedList+0x98>)
 80066f4:	f7fe f857 	bl	80047a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066f8:	e026      	b.n	8006748 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4413      	add	r3, r2
 8006700:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006702:	4b14      	ldr	r3, [pc, #80]	@ (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68ba      	ldr	r2, [r7, #8]
 8006708:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	429a      	cmp	r2, r3
 8006710:	d209      	bcs.n	8006726 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006712:	4b12      	ldr	r3, [pc, #72]	@ (800675c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	4b0f      	ldr	r3, [pc, #60]	@ (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3304      	adds	r3, #4
 800671c:	4619      	mov	r1, r3
 800671e:	4610      	mov	r0, r2
 8006720:	f7fe f865 	bl	80047ee <vListInsert>
}
 8006724:	e010      	b.n	8006748 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006726:	4b0e      	ldr	r3, [pc, #56]	@ (8006760 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	4b0a      	ldr	r3, [pc, #40]	@ (8006754 <prvAddCurrentTaskToDelayedList+0x94>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	3304      	adds	r3, #4
 8006730:	4619      	mov	r1, r3
 8006732:	4610      	mov	r0, r2
 8006734:	f7fe f85b 	bl	80047ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006738:	4b0a      	ldr	r3, [pc, #40]	@ (8006764 <prvAddCurrentTaskToDelayedList+0xa4>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	429a      	cmp	r2, r3
 8006740:	d202      	bcs.n	8006748 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006742:	4a08      	ldr	r2, [pc, #32]	@ (8006764 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	6013      	str	r3, [r2, #0]
}
 8006748:	bf00      	nop
 800674a:	3710      	adds	r7, #16
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	20001b64 	.word	0x20001b64
 8006754:	2000168c 	.word	0x2000168c
 8006758:	20001b4c 	.word	0x20001b4c
 800675c:	20001b1c 	.word	0x20001b1c
 8006760:	20001b18 	.word	0x20001b18
 8006764:	20001b80 	.word	0x20001b80

08006768 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b08a      	sub	sp, #40	@ 0x28
 800676c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800676e:	2300      	movs	r3, #0
 8006770:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006772:	f000 fbb1 	bl	8006ed8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006776:	4b1d      	ldr	r3, [pc, #116]	@ (80067ec <xTimerCreateTimerTask+0x84>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d021      	beq.n	80067c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800677e:	2300      	movs	r3, #0
 8006780:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006782:	2300      	movs	r3, #0
 8006784:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006786:	1d3a      	adds	r2, r7, #4
 8006788:	f107 0108 	add.w	r1, r7, #8
 800678c:	f107 030c 	add.w	r3, r7, #12
 8006790:	4618      	mov	r0, r3
 8006792:	f7fd ffc1 	bl	8004718 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	9202      	str	r2, [sp, #8]
 800679e:	9301      	str	r3, [sp, #4]
 80067a0:	2302      	movs	r3, #2
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	2300      	movs	r3, #0
 80067a6:	460a      	mov	r2, r1
 80067a8:	4911      	ldr	r1, [pc, #68]	@ (80067f0 <xTimerCreateTimerTask+0x88>)
 80067aa:	4812      	ldr	r0, [pc, #72]	@ (80067f4 <xTimerCreateTimerTask+0x8c>)
 80067ac:	f7fe ffa2 	bl	80056f4 <xTaskCreateStatic>
 80067b0:	4603      	mov	r3, r0
 80067b2:	4a11      	ldr	r2, [pc, #68]	@ (80067f8 <xTimerCreateTimerTask+0x90>)
 80067b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067b6:	4b10      	ldr	r3, [pc, #64]	@ (80067f8 <xTimerCreateTimerTask+0x90>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d001      	beq.n	80067c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067be:	2301      	movs	r3, #1
 80067c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10b      	bne.n	80067e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80067c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067cc:	f383 8811 	msr	BASEPRI, r3
 80067d0:	f3bf 8f6f 	isb	sy
 80067d4:	f3bf 8f4f 	dsb	sy
 80067d8:	613b      	str	r3, [r7, #16]
}
 80067da:	bf00      	nop
 80067dc:	bf00      	nop
 80067de:	e7fd      	b.n	80067dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80067e0:	697b      	ldr	r3, [r7, #20]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3718      	adds	r7, #24
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	20001bbc 	.word	0x20001bbc
 80067f0:	08007a8c 	.word	0x08007a8c
 80067f4:	08006a71 	.word	0x08006a71
 80067f8:	20001bc0 	.word	0x20001bc0

080067fc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b088      	sub	sp, #32
 8006800:	af02      	add	r7, sp, #8
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800680a:	202c      	movs	r0, #44	@ 0x2c
 800680c:	f000 fe16 	bl	800743c <pvPortMalloc>
 8006810:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00d      	beq.n	8006834 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	9301      	str	r3, [sp, #4]
 8006824:	6a3b      	ldr	r3, [r7, #32]
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	68b9      	ldr	r1, [r7, #8]
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 f845 	bl	80068be <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006834:	697b      	ldr	r3, [r7, #20]
	}
 8006836:	4618      	mov	r0, r3
 8006838:	3718      	adds	r7, #24
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}

0800683e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800683e:	b580      	push	{r7, lr}
 8006840:	b08a      	sub	sp, #40	@ 0x28
 8006842:	af02      	add	r7, sp, #8
 8006844:	60f8      	str	r0, [r7, #12]
 8006846:	60b9      	str	r1, [r7, #8]
 8006848:	607a      	str	r2, [r7, #4]
 800684a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800684c:	232c      	movs	r3, #44	@ 0x2c
 800684e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	2b2c      	cmp	r3, #44	@ 0x2c
 8006854:	d00b      	beq.n	800686e <xTimerCreateStatic+0x30>
	__asm volatile
 8006856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685a:	f383 8811 	msr	BASEPRI, r3
 800685e:	f3bf 8f6f 	isb	sy
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	61bb      	str	r3, [r7, #24]
}
 8006868:	bf00      	nop
 800686a:	bf00      	nop
 800686c:	e7fd      	b.n	800686a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800686e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8006870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10b      	bne.n	800688e <xTimerCreateStatic+0x50>
	__asm volatile
 8006876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	617b      	str	r3, [r7, #20]
}
 8006888:	bf00      	nop
 800688a:	bf00      	nop
 800688c:	e7fd      	b.n	800688a <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800688e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006890:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00d      	beq.n	80068b4 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	9301      	str	r3, [sp, #4]
 80068a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a6:	9300      	str	r3, [sp, #0]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	68b9      	ldr	r1, [r7, #8]
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f000 f805 	bl	80068be <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80068b4:	69fb      	ldr	r3, [r7, #28]
	}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3720      	adds	r7, #32
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b086      	sub	sp, #24
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	60f8      	str	r0, [r7, #12]
 80068c6:	60b9      	str	r1, [r7, #8]
 80068c8:	607a      	str	r2, [r7, #4]
 80068ca:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10b      	bne.n	80068ea <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	617b      	str	r3, [r7, #20]
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop
 80068e8:	e7fd      	b.n	80068e6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d01e      	beq.n	800692e <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80068f0:	f000 faf2 	bl	8006ed8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80068f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006908:	6a3a      	ldr	r2, [r7, #32]
 800690a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800690c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690e:	3304      	adds	r3, #4
 8006910:	4618      	mov	r0, r3
 8006912:	f7fd ff3b 	bl	800478c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d008      	beq.n	800692e <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800691c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006922:	f043 0304 	orr.w	r3, r3, #4
 8006926:	b2da      	uxtb	r2, r3
 8006928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800692e:	bf00      	nop
 8006930:	3718      	adds	r7, #24
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
	...

08006938 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b08a      	sub	sp, #40	@ 0x28
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
 8006944:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006946:	2300      	movs	r3, #0
 8006948:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d10b      	bne.n	8006968 <xTimerGenericCommand+0x30>
	__asm volatile
 8006950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	623b      	str	r3, [r7, #32]
}
 8006962:	bf00      	nop
 8006964:	bf00      	nop
 8006966:	e7fd      	b.n	8006964 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006968:	4b19      	ldr	r3, [pc, #100]	@ (80069d0 <xTimerGenericCommand+0x98>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d02a      	beq.n	80069c6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	2b05      	cmp	r3, #5
 8006980:	dc18      	bgt.n	80069b4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006982:	f7ff fd0f 	bl	80063a4 <xTaskGetSchedulerState>
 8006986:	4603      	mov	r3, r0
 8006988:	2b02      	cmp	r3, #2
 800698a:	d109      	bne.n	80069a0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800698c:	4b10      	ldr	r3, [pc, #64]	@ (80069d0 <xTimerGenericCommand+0x98>)
 800698e:	6818      	ldr	r0, [r3, #0]
 8006990:	f107 0110 	add.w	r1, r7, #16
 8006994:	2300      	movs	r3, #0
 8006996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006998:	f7fe f904 	bl	8004ba4 <xQueueGenericSend>
 800699c:	6278      	str	r0, [r7, #36]	@ 0x24
 800699e:	e012      	b.n	80069c6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069a0:	4b0b      	ldr	r3, [pc, #44]	@ (80069d0 <xTimerGenericCommand+0x98>)
 80069a2:	6818      	ldr	r0, [r3, #0]
 80069a4:	f107 0110 	add.w	r1, r7, #16
 80069a8:	2300      	movs	r3, #0
 80069aa:	2200      	movs	r2, #0
 80069ac:	f7fe f8fa 	bl	8004ba4 <xQueueGenericSend>
 80069b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80069b2:	e008      	b.n	80069c6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069b4:	4b06      	ldr	r3, [pc, #24]	@ (80069d0 <xTimerGenericCommand+0x98>)
 80069b6:	6818      	ldr	r0, [r3, #0]
 80069b8:	f107 0110 	add.w	r1, r7, #16
 80069bc:	2300      	movs	r3, #0
 80069be:	683a      	ldr	r2, [r7, #0]
 80069c0:	f7fe f9f2 	bl	8004da8 <xQueueGenericSendFromISR>
 80069c4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3728      	adds	r7, #40	@ 0x28
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	20001bbc 	.word	0x20001bbc

080069d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af02      	add	r7, sp, #8
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069de:	4b23      	ldr	r3, [pc, #140]	@ (8006a6c <prvProcessExpiredTimer+0x98>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	3304      	adds	r3, #4
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7fd ff37 	bl	8004860 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069f8:	f003 0304 	and.w	r3, r3, #4
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d023      	beq.n	8006a48 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	699a      	ldr	r2, [r3, #24]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	18d1      	adds	r1, r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	6978      	ldr	r0, [r7, #20]
 8006a0e:	f000 f8d5 	bl	8006bbc <prvInsertTimerInActiveList>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d020      	beq.n	8006a5a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a18:	2300      	movs	r3, #0
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	2100      	movs	r1, #0
 8006a22:	6978      	ldr	r0, [r7, #20]
 8006a24:	f7ff ff88 	bl	8006938 <xTimerGenericCommand>
 8006a28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d114      	bne.n	8006a5a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a34:	f383 8811 	msr	BASEPRI, r3
 8006a38:	f3bf 8f6f 	isb	sy
 8006a3c:	f3bf 8f4f 	dsb	sy
 8006a40:	60fb      	str	r3, [r7, #12]
}
 8006a42:	bf00      	nop
 8006a44:	bf00      	nop
 8006a46:	e7fd      	b.n	8006a44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a4e:	f023 0301 	bic.w	r3, r3, #1
 8006a52:	b2da      	uxtb	r2, r3
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	6978      	ldr	r0, [r7, #20]
 8006a60:	4798      	blx	r3
}
 8006a62:	bf00      	nop
 8006a64:	3718      	adds	r7, #24
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	20001bb4 	.word	0x20001bb4

08006a70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a78:	f107 0308 	add.w	r3, r7, #8
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 f859 	bl	8006b34 <prvGetNextExpireTime>
 8006a82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	4619      	mov	r1, r3
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f000 f805 	bl	8006a98 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a8e:	f000 f8d7 	bl	8006c40 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a92:	bf00      	nop
 8006a94:	e7f0      	b.n	8006a78 <prvTimerTask+0x8>
	...

08006a98 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006aa2:	f7ff f88b 	bl	8005bbc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006aa6:	f107 0308 	add.w	r3, r7, #8
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 f866 	bl	8006b7c <prvSampleTimeNow>
 8006ab0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d130      	bne.n	8006b1a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10a      	bne.n	8006ad4 <prvProcessTimerOrBlockTask+0x3c>
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d806      	bhi.n	8006ad4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ac6:	f7ff f887 	bl	8005bd8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006aca:	68f9      	ldr	r1, [r7, #12]
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f7ff ff81 	bl	80069d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ad2:	e024      	b.n	8006b1e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d008      	beq.n	8006aec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ada:	4b13      	ldr	r3, [pc, #76]	@ (8006b28 <prvProcessTimerOrBlockTask+0x90>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <prvProcessTimerOrBlockTask+0x50>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e000      	b.n	8006aea <prvProcessTimerOrBlockTask+0x52>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006aec:	4b0f      	ldr	r3, [pc, #60]	@ (8006b2c <prvProcessTimerOrBlockTask+0x94>)
 8006aee:	6818      	ldr	r0, [r3, #0]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	4619      	mov	r1, r3
 8006afa:	f7fe fdc7 	bl	800568c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006afe:	f7ff f86b 	bl	8005bd8 <xTaskResumeAll>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10a      	bne.n	8006b1e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b08:	4b09      	ldr	r3, [pc, #36]	@ (8006b30 <prvProcessTimerOrBlockTask+0x98>)
 8006b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b0e:	601a      	str	r2, [r3, #0]
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	f3bf 8f6f 	isb	sy
}
 8006b18:	e001      	b.n	8006b1e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b1a:	f7ff f85d 	bl	8005bd8 <xTaskResumeAll>
}
 8006b1e:	bf00      	nop
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	20001bb8 	.word	0x20001bb8
 8006b2c:	20001bbc 	.word	0x20001bbc
 8006b30:	e000ed04 	.word	0xe000ed04

08006b34 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8006b78 <prvGetNextExpireTime+0x44>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <prvGetNextExpireTime+0x16>
 8006b46:	2201      	movs	r2, #1
 8006b48:	e000      	b.n	8006b4c <prvGetNextExpireTime+0x18>
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d105      	bne.n	8006b64 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b58:	4b07      	ldr	r3, [pc, #28]	@ (8006b78 <prvGetNextExpireTime+0x44>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60fb      	str	r3, [r7, #12]
 8006b62:	e001      	b.n	8006b68 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b64:	2300      	movs	r3, #0
 8006b66:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b68:	68fb      	ldr	r3, [r7, #12]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3714      	adds	r7, #20
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	20001bb4 	.word	0x20001bb4

08006b7c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b84:	f7ff f8c6 	bl	8005d14 <xTaskGetTickCount>
 8006b88:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb8 <prvSampleTimeNow+0x3c>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d205      	bcs.n	8006ba0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b94:	f000 f93a 	bl	8006e0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	601a      	str	r2, [r3, #0]
 8006b9e:	e002      	b.n	8006ba6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006ba6:	4a04      	ldr	r2, [pc, #16]	@ (8006bb8 <prvSampleTimeNow+0x3c>)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006bac:	68fb      	ldr	r3, [r7, #12]
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	20001bc4 	.word	0x20001bc4

08006bbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b086      	sub	sp, #24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
 8006bc8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d812      	bhi.n	8006c08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	1ad2      	subs	r2, r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d302      	bcc.n	8006bf6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	617b      	str	r3, [r7, #20]
 8006bf4:	e01b      	b.n	8006c2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bf6:	4b10      	ldr	r3, [pc, #64]	@ (8006c38 <prvInsertTimerInActiveList+0x7c>)
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	4619      	mov	r1, r3
 8006c00:	4610      	mov	r0, r2
 8006c02:	f7fd fdf4 	bl	80047ee <vListInsert>
 8006c06:	e012      	b.n	8006c2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d206      	bcs.n	8006c1e <prvInsertTimerInActiveList+0x62>
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d302      	bcc.n	8006c1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	617b      	str	r3, [r7, #20]
 8006c1c:	e007      	b.n	8006c2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c1e:	4b07      	ldr	r3, [pc, #28]	@ (8006c3c <prvInsertTimerInActiveList+0x80>)
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3304      	adds	r3, #4
 8006c26:	4619      	mov	r1, r3
 8006c28:	4610      	mov	r0, r2
 8006c2a:	f7fd fde0 	bl	80047ee <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c2e:	697b      	ldr	r3, [r7, #20]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3718      	adds	r7, #24
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	20001bb8 	.word	0x20001bb8
 8006c3c:	20001bb4 	.word	0x20001bb4

08006c40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b08e      	sub	sp, #56	@ 0x38
 8006c44:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c46:	e0ce      	b.n	8006de6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	da19      	bge.n	8006c82 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c4e:	1d3b      	adds	r3, r7, #4
 8006c50:	3304      	adds	r3, #4
 8006c52:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10b      	bne.n	8006c72 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c5e:	f383 8811 	msr	BASEPRI, r3
 8006c62:	f3bf 8f6f 	isb	sy
 8006c66:	f3bf 8f4f 	dsb	sy
 8006c6a:	61fb      	str	r3, [r7, #28]
}
 8006c6c:	bf00      	nop
 8006c6e:	bf00      	nop
 8006c70:	e7fd      	b.n	8006c6e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c78:	6850      	ldr	r0, [r2, #4]
 8006c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c7c:	6892      	ldr	r2, [r2, #8]
 8006c7e:	4611      	mov	r1, r2
 8006c80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f2c0 80ae 	blt.w	8006de6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d004      	beq.n	8006ca0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c98:	3304      	adds	r3, #4
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7fd fde0 	bl	8004860 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ca0:	463b      	mov	r3, r7
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7ff ff6a 	bl	8006b7c <prvSampleTimeNow>
 8006ca8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b09      	cmp	r3, #9
 8006cae:	f200 8097 	bhi.w	8006de0 <prvProcessReceivedCommands+0x1a0>
 8006cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb8 <prvProcessReceivedCommands+0x78>)
 8006cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb8:	08006ce1 	.word	0x08006ce1
 8006cbc:	08006ce1 	.word	0x08006ce1
 8006cc0:	08006ce1 	.word	0x08006ce1
 8006cc4:	08006d57 	.word	0x08006d57
 8006cc8:	08006d6b 	.word	0x08006d6b
 8006ccc:	08006db7 	.word	0x08006db7
 8006cd0:	08006ce1 	.word	0x08006ce1
 8006cd4:	08006ce1 	.word	0x08006ce1
 8006cd8:	08006d57 	.word	0x08006d57
 8006cdc:	08006d6b 	.word	0x08006d6b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ce6:	f043 0301 	orr.w	r3, r3, #1
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf6:	699b      	ldr	r3, [r3, #24]
 8006cf8:	18d1      	adds	r1, r2, r3
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d00:	f7ff ff5c 	bl	8006bbc <prvInsertTimerInActiveList>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d06c      	beq.n	8006de4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d18:	f003 0304 	and.w	r3, r3, #4
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d061      	beq.n	8006de4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d20:	68ba      	ldr	r2, [r7, #8]
 8006d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	441a      	add	r2, r3
 8006d28:	2300      	movs	r3, #0
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	2100      	movs	r1, #0
 8006d30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d32:	f7ff fe01 	bl	8006938 <xTimerGenericCommand>
 8006d36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d152      	bne.n	8006de4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	61bb      	str	r3, [r7, #24]
}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	e7fd      	b.n	8006d52 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d5c:	f023 0301 	bic.w	r3, r3, #1
 8006d60:	b2da      	uxtb	r2, r3
 8006d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006d68:	e03d      	b.n	8006de6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d70:	f043 0301 	orr.w	r3, r3, #1
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d80:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10b      	bne.n	8006da2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	617b      	str	r3, [r7, #20]
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	e7fd      	b.n	8006d9e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da4:	699a      	ldr	r2, [r3, #24]
 8006da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da8:	18d1      	adds	r1, r2, r3
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006db0:	f7ff ff04 	bl	8006bbc <prvInsertTimerInActiveList>
					break;
 8006db4:	e017      	b.n	8006de6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dbc:	f003 0302 	and.w	r3, r3, #2
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d103      	bne.n	8006dcc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dc6:	f000 fc07 	bl	80075d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006dca:	e00c      	b.n	8006de6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dd2:	f023 0301 	bic.w	r3, r3, #1
 8006dd6:	b2da      	uxtb	r2, r3
 8006dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006dde:	e002      	b.n	8006de6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006de0:	bf00      	nop
 8006de2:	e000      	b.n	8006de6 <prvProcessReceivedCommands+0x1a6>
					break;
 8006de4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006de6:	4b08      	ldr	r3, [pc, #32]	@ (8006e08 <prvProcessReceivedCommands+0x1c8>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	1d39      	adds	r1, r7, #4
 8006dec:	2200      	movs	r2, #0
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7fe f908 	bl	8005004 <xQueueReceive>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f47f af26 	bne.w	8006c48 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006dfc:	bf00      	nop
 8006dfe:	bf00      	nop
 8006e00:	3730      	adds	r7, #48	@ 0x30
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20001bbc 	.word	0x20001bbc

08006e0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b088      	sub	sp, #32
 8006e10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e12:	e049      	b.n	8006ea8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e14:	4b2e      	ldr	r3, [pc, #184]	@ (8006ed0 <prvSwitchTimerLists+0xc4>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8006ed0 <prvSwitchTimerLists+0xc4>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f7fd fd17 	bl	8004860 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e40:	f003 0304 	and.w	r3, r3, #4
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d02f      	beq.n	8006ea8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	4413      	add	r3, r2
 8006e50:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d90e      	bls.n	8006e78 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e66:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed0 <prvSwitchTimerLists+0xc4>)
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	4619      	mov	r1, r3
 8006e70:	4610      	mov	r0, r2
 8006e72:	f7fd fcbc 	bl	80047ee <vListInsert>
 8006e76:	e017      	b.n	8006ea8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e78:	2300      	movs	r3, #0
 8006e7a:	9300      	str	r3, [sp, #0]
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	2100      	movs	r1, #0
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f7ff fd58 	bl	8006938 <xTimerGenericCommand>
 8006e88:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d10b      	bne.n	8006ea8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	603b      	str	r3, [r7, #0]
}
 8006ea2:	bf00      	nop
 8006ea4:	bf00      	nop
 8006ea6:	e7fd      	b.n	8006ea4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ea8:	4b09      	ldr	r3, [pc, #36]	@ (8006ed0 <prvSwitchTimerLists+0xc4>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1b0      	bne.n	8006e14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006eb2:	4b07      	ldr	r3, [pc, #28]	@ (8006ed0 <prvSwitchTimerLists+0xc4>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006eb8:	4b06      	ldr	r3, [pc, #24]	@ (8006ed4 <prvSwitchTimerLists+0xc8>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a04      	ldr	r2, [pc, #16]	@ (8006ed0 <prvSwitchTimerLists+0xc4>)
 8006ebe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006ec0:	4a04      	ldr	r2, [pc, #16]	@ (8006ed4 <prvSwitchTimerLists+0xc8>)
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	6013      	str	r3, [r2, #0]
}
 8006ec6:	bf00      	nop
 8006ec8:	3718      	adds	r7, #24
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	20001bb4 	.word	0x20001bb4
 8006ed4:	20001bb8 	.word	0x20001bb8

08006ed8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ede:	f000 f98b 	bl	80071f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006ee2:	4b15      	ldr	r3, [pc, #84]	@ (8006f38 <prvCheckForValidListAndQueue+0x60>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d120      	bne.n	8006f2c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006eea:	4814      	ldr	r0, [pc, #80]	@ (8006f3c <prvCheckForValidListAndQueue+0x64>)
 8006eec:	f7fd fc2e 	bl	800474c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ef0:	4813      	ldr	r0, [pc, #76]	@ (8006f40 <prvCheckForValidListAndQueue+0x68>)
 8006ef2:	f7fd fc2b 	bl	800474c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ef6:	4b13      	ldr	r3, [pc, #76]	@ (8006f44 <prvCheckForValidListAndQueue+0x6c>)
 8006ef8:	4a10      	ldr	r2, [pc, #64]	@ (8006f3c <prvCheckForValidListAndQueue+0x64>)
 8006efa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006efc:	4b12      	ldr	r3, [pc, #72]	@ (8006f48 <prvCheckForValidListAndQueue+0x70>)
 8006efe:	4a10      	ldr	r2, [pc, #64]	@ (8006f40 <prvCheckForValidListAndQueue+0x68>)
 8006f00:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f02:	2300      	movs	r3, #0
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	4b11      	ldr	r3, [pc, #68]	@ (8006f4c <prvCheckForValidListAndQueue+0x74>)
 8006f08:	4a11      	ldr	r2, [pc, #68]	@ (8006f50 <prvCheckForValidListAndQueue+0x78>)
 8006f0a:	2110      	movs	r1, #16
 8006f0c:	200a      	movs	r0, #10
 8006f0e:	f7fd fd3b 	bl	8004988 <xQueueGenericCreateStatic>
 8006f12:	4603      	mov	r3, r0
 8006f14:	4a08      	ldr	r2, [pc, #32]	@ (8006f38 <prvCheckForValidListAndQueue+0x60>)
 8006f16:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f18:	4b07      	ldr	r3, [pc, #28]	@ (8006f38 <prvCheckForValidListAndQueue+0x60>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f20:	4b05      	ldr	r3, [pc, #20]	@ (8006f38 <prvCheckForValidListAndQueue+0x60>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	490b      	ldr	r1, [pc, #44]	@ (8006f54 <prvCheckForValidListAndQueue+0x7c>)
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7fe fb86 	bl	8005638 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f2c:	f000 f996 	bl	800725c <vPortExitCritical>
}
 8006f30:	bf00      	nop
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	20001bbc 	.word	0x20001bbc
 8006f3c:	20001b8c 	.word	0x20001b8c
 8006f40:	20001ba0 	.word	0x20001ba0
 8006f44:	20001bb4 	.word	0x20001bb4
 8006f48:	20001bb8 	.word	0x20001bb8
 8006f4c:	20001c68 	.word	0x20001c68
 8006f50:	20001bc8 	.word	0x20001bc8
 8006f54:	08007a94 	.word	0x08007a94

08006f58 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b086      	sub	sp, #24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10b      	bne.n	8006f82 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8006f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6e:	f383 8811 	msr	BASEPRI, r3
 8006f72:	f3bf 8f6f 	isb	sy
 8006f76:	f3bf 8f4f 	dsb	sy
 8006f7a:	60fb      	str	r3, [r7, #12]
}
 8006f7c:	bf00      	nop
 8006f7e:	bf00      	nop
 8006f80:	e7fd      	b.n	8006f7e <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8006f82:	f000 f939 	bl	80071f8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	69db      	ldr	r3, [r3, #28]
 8006f8a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8006f8c:	f000 f966 	bl	800725c <vPortExitCritical>

	return pvReturn;
 8006f90:	693b      	ldr	r3, [r7, #16]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3718      	adds	r7, #24
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	3b04      	subs	r3, #4
 8006fac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006fb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	3b04      	subs	r3, #4
 8006fba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	f023 0201 	bic.w	r2, r3, #1
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006fcc:	4a0c      	ldr	r2, [pc, #48]	@ (8007000 <pxPortInitialiseStack+0x64>)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3b14      	subs	r3, #20
 8006fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	3b04      	subs	r3, #4
 8006fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f06f 0202 	mvn.w	r2, #2
 8006fea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	3b20      	subs	r3, #32
 8006ff0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3714      	adds	r7, #20
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	08007005 	.word	0x08007005

08007004 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800700a:	2300      	movs	r3, #0
 800700c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800700e:	4b13      	ldr	r3, [pc, #76]	@ (800705c <prvTaskExitError+0x58>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007016:	d00b      	beq.n	8007030 <prvTaskExitError+0x2c>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701c:	f383 8811 	msr	BASEPRI, r3
 8007020:	f3bf 8f6f 	isb	sy
 8007024:	f3bf 8f4f 	dsb	sy
 8007028:	60fb      	str	r3, [r7, #12]
}
 800702a:	bf00      	nop
 800702c:	bf00      	nop
 800702e:	e7fd      	b.n	800702c <prvTaskExitError+0x28>
	__asm volatile
 8007030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	60bb      	str	r3, [r7, #8]
}
 8007042:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007044:	bf00      	nop
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0fc      	beq.n	8007046 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800704c:	bf00      	nop
 800704e:	bf00      	nop
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	20000040 	.word	0x20000040

08007060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007060:	4b07      	ldr	r3, [pc, #28]	@ (8007080 <pxCurrentTCBConst2>)
 8007062:	6819      	ldr	r1, [r3, #0]
 8007064:	6808      	ldr	r0, [r1, #0]
 8007066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800706a:	f380 8809 	msr	PSP, r0
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f04f 0000 	mov.w	r0, #0
 8007076:	f380 8811 	msr	BASEPRI, r0
 800707a:	4770      	bx	lr
 800707c:	f3af 8000 	nop.w

08007080 <pxCurrentTCBConst2>:
 8007080:	2000168c 	.word	0x2000168c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007084:	bf00      	nop
 8007086:	bf00      	nop

08007088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007088:	4808      	ldr	r0, [pc, #32]	@ (80070ac <prvPortStartFirstTask+0x24>)
 800708a:	6800      	ldr	r0, [r0, #0]
 800708c:	6800      	ldr	r0, [r0, #0]
 800708e:	f380 8808 	msr	MSP, r0
 8007092:	f04f 0000 	mov.w	r0, #0
 8007096:	f380 8814 	msr	CONTROL, r0
 800709a:	b662      	cpsie	i
 800709c:	b661      	cpsie	f
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	df00      	svc	0
 80070a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070aa:	bf00      	nop
 80070ac:	e000ed08 	.word	0xe000ed08

080070b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80070b6:	4b47      	ldr	r3, [pc, #284]	@ (80071d4 <xPortStartScheduler+0x124>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a47      	ldr	r2, [pc, #284]	@ (80071d8 <xPortStartScheduler+0x128>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d10b      	bne.n	80070d8 <xPortStartScheduler+0x28>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	60fb      	str	r3, [r7, #12]
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	e7fd      	b.n	80070d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070d8:	4b3e      	ldr	r3, [pc, #248]	@ (80071d4 <xPortStartScheduler+0x124>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a3f      	ldr	r2, [pc, #252]	@ (80071dc <xPortStartScheduler+0x12c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d10b      	bne.n	80070fa <xPortStartScheduler+0x4a>
	__asm volatile
 80070e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	613b      	str	r3, [r7, #16]
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop
 80070f8:	e7fd      	b.n	80070f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070fa:	4b39      	ldr	r3, [pc, #228]	@ (80071e0 <xPortStartScheduler+0x130>)
 80070fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	b2db      	uxtb	r3, r3
 8007104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	22ff      	movs	r2, #255	@ 0xff
 800710a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	b2db      	uxtb	r3, r3
 8007112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007114:	78fb      	ldrb	r3, [r7, #3]
 8007116:	b2db      	uxtb	r3, r3
 8007118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800711c:	b2da      	uxtb	r2, r3
 800711e:	4b31      	ldr	r3, [pc, #196]	@ (80071e4 <xPortStartScheduler+0x134>)
 8007120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007122:	4b31      	ldr	r3, [pc, #196]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007124:	2207      	movs	r2, #7
 8007126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007128:	e009      	b.n	800713e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800712a:	4b2f      	ldr	r3, [pc, #188]	@ (80071e8 <xPortStartScheduler+0x138>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3b01      	subs	r3, #1
 8007130:	4a2d      	ldr	r2, [pc, #180]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	b2db      	uxtb	r3, r3
 800713c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800713e:	78fb      	ldrb	r3, [r7, #3]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007146:	2b80      	cmp	r3, #128	@ 0x80
 8007148:	d0ef      	beq.n	800712a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800714a:	4b27      	ldr	r3, [pc, #156]	@ (80071e8 <xPortStartScheduler+0x138>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f1c3 0307 	rsb	r3, r3, #7
 8007152:	2b04      	cmp	r3, #4
 8007154:	d00b      	beq.n	800716e <xPortStartScheduler+0xbe>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	60bb      	str	r3, [r7, #8]
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	e7fd      	b.n	800716a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800716e:	4b1e      	ldr	r3, [pc, #120]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	4a1c      	ldr	r2, [pc, #112]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007178:	4b1b      	ldr	r3, [pc, #108]	@ (80071e8 <xPortStartScheduler+0x138>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007180:	4a19      	ldr	r2, [pc, #100]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	b2da      	uxtb	r2, r3
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800718c:	4b17      	ldr	r3, [pc, #92]	@ (80071ec <xPortStartScheduler+0x13c>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a16      	ldr	r2, [pc, #88]	@ (80071ec <xPortStartScheduler+0x13c>)
 8007192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007198:	4b14      	ldr	r3, [pc, #80]	@ (80071ec <xPortStartScheduler+0x13c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a13      	ldr	r2, [pc, #76]	@ (80071ec <xPortStartScheduler+0x13c>)
 800719e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80071a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071a4:	f000 f8da 	bl	800735c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071a8:	4b11      	ldr	r3, [pc, #68]	@ (80071f0 <xPortStartScheduler+0x140>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80071ae:	f000 f8f9 	bl	80073a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80071b2:	4b10      	ldr	r3, [pc, #64]	@ (80071f4 <xPortStartScheduler+0x144>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a0f      	ldr	r2, [pc, #60]	@ (80071f4 <xPortStartScheduler+0x144>)
 80071b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80071bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071be:	f7ff ff63 	bl	8007088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071c2:	f7fe fe71 	bl	8005ea8 <vTaskSwitchContext>
	prvTaskExitError();
 80071c6:	f7ff ff1d 	bl	8007004 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3718      	adds	r7, #24
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	e000ed00 	.word	0xe000ed00
 80071d8:	410fc271 	.word	0x410fc271
 80071dc:	410fc270 	.word	0x410fc270
 80071e0:	e000e400 	.word	0xe000e400
 80071e4:	20001cb8 	.word	0x20001cb8
 80071e8:	20001cbc 	.word	0x20001cbc
 80071ec:	e000ed20 	.word	0xe000ed20
 80071f0:	20000040 	.word	0x20000040
 80071f4:	e000ef34 	.word	0xe000ef34

080071f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
	__asm volatile
 80071fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	607b      	str	r3, [r7, #4]
}
 8007210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007212:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <vPortEnterCritical+0x5c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3301      	adds	r3, #1
 8007218:	4a0e      	ldr	r2, [pc, #56]	@ (8007254 <vPortEnterCritical+0x5c>)
 800721a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800721c:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <vPortEnterCritical+0x5c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d110      	bne.n	8007246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007224:	4b0c      	ldr	r3, [pc, #48]	@ (8007258 <vPortEnterCritical+0x60>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <vPortEnterCritical+0x4e>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	603b      	str	r3, [r7, #0]
}
 8007240:	bf00      	nop
 8007242:	bf00      	nop
 8007244:	e7fd      	b.n	8007242 <vPortEnterCritical+0x4a>
	}
}
 8007246:	bf00      	nop
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	20000040 	.word	0x20000040
 8007258:	e000ed04 	.word	0xe000ed04

0800725c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007262:	4b12      	ldr	r3, [pc, #72]	@ (80072ac <vPortExitCritical+0x50>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10b      	bne.n	8007282 <vPortExitCritical+0x26>
	__asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	607b      	str	r3, [r7, #4]
}
 800727c:	bf00      	nop
 800727e:	bf00      	nop
 8007280:	e7fd      	b.n	800727e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007282:	4b0a      	ldr	r3, [pc, #40]	@ (80072ac <vPortExitCritical+0x50>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3b01      	subs	r3, #1
 8007288:	4a08      	ldr	r2, [pc, #32]	@ (80072ac <vPortExitCritical+0x50>)
 800728a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800728c:	4b07      	ldr	r3, [pc, #28]	@ (80072ac <vPortExitCritical+0x50>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d105      	bne.n	80072a0 <vPortExitCritical+0x44>
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f383 8811 	msr	BASEPRI, r3
}
 800729e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr
 80072ac:	20000040 	.word	0x20000040

080072b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072b0:	f3ef 8009 	mrs	r0, PSP
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	4b15      	ldr	r3, [pc, #84]	@ (8007310 <pxCurrentTCBConst>)
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	f01e 0f10 	tst.w	lr, #16
 80072c0:	bf08      	it	eq
 80072c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ca:	6010      	str	r0, [r2, #0]
 80072cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072d4:	f380 8811 	msr	BASEPRI, r0
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f7fe fde2 	bl	8005ea8 <vTaskSwitchContext>
 80072e4:	f04f 0000 	mov.w	r0, #0
 80072e8:	f380 8811 	msr	BASEPRI, r0
 80072ec:	bc09      	pop	{r0, r3}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f6:	f01e 0f10 	tst.w	lr, #16
 80072fa:	bf08      	it	eq
 80072fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007300:	f380 8809 	msr	PSP, r0
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	f3af 8000 	nop.w

08007310 <pxCurrentTCBConst>:
 8007310:	2000168c 	.word	0x2000168c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop

08007318 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	607b      	str	r3, [r7, #4]
}
 8007330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007332:	f7fe fcff 	bl	8005d34 <xTaskIncrementTick>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800733c:	4b06      	ldr	r3, [pc, #24]	@ (8007358 <xPortSysTickHandler+0x40>)
 800733e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	2300      	movs	r3, #0
 8007346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f383 8811 	msr	BASEPRI, r3
}
 800734e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007350:	bf00      	nop
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}
 8007358:	e000ed04 	.word	0xe000ed04

0800735c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800735c:	b480      	push	{r7}
 800735e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007360:	4b0b      	ldr	r3, [pc, #44]	@ (8007390 <vPortSetupTimerInterrupt+0x34>)
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007366:	4b0b      	ldr	r3, [pc, #44]	@ (8007394 <vPortSetupTimerInterrupt+0x38>)
 8007368:	2200      	movs	r2, #0
 800736a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800736c:	4b0a      	ldr	r3, [pc, #40]	@ (8007398 <vPortSetupTimerInterrupt+0x3c>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a0a      	ldr	r2, [pc, #40]	@ (800739c <vPortSetupTimerInterrupt+0x40>)
 8007372:	fba2 2303 	umull	r2, r3, r2, r3
 8007376:	099b      	lsrs	r3, r3, #6
 8007378:	4a09      	ldr	r2, [pc, #36]	@ (80073a0 <vPortSetupTimerInterrupt+0x44>)
 800737a:	3b01      	subs	r3, #1
 800737c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800737e:	4b04      	ldr	r3, [pc, #16]	@ (8007390 <vPortSetupTimerInterrupt+0x34>)
 8007380:	2207      	movs	r2, #7
 8007382:	601a      	str	r2, [r3, #0]
}
 8007384:	bf00      	nop
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	e000e010 	.word	0xe000e010
 8007394:	e000e018 	.word	0xe000e018
 8007398:	20000034 	.word	0x20000034
 800739c:	10624dd3 	.word	0x10624dd3
 80073a0:	e000e014 	.word	0xe000e014

080073a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80073a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80073b4 <vPortEnableVFP+0x10>
 80073a8:	6801      	ldr	r1, [r0, #0]
 80073aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80073ae:	6001      	str	r1, [r0, #0]
 80073b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80073b2:	bf00      	nop
 80073b4:	e000ed88 	.word	0xe000ed88

080073b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80073be:	f3ef 8305 	mrs	r3, IPSR
 80073c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b0f      	cmp	r3, #15
 80073c8:	d915      	bls.n	80073f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073ca:	4a18      	ldr	r2, [pc, #96]	@ (800742c <vPortValidateInterruptPriority+0x74>)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073d4:	4b16      	ldr	r3, [pc, #88]	@ (8007430 <vPortValidateInterruptPriority+0x78>)
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	7afa      	ldrb	r2, [r7, #11]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d20b      	bcs.n	80073f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	607b      	str	r3, [r7, #4]
}
 80073f0:	bf00      	nop
 80073f2:	bf00      	nop
 80073f4:	e7fd      	b.n	80073f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007434 <vPortValidateInterruptPriority+0x7c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007438 <vPortValidateInterruptPriority+0x80>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d90b      	bls.n	800741e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	603b      	str	r3, [r7, #0]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <vPortValidateInterruptPriority+0x62>
	}
 800741e:	bf00      	nop
 8007420:	3714      	adds	r7, #20
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	e000e3f0 	.word	0xe000e3f0
 8007430:	20001cb8 	.word	0x20001cb8
 8007434:	e000ed0c 	.word	0xe000ed0c
 8007438:	20001cbc 	.word	0x20001cbc

0800743c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08a      	sub	sp, #40	@ 0x28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007444:	2300      	movs	r3, #0
 8007446:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007448:	f7fe fbb8 	bl	8005bbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800744c:	4b5c      	ldr	r3, [pc, #368]	@ (80075c0 <pvPortMalloc+0x184>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007454:	f000 f924 	bl	80076a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007458:	4b5a      	ldr	r3, [pc, #360]	@ (80075c4 <pvPortMalloc+0x188>)
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4013      	ands	r3, r2
 8007460:	2b00      	cmp	r3, #0
 8007462:	f040 8095 	bne.w	8007590 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d01e      	beq.n	80074aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800746c:	2208      	movs	r2, #8
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4413      	add	r3, r2
 8007472:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f003 0307 	and.w	r3, r3, #7
 800747a:	2b00      	cmp	r3, #0
 800747c:	d015      	beq.n	80074aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f023 0307 	bic.w	r3, r3, #7
 8007484:	3308      	adds	r3, #8
 8007486:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00b      	beq.n	80074aa <pvPortMalloc+0x6e>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	617b      	str	r3, [r7, #20]
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	e7fd      	b.n	80074a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d06f      	beq.n	8007590 <pvPortMalloc+0x154>
 80074b0:	4b45      	ldr	r3, [pc, #276]	@ (80075c8 <pvPortMalloc+0x18c>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d86a      	bhi.n	8007590 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80074ba:	4b44      	ldr	r3, [pc, #272]	@ (80075cc <pvPortMalloc+0x190>)
 80074bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80074be:	4b43      	ldr	r3, [pc, #268]	@ (80075cc <pvPortMalloc+0x190>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074c4:	e004      	b.n	80074d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d903      	bls.n	80074e2 <pvPortMalloc+0xa6>
 80074da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d1f1      	bne.n	80074c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074e2:	4b37      	ldr	r3, [pc, #220]	@ (80075c0 <pvPortMalloc+0x184>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d051      	beq.n	8007590 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2208      	movs	r2, #8
 80074f2:	4413      	add	r3, r2
 80074f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	1ad2      	subs	r2, r2, r3
 8007506:	2308      	movs	r3, #8
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	429a      	cmp	r2, r3
 800750c:	d920      	bls.n	8007550 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800750e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4413      	add	r3, r2
 8007514:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	f003 0307 	and.w	r3, r3, #7
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00b      	beq.n	8007538 <pvPortMalloc+0xfc>
	__asm volatile
 8007520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007524:	f383 8811 	msr	BASEPRI, r3
 8007528:	f3bf 8f6f 	isb	sy
 800752c:	f3bf 8f4f 	dsb	sy
 8007530:	613b      	str	r3, [r7, #16]
}
 8007532:	bf00      	nop
 8007534:	bf00      	nop
 8007536:	e7fd      	b.n	8007534 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	1ad2      	subs	r2, r2, r3
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800754a:	69b8      	ldr	r0, [r7, #24]
 800754c:	f000 f90a 	bl	8007764 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007550:	4b1d      	ldr	r3, [pc, #116]	@ (80075c8 <pvPortMalloc+0x18c>)
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	4a1b      	ldr	r2, [pc, #108]	@ (80075c8 <pvPortMalloc+0x18c>)
 800755c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800755e:	4b1a      	ldr	r3, [pc, #104]	@ (80075c8 <pvPortMalloc+0x18c>)
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b1b      	ldr	r3, [pc, #108]	@ (80075d0 <pvPortMalloc+0x194>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d203      	bcs.n	8007572 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800756a:	4b17      	ldr	r3, [pc, #92]	@ (80075c8 <pvPortMalloc+0x18c>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a18      	ldr	r2, [pc, #96]	@ (80075d0 <pvPortMalloc+0x194>)
 8007570:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	685a      	ldr	r2, [r3, #4]
 8007576:	4b13      	ldr	r3, [pc, #76]	@ (80075c4 <pvPortMalloc+0x188>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	431a      	orrs	r2, r3
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	2200      	movs	r2, #0
 8007584:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007586:	4b13      	ldr	r3, [pc, #76]	@ (80075d4 <pvPortMalloc+0x198>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3301      	adds	r3, #1
 800758c:	4a11      	ldr	r2, [pc, #68]	@ (80075d4 <pvPortMalloc+0x198>)
 800758e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007590:	f7fe fb22 	bl	8005bd8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00b      	beq.n	80075b6 <pvPortMalloc+0x17a>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	60fb      	str	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	bf00      	nop
 80075b4:	e7fd      	b.n	80075b2 <pvPortMalloc+0x176>
	return pvReturn;
 80075b6:	69fb      	ldr	r3, [r7, #28]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3728      	adds	r7, #40	@ 0x28
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	200058c8 	.word	0x200058c8
 80075c4:	200058dc 	.word	0x200058dc
 80075c8:	200058cc 	.word	0x200058cc
 80075cc:	200058c0 	.word	0x200058c0
 80075d0:	200058d0 	.word	0x200058d0
 80075d4:	200058d4 	.word	0x200058d4

080075d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d04f      	beq.n	800768a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075ea:	2308      	movs	r3, #8
 80075ec:	425b      	negs	r3, r3
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	4413      	add	r3, r2
 80075f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	4b25      	ldr	r3, [pc, #148]	@ (8007694 <vPortFree+0xbc>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4013      	ands	r3, r2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10b      	bne.n	800761e <vPortFree+0x46>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	60fb      	str	r3, [r7, #12]
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	e7fd      	b.n	800761a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <vPortFree+0x66>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60bb      	str	r3, [r7, #8]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	4b14      	ldr	r3, [pc, #80]	@ (8007694 <vPortFree+0xbc>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4013      	ands	r3, r2
 8007648:	2b00      	cmp	r3, #0
 800764a:	d01e      	beq.n	800768a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d11a      	bne.n	800768a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	4b0e      	ldr	r3, [pc, #56]	@ (8007694 <vPortFree+0xbc>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	43db      	mvns	r3, r3
 800765e:	401a      	ands	r2, r3
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007664:	f7fe faaa 	bl	8005bbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	4b0a      	ldr	r3, [pc, #40]	@ (8007698 <vPortFree+0xc0>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4413      	add	r3, r2
 8007672:	4a09      	ldr	r2, [pc, #36]	@ (8007698 <vPortFree+0xc0>)
 8007674:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007676:	6938      	ldr	r0, [r7, #16]
 8007678:	f000 f874 	bl	8007764 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800767c:	4b07      	ldr	r3, [pc, #28]	@ (800769c <vPortFree+0xc4>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3301      	adds	r3, #1
 8007682:	4a06      	ldr	r2, [pc, #24]	@ (800769c <vPortFree+0xc4>)
 8007684:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007686:	f7fe faa7 	bl	8005bd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800768a:	bf00      	nop
 800768c:	3718      	adds	r7, #24
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	200058dc 	.word	0x200058dc
 8007698:	200058cc 	.word	0x200058cc
 800769c:	200058d8 	.word	0x200058d8

080076a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80076a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80076aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80076ac:	4b27      	ldr	r3, [pc, #156]	@ (800774c <prvHeapInit+0xac>)
 80076ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f003 0307 	and.w	r3, r3, #7
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00c      	beq.n	80076d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	3307      	adds	r3, #7
 80076be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0307 	bic.w	r3, r3, #7
 80076c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	4a1f      	ldr	r2, [pc, #124]	@ (800774c <prvHeapInit+0xac>)
 80076d0:	4413      	add	r3, r2
 80076d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007750 <prvHeapInit+0xb0>)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076de:	4b1c      	ldr	r3, [pc, #112]	@ (8007750 <prvHeapInit+0xb0>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	4413      	add	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076ec:	2208      	movs	r2, #8
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	1a9b      	subs	r3, r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0307 	bic.w	r3, r3, #7
 80076fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4a15      	ldr	r2, [pc, #84]	@ (8007754 <prvHeapInit+0xb4>)
 8007700:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007702:	4b14      	ldr	r3, [pc, #80]	@ (8007754 <prvHeapInit+0xb4>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2200      	movs	r2, #0
 8007708:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800770a:	4b12      	ldr	r3, [pc, #72]	@ (8007754 <prvHeapInit+0xb4>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2200      	movs	r2, #0
 8007710:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	1ad2      	subs	r2, r2, r3
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007720:	4b0c      	ldr	r3, [pc, #48]	@ (8007754 <prvHeapInit+0xb4>)
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	4a0a      	ldr	r2, [pc, #40]	@ (8007758 <prvHeapInit+0xb8>)
 800772e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	4a09      	ldr	r2, [pc, #36]	@ (800775c <prvHeapInit+0xbc>)
 8007736:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007738:	4b09      	ldr	r3, [pc, #36]	@ (8007760 <prvHeapInit+0xc0>)
 800773a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800773e:	601a      	str	r2, [r3, #0]
}
 8007740:	bf00      	nop
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	20001cc0 	.word	0x20001cc0
 8007750:	200058c0 	.word	0x200058c0
 8007754:	200058c8 	.word	0x200058c8
 8007758:	200058d0 	.word	0x200058d0
 800775c:	200058cc 	.word	0x200058cc
 8007760:	200058dc 	.word	0x200058dc

08007764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800776c:	4b28      	ldr	r3, [pc, #160]	@ (8007810 <prvInsertBlockIntoFreeList+0xac>)
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e002      	b.n	8007778 <prvInsertBlockIntoFreeList+0x14>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	60fb      	str	r3, [r7, #12]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	429a      	cmp	r2, r3
 8007780:	d8f7      	bhi.n	8007772 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	4413      	add	r3, r2
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	429a      	cmp	r2, r3
 8007792:	d108      	bne.n	80077a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	441a      	add	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	441a      	add	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d118      	bne.n	80077ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	4b15      	ldr	r3, [pc, #84]	@ (8007814 <prvInsertBlockIntoFreeList+0xb0>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d00d      	beq.n	80077e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	441a      	add	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	601a      	str	r2, [r3, #0]
 80077e0:	e008      	b.n	80077f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <prvInsertBlockIntoFreeList+0xb0>)
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e003      	b.n	80077f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d002      	beq.n	8007802 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007802:	bf00      	nop
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	200058c0 	.word	0x200058c0
 8007814:	200058c8 	.word	0x200058c8

08007818 <memset>:
 8007818:	4402      	add	r2, r0
 800781a:	4603      	mov	r3, r0
 800781c:	4293      	cmp	r3, r2
 800781e:	d100      	bne.n	8007822 <memset+0xa>
 8007820:	4770      	bx	lr
 8007822:	f803 1b01 	strb.w	r1, [r3], #1
 8007826:	e7f9      	b.n	800781c <memset+0x4>

08007828 <_reclaim_reent>:
 8007828:	4b2d      	ldr	r3, [pc, #180]	@ (80078e0 <_reclaim_reent+0xb8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4283      	cmp	r3, r0
 800782e:	b570      	push	{r4, r5, r6, lr}
 8007830:	4604      	mov	r4, r0
 8007832:	d053      	beq.n	80078dc <_reclaim_reent+0xb4>
 8007834:	69c3      	ldr	r3, [r0, #28]
 8007836:	b31b      	cbz	r3, 8007880 <_reclaim_reent+0x58>
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	b163      	cbz	r3, 8007856 <_reclaim_reent+0x2e>
 800783c:	2500      	movs	r5, #0
 800783e:	69e3      	ldr	r3, [r4, #28]
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	5959      	ldr	r1, [r3, r5]
 8007844:	b9b1      	cbnz	r1, 8007874 <_reclaim_reent+0x4c>
 8007846:	3504      	adds	r5, #4
 8007848:	2d80      	cmp	r5, #128	@ 0x80
 800784a:	d1f8      	bne.n	800783e <_reclaim_reent+0x16>
 800784c:	69e3      	ldr	r3, [r4, #28]
 800784e:	4620      	mov	r0, r4
 8007850:	68d9      	ldr	r1, [r3, #12]
 8007852:	f000 f87b 	bl	800794c <_free_r>
 8007856:	69e3      	ldr	r3, [r4, #28]
 8007858:	6819      	ldr	r1, [r3, #0]
 800785a:	b111      	cbz	r1, 8007862 <_reclaim_reent+0x3a>
 800785c:	4620      	mov	r0, r4
 800785e:	f000 f875 	bl	800794c <_free_r>
 8007862:	69e3      	ldr	r3, [r4, #28]
 8007864:	689d      	ldr	r5, [r3, #8]
 8007866:	b15d      	cbz	r5, 8007880 <_reclaim_reent+0x58>
 8007868:	4629      	mov	r1, r5
 800786a:	4620      	mov	r0, r4
 800786c:	682d      	ldr	r5, [r5, #0]
 800786e:	f000 f86d 	bl	800794c <_free_r>
 8007872:	e7f8      	b.n	8007866 <_reclaim_reent+0x3e>
 8007874:	680e      	ldr	r6, [r1, #0]
 8007876:	4620      	mov	r0, r4
 8007878:	f000 f868 	bl	800794c <_free_r>
 800787c:	4631      	mov	r1, r6
 800787e:	e7e1      	b.n	8007844 <_reclaim_reent+0x1c>
 8007880:	6961      	ldr	r1, [r4, #20]
 8007882:	b111      	cbz	r1, 800788a <_reclaim_reent+0x62>
 8007884:	4620      	mov	r0, r4
 8007886:	f000 f861 	bl	800794c <_free_r>
 800788a:	69e1      	ldr	r1, [r4, #28]
 800788c:	b111      	cbz	r1, 8007894 <_reclaim_reent+0x6c>
 800788e:	4620      	mov	r0, r4
 8007890:	f000 f85c 	bl	800794c <_free_r>
 8007894:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007896:	b111      	cbz	r1, 800789e <_reclaim_reent+0x76>
 8007898:	4620      	mov	r0, r4
 800789a:	f000 f857 	bl	800794c <_free_r>
 800789e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078a0:	b111      	cbz	r1, 80078a8 <_reclaim_reent+0x80>
 80078a2:	4620      	mov	r0, r4
 80078a4:	f000 f852 	bl	800794c <_free_r>
 80078a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80078aa:	b111      	cbz	r1, 80078b2 <_reclaim_reent+0x8a>
 80078ac:	4620      	mov	r0, r4
 80078ae:	f000 f84d 	bl	800794c <_free_r>
 80078b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80078b4:	b111      	cbz	r1, 80078bc <_reclaim_reent+0x94>
 80078b6:	4620      	mov	r0, r4
 80078b8:	f000 f848 	bl	800794c <_free_r>
 80078bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80078be:	b111      	cbz	r1, 80078c6 <_reclaim_reent+0x9e>
 80078c0:	4620      	mov	r0, r4
 80078c2:	f000 f843 	bl	800794c <_free_r>
 80078c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80078c8:	b111      	cbz	r1, 80078d0 <_reclaim_reent+0xa8>
 80078ca:	4620      	mov	r0, r4
 80078cc:	f000 f83e 	bl	800794c <_free_r>
 80078d0:	6a23      	ldr	r3, [r4, #32]
 80078d2:	b11b      	cbz	r3, 80078dc <_reclaim_reent+0xb4>
 80078d4:	4620      	mov	r0, r4
 80078d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80078da:	4718      	bx	r3
 80078dc:	bd70      	pop	{r4, r5, r6, pc}
 80078de:	bf00      	nop
 80078e0:	20000044 	.word	0x20000044

080078e4 <__libc_init_array>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4d0d      	ldr	r5, [pc, #52]	@ (800791c <__libc_init_array+0x38>)
 80078e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007920 <__libc_init_array+0x3c>)
 80078ea:	1b64      	subs	r4, r4, r5
 80078ec:	10a4      	asrs	r4, r4, #2
 80078ee:	2600      	movs	r6, #0
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	d109      	bne.n	8007908 <__libc_init_array+0x24>
 80078f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007924 <__libc_init_array+0x40>)
 80078f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007928 <__libc_init_array+0x44>)
 80078f8:	f000 f87e 	bl	80079f8 <_init>
 80078fc:	1b64      	subs	r4, r4, r5
 80078fe:	10a4      	asrs	r4, r4, #2
 8007900:	2600      	movs	r6, #0
 8007902:	42a6      	cmp	r6, r4
 8007904:	d105      	bne.n	8007912 <__libc_init_array+0x2e>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	f855 3b04 	ldr.w	r3, [r5], #4
 800790c:	4798      	blx	r3
 800790e:	3601      	adds	r6, #1
 8007910:	e7ee      	b.n	80078f0 <__libc_init_array+0xc>
 8007912:	f855 3b04 	ldr.w	r3, [r5], #4
 8007916:	4798      	blx	r3
 8007918:	3601      	adds	r6, #1
 800791a:	e7f2      	b.n	8007902 <__libc_init_array+0x1e>
 800791c:	08007db4 	.word	0x08007db4
 8007920:	08007db4 	.word	0x08007db4
 8007924:	08007db4 	.word	0x08007db4
 8007928:	08007db8 	.word	0x08007db8

0800792c <__retarget_lock_acquire_recursive>:
 800792c:	4770      	bx	lr

0800792e <__retarget_lock_release_recursive>:
 800792e:	4770      	bx	lr

08007930 <memcpy>:
 8007930:	440a      	add	r2, r1
 8007932:	4291      	cmp	r1, r2
 8007934:	f100 33ff 	add.w	r3, r0, #4294967295
 8007938:	d100      	bne.n	800793c <memcpy+0xc>
 800793a:	4770      	bx	lr
 800793c:	b510      	push	{r4, lr}
 800793e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007942:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007946:	4291      	cmp	r1, r2
 8007948:	d1f9      	bne.n	800793e <memcpy+0xe>
 800794a:	bd10      	pop	{r4, pc}

0800794c <_free_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4605      	mov	r5, r0
 8007950:	2900      	cmp	r1, #0
 8007952:	d041      	beq.n	80079d8 <_free_r+0x8c>
 8007954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007958:	1f0c      	subs	r4, r1, #4
 800795a:	2b00      	cmp	r3, #0
 800795c:	bfb8      	it	lt
 800795e:	18e4      	addlt	r4, r4, r3
 8007960:	f000 f83e 	bl	80079e0 <__malloc_lock>
 8007964:	4a1d      	ldr	r2, [pc, #116]	@ (80079dc <_free_r+0x90>)
 8007966:	6813      	ldr	r3, [r2, #0]
 8007968:	b933      	cbnz	r3, 8007978 <_free_r+0x2c>
 800796a:	6063      	str	r3, [r4, #4]
 800796c:	6014      	str	r4, [r2, #0]
 800796e:	4628      	mov	r0, r5
 8007970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007974:	f000 b83a 	b.w	80079ec <__malloc_unlock>
 8007978:	42a3      	cmp	r3, r4
 800797a:	d908      	bls.n	800798e <_free_r+0x42>
 800797c:	6820      	ldr	r0, [r4, #0]
 800797e:	1821      	adds	r1, r4, r0
 8007980:	428b      	cmp	r3, r1
 8007982:	bf01      	itttt	eq
 8007984:	6819      	ldreq	r1, [r3, #0]
 8007986:	685b      	ldreq	r3, [r3, #4]
 8007988:	1809      	addeq	r1, r1, r0
 800798a:	6021      	streq	r1, [r4, #0]
 800798c:	e7ed      	b.n	800796a <_free_r+0x1e>
 800798e:	461a      	mov	r2, r3
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	b10b      	cbz	r3, 8007998 <_free_r+0x4c>
 8007994:	42a3      	cmp	r3, r4
 8007996:	d9fa      	bls.n	800798e <_free_r+0x42>
 8007998:	6811      	ldr	r1, [r2, #0]
 800799a:	1850      	adds	r0, r2, r1
 800799c:	42a0      	cmp	r0, r4
 800799e:	d10b      	bne.n	80079b8 <_free_r+0x6c>
 80079a0:	6820      	ldr	r0, [r4, #0]
 80079a2:	4401      	add	r1, r0
 80079a4:	1850      	adds	r0, r2, r1
 80079a6:	4283      	cmp	r3, r0
 80079a8:	6011      	str	r1, [r2, #0]
 80079aa:	d1e0      	bne.n	800796e <_free_r+0x22>
 80079ac:	6818      	ldr	r0, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	6053      	str	r3, [r2, #4]
 80079b2:	4408      	add	r0, r1
 80079b4:	6010      	str	r0, [r2, #0]
 80079b6:	e7da      	b.n	800796e <_free_r+0x22>
 80079b8:	d902      	bls.n	80079c0 <_free_r+0x74>
 80079ba:	230c      	movs	r3, #12
 80079bc:	602b      	str	r3, [r5, #0]
 80079be:	e7d6      	b.n	800796e <_free_r+0x22>
 80079c0:	6820      	ldr	r0, [r4, #0]
 80079c2:	1821      	adds	r1, r4, r0
 80079c4:	428b      	cmp	r3, r1
 80079c6:	bf04      	itt	eq
 80079c8:	6819      	ldreq	r1, [r3, #0]
 80079ca:	685b      	ldreq	r3, [r3, #4]
 80079cc:	6063      	str	r3, [r4, #4]
 80079ce:	bf04      	itt	eq
 80079d0:	1809      	addeq	r1, r1, r0
 80079d2:	6021      	streq	r1, [r4, #0]
 80079d4:	6054      	str	r4, [r2, #4]
 80079d6:	e7ca      	b.n	800796e <_free_r+0x22>
 80079d8:	bd38      	pop	{r3, r4, r5, pc}
 80079da:	bf00      	nop
 80079dc:	20005a1c 	.word	0x20005a1c

080079e0 <__malloc_lock>:
 80079e0:	4801      	ldr	r0, [pc, #4]	@ (80079e8 <__malloc_lock+0x8>)
 80079e2:	f7ff bfa3 	b.w	800792c <__retarget_lock_acquire_recursive>
 80079e6:	bf00      	nop
 80079e8:	20005a18 	.word	0x20005a18

080079ec <__malloc_unlock>:
 80079ec:	4801      	ldr	r0, [pc, #4]	@ (80079f4 <__malloc_unlock+0x8>)
 80079ee:	f7ff bf9e 	b.w	800792e <__retarget_lock_release_recursive>
 80079f2:	bf00      	nop
 80079f4:	20005a18 	.word	0x20005a18

080079f8 <_init>:
 80079f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fa:	bf00      	nop
 80079fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079fe:	bc08      	pop	{r3}
 8007a00:	469e      	mov	lr, r3
 8007a02:	4770      	bx	lr

08007a04 <_fini>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	bf00      	nop
 8007a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a0a:	bc08      	pop	{r3}
 8007a0c:	469e      	mov	lr, r3
 8007a0e:	4770      	bx	lr
