# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## We are thrilled to announce Armbian Release 24.11
 - [https://www.reddit.com/r/RISCV/comments/1h3cgqv/we_are_thrilled_to_announce_armbian_release_2411](https://www.reddit.com/r/RISCV/comments/1h3cgqv/we_are_thrilled_to_announce_armbian_release_2411)
 - RSS feed: $source
 - date published: 2024-11-30T13:21:55+00:00

<!-- SC_OFF --><div class="md"><p><a href="https://www.armbian.com/">https://www.armbian.com/</a></p> <p>We are thrilled to announce Armbian Release 24.11.1, packed with significant updates across our entire ecosystem! These updates are aimed at enhancing functionality, expanding hardware support, and refining the user experience for both developers and everyday SBC users. Letâ€™s dive into the exciting new features!</p> <p><strong>Core system updates:</strong></p> <p><a href="https://github.com/armbian/build/releases/tag/v24.11.1">Armbian Build Framework</a><br/> The updated build system introduces new tools for faster builds and seamless integration. Optimized compilation workflows and prebuilt configurations make deploying custom firmware easier and more efficient, especially for developers focusing on specialized projects.</p> <p><a href="https://github.com/armbian/configng/releases/tag/v24.11.1">Armbian Config Utility</a><br/> Armbian Config Next Generation has seen improvements i

## 1 Data Cache + 1Instructions Cache is better for a RISCV CPU ?
 - [https://www.reddit.com/r/RISCV/comments/1h37skj/1_data_cache_1instructions_cache_is_better_for_a](https://www.reddit.com/r/RISCV/comments/1h37skj/1_data_cache_1instructions_cache_is_better_for_a)
 - RSS feed: $source
 - date published: 2024-11-30T07:57:55+00:00

<!-- SC_OFF --><div class="md"><p>Its not clear to me. Thanks.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/Zestyclose-Young3921"> /u/Zestyclose-Young3921 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1h37skj/1_data_cache_1instructions_cache_is_better_for_a/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1h37skj/1_data_cache_1instructions_cache_is_better_for_a/">[comments]</a></span>

## RISCV Pipeline Register after Instruction Fetch
 - [https://www.reddit.com/r/RISCV/comments/1h36lm6/riscv_pipeline_register_after_instruction_fetch](https://www.reddit.com/r/RISCV/comments/1h36lm6/riscv_pipeline_register_after_instruction_fetch)
 - RSS feed: $source
 - date published: 2024-11-30T06:34:04+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1h36lm6/riscv_pipeline_register_after_instruction_fetch/"> <img src="https://b.thumbs.redditmedia.com/Xo5ic2ggJYiERRDxpJMb_vxWEvgw7ItZSNSg29fiYBI.jpg" alt="RISCV Pipeline Register after Instruction Fetch" title="RISCV Pipeline Register after Instruction Fetch" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p>In a pipelined RISC-V CPU, given that IMEM is synchronous read. Why do we set up the PC and instruction registers in the following way?</p> <p><a href="https://preview.redd.it/q7c5mic3iz3e1.png?width=1588&amp;format=png&amp;auto=webp&amp;s=012a087583bf77e24200ec2027454d88163f8181">https://preview.redd.it/q7c5mic3iz3e1.png?width=1588&amp;format=png&amp;auto=webp&amp;s=012a087583bf77e24200ec2027454d88163f8181</a></p> <p>From what I know this is data flow after PC is set initially:</p> <p><a href="https://preview.redd.it/qt0j4qpbhz3e1.jpg?width=1957&amp;format=pjpg&amp;auto=webp&amp;s=7e779f82e04a9a4a90c3624f7369ba

