
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.85 seconds, memory usage 1510776kB, peak memory usage 1510776kB (SOL-9)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.75 seconds, memory usage 1445864kB, peak memory usage 1445864kB (SOL-9)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'modulo' (CIN-6)
# Error: identifier "modulo" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go analyze
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.65 seconds, memory usage 1445864kB, peak memory usage 1445864kB (SOL-9)
solution file add ./src/ntt.cpp
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.71 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error: identifier "modulo" is undefined (CRD-20)
# Error: identifier "twiddle" is undefined (CRD-20)
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/catapult.log"
# Warning: last line of file ends without a newline (CRD-1)
/INPUTFILES/2
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
go compile
go analyze
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt_tb.cpp -exclude true

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 63, Real ops = 23, Vars = 27 (SOL-21)
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF.v2': elapsed time 2.19 seconds, memory usage 1510776kB, peak memory usage 1510776kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v2/CDesignChecker/design_checker.sh'
Generating synthesis internal form... (CIN-3)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
Inlining routine 'modulo' (CIN-14)
Synthesizing routine 'modulo' (CIN-13)
Optimizing block '/inPlaceNTT_DIF/modulo' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Found top design routine 'inPlaceNTT_DIF' specified by directive (CIN-52)
Found design routine 'modulo' specified by directive (CIN-52)
Inlining routine 'inPlaceNTT_DIF' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIF' (CIN-13)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Optimizing block '/inPlaceNTT_DIF' ... (CIN-4)
Design 'inPlaceNTT_DIF' was read (SOL-1)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 63, Real ops = 23, Vars = 27 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.77 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
go libraries
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
solution library add Xilinx_RAMS
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v3/CDesignChecker/design_checker.sh'
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
# Info: Branching solution 'inPlaceNTT_DIF.v3' at state 'compile' (PRJ-2)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v2': elapsed time 0.26 seconds, memory usage 1510776kB, peak memory usage 1510776kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 63, Real ops = 23, Vars = 27 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
go libraries
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 64, Real ops = 23, Vars = 28 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.24 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
go extract

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 680, Real ops = 177, Vars = 158 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v9': elapsed time 1.86 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v9' (SOL-8)
go extract
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
N_UNROLL parameter 16 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 16
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 16
/inPlaceNTT_DIF/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /inPlaceNTT_DIF/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v9/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIF.v9' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 0
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 0
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 16
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 16
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 16
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 0
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 0
# Info: Design complexity at end of 'loops': Total ops = 1321, Real ops = 338, Vars = 287 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v8': elapsed time 4.92 seconds, memory usage 2306052kB, peak memory usage 2306052kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 32 times. (LOOP-3)
N_UNROLL parameter 32 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Branching solution 'inPlaceNTT_DIF.v8' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 32
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 32
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 32
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v8' (SOL-8)
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 32
go extract
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 32
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 32
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 32
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 32
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 32
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v8/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 680, Real ops = 177, Vars = 158 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v7': elapsed time 1.72 seconds, memory usage 1781764kB, peak memory usage 1781764kB (SOL-9)
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 16
directive set /inPlaceNTT_DIF/core/COMP_LOOP -UNROLL 16
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 16
project save
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 64
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 16
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 64
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 16
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 64
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 64
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v7/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
go extract
Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1.ccs'. (PRJ-5)
N_UNROLL parameter 16 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v7' (SOL-8)
# Info: Branching solution 'inPlaceNTT_DIF.v7' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Design complexity at end of 'loops': Total ops = 359, Real ops = 96, Vars = 93 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v6': elapsed time 1.09 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 8
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 128
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 128
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 8
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 128
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 128
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
N_UNROLL parameter 8 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 8
directive set /inPlaceNTT_DIF/core/COMP_LOOP -UNROLL 8
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
go extract
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v6/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIF.v6' at state 'assembly' (PRJ-2)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 8
# Info: Design complexity at end of 'loops': Total ops = 198, Real ops = 55, Vars = 60 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v5': elapsed time 1.11 seconds, memory usage 1452036kB, peak memory usage 1452036kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
N_UNROLL parameter 4 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Branching solution 'inPlaceNTT_DIF.v5' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 4
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 4
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 4
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v5' (SOL-8)
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 4
go extract
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 256
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 4
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 256
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 256
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 256
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v5/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 118, Real ops = 34, Vars = 43 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v4': elapsed time 0.60 seconds, memory usage 1386500kB, peak memory usage 1386500kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 512
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 512
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 2
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 2
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 2
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 2
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 2
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
N_UNROLL parameter 2 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 512
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 512
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v4' (SOL-8)
go extract
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v4/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIF.v4' at state 'assembly' (PRJ-2)
# Info: Design complexity at end of 'loops': Total ops = 73, Real ops = 23, Vars = 34 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.04 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 3093, Real ops = 177, Vars = 232 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF.v9': elapsed time 32.64 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Resource '/inPlaceNTT_DIF/vec:rsc' split into 1 x 16 blocks (MEM-11)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Running transformation 'memories' on solution 'inPlaceNTT_DIF.v9': elapsed time 23.86 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-15)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Resource '/inPlaceNTT_DIF/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF.v9' (SOL-8)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 3081, Real ops = 175, Vars = 223 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF.v9': elapsed time 7.37 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Module 'modulo_7c916ad59326b02df02b1a80099f3e2761bb_0' in the cache is valid & accepted for CCORE 'modulo_7c916ad59326b02df02b1a80099f3e2761bb' (TD-3)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF.v9' (SOL-8)
Module for CCORE 'modulo_7c916ad59326b02df02b1a80099f3e2761bb' has been successfully synthesized (TD-4)
# Info: Design complexity at end of 'architect': Total ops = 8136, Real ops = 1494, Vars = 911 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF.v9': elapsed time 37.47 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Running transformation 'architect' on solution 'inPlaceNTT_DIF.v9': elapsed time 23.38 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF.v9' (SOL-8)
Design 'inPlaceNTT_DIF' contains '1494' real operations. (SOL-11)

# Messages from "go allocate"

# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Warning: User stop requested, stopping...
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1" ntt.cpp(51,4,10) (BASIC-25)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF.v9' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4" ntt.cpp(48,14,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3" ntt.cpp(51,4,10) (BASIC-25)
# Error:   USEROPER "COMP_LOOP-3:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   USEROPER "COMP_LOOP-3:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   USEROPER "COMP_LOOP-2:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2" ntt.cpp(48,14,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2" ntt.cpp(50,4,19) (BASIC-25)
# Error:   USEROPER "COMP_LOOP-2:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE "COMP_LOOP-7:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4056cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4056cy (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4069cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#24.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4055cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4042cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#9.sva" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4055cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-7:mul" with delay  12.5415 (SCHD-6)
   from operation ACCU "COMP_LOOP-7:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4042cy+2.29205 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4042cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4042cy+3.06625 (SCHD-6)
   from operation C-CORE "COMP_LOOP-7:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12" with delay  1.51 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#12.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#12" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4041cy+16 (SCHD-6)
   with output variable "tmp#12.lpi#4.dfm" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#10.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE "COMP_LOOP-8:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4072cy+16 (SCHD-6)
   from operation MUL "COMP_LOOP-8:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4085cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4085cy+0.1025 (SCHD-6)
   with output variable "tmp.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#31" with delay  0.1 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(51,4,10): chained feedback data dependency with delay of 1.95513 at time 4340cy+16 (SCHD-6)
   from operation ACCU "COMP_LOOP-8:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4340cy+16 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#14" with delay  0.782051 (SCHD-6)
   with output variable "tmp.lpi#4.dfm" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4072cy+1.51 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)" with delay  1.51 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4072cy+3.06625 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4072cy+2.29205 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#30" with delay  0.1 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#14.sva" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4070cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4339cy+16 (SCHD-6)
   with output variable "tmp#14.lpi#4.dfm" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4326cy (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14" with delay  1.51 (SCHD-6)
   from operation C-CORE "COMP_LOOP-16:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4071cy+16 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12" with delay  0.1 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4069cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4339cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4326cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#1.sva" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13" with delay  0.1 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return).sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-16:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4102cy+1.51 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4312cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-16:mul" with delay  12.5415 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4325cy+0.1025 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#16" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4325cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-1:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation ACCU "COMP_LOOP-9:acc#6" with delay  0.774198 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-1:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,54,1): chained data dependency at time 4102cy+2.29205 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4368cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)" ntt.cpp(50,4,19) (BASIC-25)
   with output variable "tmp#16.sva" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#30" ntt.cpp(50,4,19) (BASIC-25)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15" with delay  0.1 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-16:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4100cy+16 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(48,14,10): chained data dependency at time 4101cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#31" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "tmp#16.lpi#4.dfm" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4355cy (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#16" with delay  1.51 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4354cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14" with delay  0.1 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#18.sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-1:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4355cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4341cy+16 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4099cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#3.sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4341cy+3.06625 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4086cy (SCHD-6)
   from operation C-CORE "COMP_LOOP-1:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE "COMP_LOOP-8:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation MUL "COMP_LOOP-1:mul" with delay  12.5415 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4354cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4099cy+0.1025 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4341cy+1.51 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4086cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#25.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4130cy+16 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h" with delay  0.782051 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#17" with delay  0.1 (SCHD-6)
   from operation ACCU "COMP_LOOP-1:acc#6" with delay  0.774198 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#18" with delay  1.51 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4341cy+2.29205 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4131cy+16 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#20" ntt.cpp(48,14,10) (BASIC-25)
   with output variable "tmp#18.sva" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#19" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-11:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-11:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-10:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4129cy+0.1025 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#18" ntt.cpp(48,14,10) (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#18" ntt.cpp(50,4,19) (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-10:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#22" ntt.cpp(50,4,19) (BASIC-25)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#16" with delay  0.1 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-12:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,4,19): chained data dependency at time 4129cy+16 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#24" ntt.cpp(48,14,10) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#23" ntt.cpp(51,4,10) (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency at time 4116cy (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#21" ntt.cpp(51,4,10) (BASIC-25)
 ntt.cpp(50,37,1): chained data dependency at time 4115cy+0.1025 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#20" ntt.cpp(50,4,19) (BASIC-25)
   with input delay 6.38 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-12:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#26.sva" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#22" ntt.cpp(48,14,10) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-14:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE "COMP_LOOP-9:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#26" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency at time 4116cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#26" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4102cy+16 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-14:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#11.sva" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-13:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4102cy+3.06625 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-13:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE "COMP_LOOP-9:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#25" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#24" ntt.cpp(50,4,19) (BASIC-25)
   from operation MUL "COMP_LOOP-9:mul" with delay  12.5415 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#29" ntt.cpp(51,4,10) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#28" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4115cy+0.1025 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-16:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation MUL "COMP_LOOP-4:mul" with delay  12.5415 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#30" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,37,1): chained data dependency at time 3965cy+0.1025 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#28" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 3965cy+0.1025 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#27" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-15:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency at time 3966cy (SCHD-6)
# Error:   USEROPER "COMP_LOOP-15:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE "COMP_LOOP-4:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6" ntt.cpp(50,4,19) (BASIC-25)
   with input delay 6.38 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-4:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" ntt.cpp(48,14,10) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7" ntt.cpp(51,4,10) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 3952cy+3.06625 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5" ntt.cpp(51,4,10) (BASIC-25)
 ntt.cpp(50,54,1): chained data dependency at time 3952cy+2.29205 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4" ntt.cpp(50,4,19) (BASIC-25)
   with input delay 6.38 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-4:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#6.sva" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6" ntt.cpp(48,14,10) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-6:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE "COMP_LOOP-4:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 3952cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10" ntt.cpp(50,4,19) (BASIC-25)
   with output variable "tmp#6.lpi#4.dfm" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-6:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-5:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6" with delay  1.51 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-5:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(48,14,10): chained data dependency at time 3951cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" ntt.cpp(50,4,19) (BASIC-25)
   from operation ACCU "COMP_LOOP-4:acc#6" with delay  0.774198 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13" ntt.cpp(51,4,10) (BASIC-25)
   from operation MUX1HOT "COMP_LOOP:mux1h#6" with delay  0.782051 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(48,14,10): chained data dependency at time 3952cy+1.51 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-8:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14" ntt.cpp(48,14,10) (BASIC-25)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5" with delay  0.1 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12" ntt.cpp(48,14,10) (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-7:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "tmp#6.sva" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-7:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-9:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3950cy+16 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-9:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#17" ntt.cpp(51,4,10) (BASIC-25)
   with input delay 6.38 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#16" ntt.cpp(50,4,19) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14" ntt.cpp(50,4,19) (BASIC-25)
   from operation ACCU "COMP_LOOP-5:acc#6" with delay  0.774198 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-8:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,54,1): chained data dependency at time 3982cy+2.29205 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#16" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 3982cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#7.sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3982cy+3.06625 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-5:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#24" with delay  0.1 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3981cy+16 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4249cy+16 (SCHD-6)
   with output variable "tmp#8.lpi#4.dfm" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4250cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" with delay  1.51 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3982cy+1.51 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#25" with delay  0.1 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#30.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#8" with delay  0.782051 (SCHD-6)
   from operation C-CORE "COMP_LOOP-13:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4236cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 3979cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4249cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#8.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
   from operation MUL "COMP_LOOP-13:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3980cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4235cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 3979cy+0.1025 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3966cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4236cy (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#21.sva" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4235cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6" with delay  0.1 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation ACCU "COMP_LOOP-13:acc#6" with delay  0.774198 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10" with delay  1.51 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4222cy+2.29205 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4011cy+16 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4222cy+16 (SCHD-6)
   with output variable "tmp#10.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#15.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4222cy+3.06625 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#10" with delay  0.782051 (SCHD-6)
   from operation C-CORE "COMP_LOOP-13:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4012cy+1.51 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4266cy+16 (SCHD-6)
   with output variable "tmp#10.lpi#4.dfm" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#31.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4266cy (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE "COMP_LOOP-14:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" with delay  0.1 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4009cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4010cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4279cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4265cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" with delay  0.1 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#16.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#22.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE "COMP_LOOP-5:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3996cy+16 (SCHD-6)
   from operation MUL "COMP_LOOP-14:mul" with delay  12.5415 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4265cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4252cy+2.29205 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4009cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "COMP_LOOP-14:acc#6" with delay  0.774198 (SCHD-6)
   from operation MUL "COMP_LOOP-5:mul" with delay  12.5415 (SCHD-6)
   from operation C-CORE "COMP_LOOP-14:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4252cy+16 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3995cy+0.1025 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4252cy+3.06625 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3996cy (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#26" with delay  1.51 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3995cy+0.1025 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4251cy+16 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#26.sva" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4039cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#26" with delay  0.782051 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4252cy+1.51 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10" with delay  0.1 (SCHD-6)
   with output variable "tmp#26.lpi#4.dfm" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11" with delay  0.1 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4040cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4295cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4282cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4026cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#17.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#23.sva" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4295cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4026cy (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE "COMP_LOOP-6:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MUL "COMP_LOOP-15:mul" with delay  12.5415 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation ACCU "COMP_LOOP-15:acc#6" with delay  0.774198 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4282cy+2.29205 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4039cy+0.1025 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4282cy+1.51 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4025cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4282cy+3.06625 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#8.sva" (SCHD-6)
   from operation C-CORE "COMP_LOOP-15:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MUL "COMP_LOOP-6:mul" with delay  12.5415 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#28" with delay  1.51 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4025cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4012cy+2.29205 (SCHD-6)
   with output variable "tmp#28.sva" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#28" with delay  0.782051 (SCHD-6)
   from operation ACCU "COMP_LOOP-6:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4281cy+16 (SCHD-6)
   from operation C-CORE "COMP_LOOP-6:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "tmp#28.lpi#4.dfm" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4012cy+16 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4279cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4012cy+3.06625 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#26" with delay  0.1 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#27" with delay  0.1 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4280cy+16 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "COMP_LOOP-16:acc#6" with delay  0.774198 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#30" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4312cy+1.51 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4312cy+3.06625 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4312cy+2.29205 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#30.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4310cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#30.lpi#4.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#30" with delay  1.51 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4311cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#28" with delay  0.1 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4309cy+16 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#29" with delay  0.1 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-15:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4296cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#2" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4296cy (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3892cy+1.51 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4309cy+0.1025 (SCHD-6)
   with output variable "tmp#2.lpi#4.dfm" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#32.sva" (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 3892cy+2.29205 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation ACCU "COMP_LOOP-2:acc#6" with delay  0.774198 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3890cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4159cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4159cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2" with delay  1.51 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#18" with delay  0.1 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3891cy+16 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#2.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MUL "COMP_LOOP-10:mul" with delay  12.5415 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4145cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4146cy+16 (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
   with output variable "COMP_LOOP:modulo(return)#27.sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4146cy (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE "COMP_LOOP-10:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-10:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4132cy+16 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4368cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4132cy+3.06625 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4145cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#12.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#18" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4132cy+1.51 (SCHD-6)
   with output variable "tmp#18.lpi#4.dfm" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3" with delay  0.1 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3920cy+16 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4132cy+2.29205 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation ACCU "COMP_LOOP-10:acc#6" with delay  0.774198 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4" with delay  1.51 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4175cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#4.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MUL "COMP_LOOP-11:mul" with delay  12.5415 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-11:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4176cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 3919cy+0.1025 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 3919cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4176cy (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4162cy+3.06625 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE "COMP_LOOP-11:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2" with delay  0.1 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUL "COMP_LOOP-2:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4175cy+0.1025 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3905cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4162cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3906cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#13.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#19.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3906cy (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#20" with delay  0.782051 (SCHD-6)
   from operation C-CORE "COMP_LOOP-2:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4161cy+16 (SCHD-6)
   from operation C-CORE "COMP_LOOP-2:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "tmp#20.lpi#4.dfm" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3892cy+16 (SCHD-6)
   from operation ACCU "COMP_LOOP-11:acc#6" with delay  0.774198 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4162cy+2.29205 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3892cy+3.06625 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4162cy+1.51 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3905cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#19" with delay  0.1 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#4.sva" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4160cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 3949cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#20.sva" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#20" with delay  1.51 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4" with delay  0.1 (SCHD-6)
   with output variable "tmp#20.sva" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 3949cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4192cy+3.06625 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4192cy+2.29205 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3935cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#14.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUL "COMP_LOOP-3:mul" with delay  12.5415 (SCHD-6)
   from operation C-CORE "COMP_LOOP-12:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE "COMP_LOOP-3:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4192cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3936cy+16 (SCHD-6)
   with output variable "tmp#22.lpi#4.dfm" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3936cy (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#22" with delay  1.51 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3922cy+3.06625 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4191cy+16 (SCHD-6)
   from operation C-CORE "COMP_LOOP-3:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation ACCU "COMP_LOOP-12:acc#6" with delay  0.774198 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#22" with delay  0.782051 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4192cy+1.51 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3935cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3922cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#21" with delay  0.1 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#5.sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#4" with delay  0.782051 (SCHD-6)
   with output variable "tmp#22.sva" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3921cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "tmp#4.lpi#4.dfm" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4190cy+16 (SCHD-6)
   from operation ACCU "COMP_LOOP-3:acc#6" with delay  0.774198 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 3922cy+2.29205 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4189cy+0.1025 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3922cy+1.51 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#28.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#20" with delay  0.1 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4189cy+16 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4221cy+16 (SCHD-6)
   with output variable "tmp#24.lpi#4.dfm" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#24" with delay  1.51 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4222cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#24" with delay  0.782051 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4219cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#24.sva" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#23" with delay  0.1 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4220cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4219cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4206cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#29.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#22" with delay  0.1 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MUL "COMP_LOOP-12:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4205cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4205cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4206cy (SCHD-6)
   from operation C-CORE "COMP_LOOP-12:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5" ntt.cpp(51,4,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4" ntt.cpp(50,4,19) (BASIC-25)
# Error:   USEROPER "COMP_LOOP-4:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6" ntt.cpp(48,14,10) (BASIC-25)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4" ntt.cpp(48,14,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3" ntt.cpp(51,4,10) (BASIC-25)
# Error:   USEROPER "COMP_LOOP-3:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   USEROPER "COMP_LOOP-3:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   USEROPER "COMP_LOOP-5:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   USEROPER "COMP_LOOP-5:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" ntt.cpp(51,4,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" ntt.cpp(50,4,19) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6" ntt.cpp(50,4,19) (BASIC-25)
# Error:   USEROPER "COMP_LOOP-4:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" ntt.cpp(48,14,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7" ntt.cpp(51,4,10) (BASIC-25)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF.v9' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
# Error:   USEROPER "COMP_LOOP-2:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2" ntt.cpp(48,14,10) (BASIC-25)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2" ntt.cpp(50,4,19) (BASIC-25)
# Error:   USEROPER "COMP_LOOP-2:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1" ntt.cpp(51,4,10) (BASIC-25)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
   from operation C-CORE "COMP_LOOP-11:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4176cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#30" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency at time 4176cy (SCHD-6)
# Error:   USEROPER "COMP_LOOP-16:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4189cy+0.1025 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)" ntt.cpp(48,14,10) (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#31" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#28.sva" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#29" ntt.cpp(51,4,10) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#28" ntt.cpp(50,4,19) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-16:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4175cy+0.1025 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#30" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4162cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#18.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#13.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4175cy+0.1025 (SCHD-6)
   from operation C-CORE "COMP_LOOP-1:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4355cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-1:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation MUL "COMP_LOOP-11:mul" with delay  12.5415 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-1:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "tmp#22.sva" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4368cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4190cy+16 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-13:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-13:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "tmp#22.lpi#4.dfm" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#25" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#24" ntt.cpp(50,4,19) (BASIC-25)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#22" with delay  1.51 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#22" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(48,14,10): chained data dependency at time 4191cy+16 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-12:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#20" with delay  0.1 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#24" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,4,19): chained data dependency at time 4189cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#23" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#28" ntt.cpp(48,14,10) (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#27" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-15:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#21" with delay  0.1 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-15:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-14:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#26" ntt.cpp(48,14,10) (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#14.sva" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#26" ntt.cpp(50,4,19) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-14:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE "COMP_LOOP-12:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-10:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4192cy+16 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#18" ntt.cpp(48,14,10) (BASIC-25)
   from operation MUL "COMP_LOOP-12:mul" with delay  12.5415 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#18" ntt.cpp(50,4,19) (BASIC-25)
 ntt.cpp(50,37,1): chained data dependency at time 4205cy+0.1025 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-10:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4205cy+0.1025 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-9:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-9:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#17" ntt.cpp(51,4,10) (BASIC-25)
   from operation ACCU "COMP_LOOP-12:acc#6" with delay  0.774198 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#16" ntt.cpp(50,4,19) (BASIC-25)
   from operation MUX1HOT "COMP_LOOP:mux1h#22" with delay  0.782051 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#21" ntt.cpp(51,4,10) (BASIC-25)
 ntt.cpp(48,14,10): chained data dependency at time 4192cy+1.51 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#20" ntt.cpp(50,4,19) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-12:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,39,28): chained data dependency at time 4192cy+3.06625 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#22" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,54,1): chained data dependency at time 4192cy+2.29205 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#20" ntt.cpp(48,14,10) (BASIC-25)
   with input delay 6.38 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#19" ntt.cpp(51,4,10) (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-11:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#22" with delay  0.1 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-11:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12" ntt.cpp(48,14,10) (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-7:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-7:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(50,4,19): chained data dependency at time 4219cy+16 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-6:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with input delay 1.17 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency at time 4206cy (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10" ntt.cpp(50,4,19) (BASIC-25)
   from operation C-CORE "COMP_LOOP-12:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
# Error:   USEROPER "COMP_LOOP-6:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   with input delay 6.38 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14" ntt.cpp(50,4,19) (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   USEROPER "COMP_LOOP-8:modulo()#1" ntt.cpp(50,26,45), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
   from operation C-CORE PORT (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#16" ntt.cpp(48,14,10) (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4219cy+0.1025 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15" ntt.cpp(51,4,10) (BASIC-25)
 ntt.cpp(50,26,45): chained data dependency at time 4206cy+16 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13" ntt.cpp(51,4,10) (BASIC-25)
   with output variable "COMP_LOOP:modulo(return)#29.sva" (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12" ntt.cpp(50,4,19) (BASIC-25)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#18" with delay  1.51 (SCHD-6)
# Error:   USEROPER "COMP_LOOP-8:modulo()" ntt.cpp(50,39,28), delay:  12cy+0.1025, mapped to: cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb() (BASIC-25)
 ntt.cpp(48,14,10): chained data dependency at time 4131cy+16 (SCHD-6)
# Error:   MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14" ntt.cpp(48,14,10) (BASIC-25)
   with output variable "tmp#18.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4312cy+3.06625 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#18" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4312cy+2.29205 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4132cy+1.51 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#18.lpi#4.dfm" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return).sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE "COMP_LOOP-16:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4312cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#16" with delay  0.1 (SCHD-6)
   with output variable "tmp#30.lpi#4.dfm" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4129cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4130cy+16 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#30" with delay  1.51 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4311cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#17" with delay  0.1 (SCHD-6)
   from operation ACCU "COMP_LOOP-16:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4145cy+0.1025 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#30" with delay  0.782051 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4312cy+1.51 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#12.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4339cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4326cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#1.sva" (SCHD-6)
   from operation MUL "COMP_LOOP-10:mul" with delay  12.5415 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4145cy+0.1025 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#30" with delay  0.1 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4132cy+2.29205 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-16:mul" with delay  12.5415 (SCHD-6)
   from operation ACCU "COMP_LOOP-10:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4325cy+0.1025 (SCHD-6)
   from operation C-CORE "COMP_LOOP-10:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4325cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4132cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4326cy (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4132cy+3.06625 (SCHD-6)
   from operation C-CORE "COMP_LOOP-16:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4159cy+16 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4340cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#18" with delay  0.1 (SCHD-6)
   with output variable "tmp.lpi#4.dfm" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#19" with delay  0.1 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4160cy+16 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)" with delay  1.51 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4341cy+1.51 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4146cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#27.sva" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4146cy (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-10:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4339cy+16 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4159cy+0.1025 (SCHD-6)
   with output variable "tmp.sva" (SCHD-6)
   from operation ACCU "COMP_LOOP-11:acc#6" with delay  0.774198 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#31" with delay  0.1 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4162cy+2.29205 (SCHD-6)
 ntt.cpp(51,4,10): chained feedback data dependency with delay of 1.95513 at time 4340cy+16 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4162cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-1:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4162cy+3.06625 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE "COMP_LOOP-11:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4354cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4355cy (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4354cy+0.1025 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#20" with delay  1.51 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#20.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation ACCU "COMP_LOOP-1:acc#6" with delay  0.774198 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#20" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4341cy+2.29205 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4161cy+16 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4341cy+16 (SCHD-6)
   with output variable "tmp#20.lpi#4.dfm" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#3.sva" (SCHD-6)
   from operation MUL "COMP_LOOP-8:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4341cy+3.06625 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4085cy+0.1025 (SCHD-6)
   from operation C-CORE "COMP_LOOP-1:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4085cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4086cy (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE "COMP_LOOP-8:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4279cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4279cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4072cy+3.06625 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#26" with delay  0.1 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4072cy+2.29205 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#10.sva" (SCHD-6)
   from operation MUL "COMP_LOOP-14:mul" with delay  12.5415 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4265cy+0.1025 (SCHD-6)
   from operation C-CORE "COMP_LOOP-8:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4266cy+16 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4072cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#31.sva" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4266cy (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE "COMP_LOOP-14:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4099cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#28" with delay  0.782051 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4281cy+16 (SCHD-6)
   with output variable "tmp#16.sva" (SCHD-6)
   with output variable "tmp#28.lpi#4.dfm" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15" with delay  0.1 (SCHD-6)
   from operation ACCU "COMP_LOOP-15:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4100cy+16 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4282cy+2.29205 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4282cy+1.51 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4099cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4086cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#27" with delay  0.1 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#25.sva" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4280cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14" with delay  0.1 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#28" with delay  1.51 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "tmp#28.sva" (SCHD-6)
   from operation ACCU "COMP_LOOP-9:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4295cy+0.1025 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4102cy+2.29205 (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4102cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#11.sva" (SCHD-6)
   from operation MUL "COMP_LOOP-15:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4102cy+3.06625 (SCHD-6)
   from operation C-CORE "COMP_LOOP-15:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE "COMP_LOOP-9:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4296cy+16 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4101cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "tmp#16.lpi#4.dfm" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4296cy (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4282cy+3.06625 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#16" with delay  1.51 (SCHD-6)
   from operation C-CORE "COMP_LOOP-15:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4102cy+1.51 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#16" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4295cy+0.1025 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#26.sva" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4282cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#17.sva" (SCHD-6)
   from operation C-CORE "COMP_LOOP-9:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4116cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#29" with delay  0.1 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4129cy+0.1025 (SCHD-6)
   with output variable "tmp#30.sva" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4310cy+16 (SCHD-6)
   from operation MUL "COMP_LOOP-9:mul" with delay  12.5415 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4309cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4115cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#32.sva" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4116cy (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4115cy+0.1025 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#28" with delay  0.1 (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4309cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11" with delay  0.1 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4040cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4222cy+1.51 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12" with delay  1.51 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#24" with delay  0.782051 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#12.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation ACCU "COMP_LOOP-13:acc#6" with delay  0.774198 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4222cy+2.29205 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4039cy+0.1025 (SCHD-6)
   with output variable "tmp#24.sva" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4039cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#23" with delay  0.1 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4220cy+16 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4221cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10" with delay  0.1 (SCHD-6)
   with output variable "tmp#24.lpi#4.dfm" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4042cy+3.06625 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE "COMP_LOOP-7:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#24" with delay  1.51 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4236cy (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4235cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4055cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4042cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#30.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#9.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation C-CORE "COMP_LOOP-13:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#12" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4236cy+16 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4041cy+16 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4222cy+16 (SCHD-6)
   with output variable "tmp#12.lpi#4.dfm" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#15.sva" (SCHD-6)
   from operation ACCU "COMP_LOOP-7:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4222cy+3.06625 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4042cy+2.29205 (SCHD-6)
   from operation C-CORE "COMP_LOOP-13:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4042cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-13:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4069cy+0.1025 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4235cy+0.1025 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#24.sva" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4250cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12" with delay  0.1 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4069cy+16 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#25" with delay  0.1 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#26" with delay  1.51 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4251cy+16 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4055cy+0.1025 (SCHD-6)
   with output variable "tmp#26.sva" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MUL "COMP_LOOP-7:mul" with delay  12.5415 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE "COMP_LOOP-7:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4249cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4056cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4056cy (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   with output variable "tmp#14.lpi#4.dfm" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#24" with delay  0.1 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4249cy+16 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14" with delay  1.51 (SCHD-6)
   from operation C-CORE "COMP_LOOP-14:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4071cy+16 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4252cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation ACCU "COMP_LOOP-8:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4252cy+3.06625 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#14" with delay  0.782051 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4265cy+0.1025 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4072cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#16.sva" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13" with delay  0.1 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 1.17 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#26" with delay  0.782051 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4252cy+1.51 (SCHD-6)
   with output variable "tmp#14.sva" (SCHD-6)
   with output variable "tmp#26.lpi#4.dfm" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4070cy+16 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4252cy+2.29205 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 6.38 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3982cy+16 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#7.sva" (SCHD-6)
   from operation ACCU "COMP_LOOP-14:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3982cy+3.06625 (SCHD-6)
   from operation C-CORE "COMP_LOOP-5:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-5:mul" with delay  12.5415 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3995cy+0.1025 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3982cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#8" with delay  0.782051 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation ACCU "COMP_LOOP-5:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 3982cy+2.29205 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 4009cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8" with delay  0.1 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4009cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3996cy (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3995cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#22.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE "COMP_LOOP-5:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3996cy+16 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#10" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4012cy+1.51 (SCHD-6)
   with output variable "tmp#10.lpi#4.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 4012cy+2.29205 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "COMP_LOOP-6:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 4010cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9" with delay  0.1 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10" with delay  1.51 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 4011cy+16 (SCHD-6)
   with output variable "tmp#10.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUL "COMP_LOOP-6:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 4025cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4026cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#23.sva" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 4026cy (SCHD-6)
   from operation C-CORE "COMP_LOOP-6:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   from operation C-CORE "COMP_LOOP-6:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4012cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4012cy+3.06625 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 4025cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#8.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4" with delay  0.1 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 3949cy+16 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5" with delay  0.1 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE "COMP_LOOP-3:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3936cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3936cy (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 3949cy+0.1025 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#20.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "COMP_LOOP-4:acc#6" with delay  0.774198 (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#6" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3952cy+1.51 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3952cy+3.06625 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 3952cy+2.29205 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   with output variable "tmp#6.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3950cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#6.lpi#4.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6" with delay  1.51 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3951cy+16 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3966cy (SCHD-6)
   from operation C-CORE "COMP_LOOP-4:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 3979cy+0.1025 (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3966cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#21.sva" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#6.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation C-CORE "COMP_LOOP-4:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3952cy+16 (SCHD-6)
   from operation MUL "COMP_LOOP-4:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3965cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3965cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#8.sva" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3980cy+16 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3981cy+16 (SCHD-6)
   with output variable "tmp#8.lpi#4.dfm" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8" with delay  1.51 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6" with delay  0.1 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 3979cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 3892cy+2.29205 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "COMP_LOOP-2:acc#6" with delay  0.774198 (SCHD-6)
   from operation C-CORE "COMP_LOOP-2:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3892cy+16 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3892cy+3.06625 (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2" with delay  1.51 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3891cy+16 (SCHD-6)
   with output variable "tmp#2.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#2" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3892cy+1.51 (SCHD-6)
   with output variable "tmp#2.lpi#4.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3906cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#19.sva" (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency at time 3906cy (SCHD-6)
   from operation C-CORE "COMP_LOOP-2:modulo()#1" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,26,45): chained data dependency with delay of 1.95513 at time 3919cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3905cy+0.1025 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#4.sva" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
   from operation MUL "COMP_LOOP-2:mul" with delay  12.5415 (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3905cy+0.1025 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4" with delay  1.51 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   with output variable "tmp#4.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,16)" (SCHD-6)
   from operation MUX1HOT "COMP_LOOP:mux1h#4" with delay  0.782051 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3921cy+16 (SCHD-6)
   with output variable "tmp#4.lpi#4.dfm" (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 3919cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2" with delay  0.1 (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3" with delay  0.1 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3920cy+16 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3935cy+0.1025 (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3922cy+16 (SCHD-6)
   with output variable "COMP_LOOP:modulo(return)#5.sva" (SCHD-6)
 ntt.cpp(50,37,1): chained data dependency at time 3935cy+0.1025 (SCHD-6)
   with input delay 6.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" (SCHD-6)
   from operation MUL "COMP_LOOP-3:mul" with delay  12.5415 (SCHD-6)
   from operation ACCU "COMP_LOOP-3:acc#6" with delay  0.774198 (SCHD-6)
 ntt.cpp(50,54,1): chained data dependency at time 3922cy+2.29205 (SCHD-6)
 ntt.cpp(48,14,10): chained data dependency at time 3922cy+1.51 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(50,39,28): chained data dependency at time 3922cy+3.06625 (SCHD-6)
   from operation C-CORE "COMP_LOOP-3:modulo()" DELAY 12cy+0.1025 ON "cluster.modulo_7c916ad59326b02df02b1a80099f3e2761bb()" (SCHD-6)
   with input delay 6.38 (SCHD-6)
   from operation C-CORE PORT (SCHD-6)
go extract
   with input delay 1.17 (SCHD-6)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
 ntt.cpp(50,4,19): chained data dependency at time 4368cy+16 (SCHD-6)
 ntt.cpp(51,4,10): chained data dependency with delay of 1.95513 at time 3890cy+16 (SCHD-6)
   with input delay 1.17 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF.v9': elapsed time 23.75 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Running transformation 'architect' on solution 'inPlaceNTT_DIF.v9': elapsed time 23.52 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-15)
# Error: Design 'inPlaceNTT_DIF' could not schedule partition '/inPlaceNTT_DIF/core' - could not schedule even with unlimited resources
# Info: Design complexity at end of 'architect': Total ops = 8136, Real ops = 1494, Vars = 911 (SOL-21)
   with output variable "vec:rsc(0)(0).@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,6,64,64,64,64,1)" (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
   with input delay 1.17 (SCHD-6)
