00 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
01 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
02 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
03 00010000400000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
04 00000000300000000000  nop || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=98].d, din.eop || mov isPreviousEndPacket_REG[id=98].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=98].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
05 00000000080000000000  nop || mov fu_id_12057.a, justRead_REG.q || mov headerType_0@[orgvar]_id_7826_line46.d, fu_id_12057.q || mov headerType_0@[orgvar]_id_7826_line46.sclr, @builtin_zero.q || mov headerType_0@[orgvar]_id_7826_line46.enable, @builtin_one.q || mov headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].data1, @builtin_one.q || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
06 00000000040000000000  nop || mov fu_id_9111_line224_49.a, headerType_0@[orgvar]_id_7826_line46.q || mov fu_id_9111_line224_49.b, @constant_0[w4].q || mov fu_id_9111_line224_49.sign, @builtin_zero.q || mov fu_id_9111_line224_49.equals, @builtin_one.q || mov fu_id_9111_line224_49.less, @builtin_zero.q || mov fu_id_9111_line224_49.invert, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_7828_line83.d, fu_id_9111_line224_49.q || mov isNotImageData_0@[orgvar]_id_7828_line83.sclr, @builtin_zero.q || mov isNotImageData_0@[orgvar]_id_7828_line83.enable, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].data1, @builtin_one.q || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 1 || mov fu_id_9141_line235_50.a, headerType_0@[orgvar]_id_7826_line46.q || mov fu_id_9141_line235_50.b, @constant_15[w4].q || mov fu_id_9141_line235_50.sign, @builtin_zero.q || mov fu_id_9141_line235_50.equals, @builtin_one.q || mov fu_id_9141_line235_50.less, @builtin_zero.q || mov fu_id_9141_line235_50.invert, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_7830_line217.d, fu_id_9141_line235_50.q || mov isControlPacket_0@[orgvar]_id_7830_line217.sclr, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_7830_line217.enable, @builtin_one.q || mov isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].data1, @builtin_one.q || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
07 2040800040c000000000  nop || mov fu_id_12059.a, justRead_REG.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data6, isNotImageData_0@[orgvar]_id_7828_line83.q || set dout_takeb_trigger@[mux].sel, 64 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, fu_id_12059.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data6, isNotImageData_0@[orgvar]_id_7828_line83.q || set dout_seteop_trigger@[mux].sel, 64 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data1, din.eop || set dout_eop@[mux].sel, 2 || mov fu_id_12075.a, din.eop || mov fu_id_12075.b, isNotImageData_0@[orgvar]_id_7828_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_12075.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
08 00000000600400000000  nop || mov fu_id_12079.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12079.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_12079.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=100].d, din.eop || mov isEndPacket_REG[id=100].sclr, @builtin_zero.q || mov isEndPacket_REG[id=100].enable, @builtin_one.q || mov isEndPacket_REG[id=100]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
09 00000000000300000000  nop || mov fu_id_12081.a, justRead_REG.q || mov fu_id_12085.a, justRead_REG.q || mov fu_id_12087.a, fu_id_12085.q || mov toWriteQueue_REG[fuarr=0].d, fu_id_12081.q || mov toWriteQueue_REG[fuarr=0].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=0].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 1 || mov toWriteQueue_REG[fuarr=1].d, fu_id_12087.q || mov toWriteQueue_REG[fuarr=1].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=1].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 1 || mov fu_id_12109.a, fu_id_12081.q || mov packetDimensions_REG[id=88][fuarr=0].d, fu_id_12109.q || mov packetDimensions_REG[id=88][fuarr=0].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=0].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_12111.a, fu_id_12087.q || mov packetDimensions_REG[id=88][fuarr=1].d, fu_id_12111.q || mov packetDimensions_REG[id=88][fuarr=1].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=1].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0a 20404000512000000000  nop || mov fu_id_12105.a, toWriteQueue_REG[fuarr=2].q || mov fu_id_12105.b, toWriteQueue_REG[fuarr=1].q || mov fu_id_12105.c, toWriteQueue_REG[fuarr=0].q || mov fu_id_12107.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12107.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov fu_id_12107.c, isEndPacket_REG[id=100].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data5, fu_id_12107.q || set dout_takeb_trigger@[mux].sel, 32 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, fu_id_12105.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data5, fu_id_12107.q || set dout_seteop_trigger@[mux].sel, 32 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=100].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=98].d, din.eop || mov isPreviousEndPacket_REG[id=98].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=98].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 1 || mov fu_id_12075.a, din.eop || mov fu_id_12075.b, isNotImageData_0@[orgvar]_id_7828_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_12075.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0b 00000000600400000000  nop || mov fu_id_12079.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12079.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_12079.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=100].d, din.eop || mov isEndPacket_REG[id=100].sclr, @builtin_zero.q || mov isEndPacket_REG[id=100].enable, @builtin_one.q || mov isEndPacket_REG[id=100]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=2].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0c 10400000504000000000  nop || mov fu_id_12081.a, justRead_REG.q || mov fu_id_12085.a, justRead_REG.q || mov fu_id_12087.a, fu_id_12085.q || mov toWriteQueue_REG[fuarr=2].d, fu_id_12081.q || mov toWriteQueue_REG[fuarr=2].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=2].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 1 || mov toWriteQueue_REG[fuarr=3].d, fu_id_12087.q || mov toWriteQueue_REG[fuarr=3].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=3].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_12107.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12107.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov fu_id_12107.c, isEndPacket_REG[id=100].q || mov cond152_0@[orgvar]_id_7832.d, fu_id_12107.q || mov cond152_0@[orgvar]_id_7832.sclr, @builtin_zero.q || mov cond152_0@[orgvar]_id_7832.enable, @builtin_one.q || mov cond152_0@[orgvar]_id_7832_enable_trigger@[mux].data1, @builtin_one.q || set cond152_0@[orgvar]_id_7832_enable_trigger@[mux].sel, 1 || mov fu_id_12109.a, fu_id_12081.q || mov packetDimensions_REG[id=88][fuarr=2].d, fu_id_12109.q || mov packetDimensions_REG[id=88][fuarr=2].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=2].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=2]_enable_trigger@[mux].sel, 1 || mov fu_id_12111.a, fu_id_12087.q || mov packetDimensions_REG[id=88][fuarr=3].d, fu_id_12111.q || mov packetDimensions_REG[id=88][fuarr=3].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=3].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=3]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=98].d, din.eop || mov isPreviousEndPacket_REG[id=98].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=98].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 1 || mov fu_id_12075.a, din.eop || mov fu_id_12075.b, isNotImageData_0@[orgvar]_id_7828_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_12075.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0d 28000800710080000000  nop || mov fu_id_12105.a, toWriteQueue_REG[fuarr=2].q || mov fu_id_12105.b, toWriteQueue_REG[fuarr=1].q || mov fu_id_12105.c, toWriteQueue_REG[fuarr=0].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, cond152_0@[orgvar]_id_7832.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, fu_id_12105.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, cond152_0@[orgvar]_id_7832.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_12173.a, packetDimensions_REG[id=88][fuarr=0].q || mov fu_id_12173.b, packetDimensions_REG[id=88][fuarr=1].q || mov fu_id_12173.c, packetDimensions_REG[id=88][fuarr=2].q || mov fu_id_12173.d, packetDimensions_REG[id=88][fuarr=3].q || mov widthFromControlPacket_REG.d, fu_id_12173.q || mov widthFromControlPacket_REG.sclr, @builtin_zero.q || mov widthFromControlPacket_REG.enable, isControlPacket_0@[orgvar]_id_7830_line217.q || mov widthFromControlPacket_REG_enable_trigger@[mux].data1, @builtin_one.q || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 1 || mov fu_id_12079.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12079.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_12079.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov fu_id_12217.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12217.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov cond152_0@[orgvar]_id_7834.d, fu_id_12217.q || mov cond152_0@[orgvar]_id_7834.sclr, @builtin_zero.q || mov cond152_0@[orgvar]_id_7834.enable, @builtin_one.q || mov cond152_0@[orgvar]_id_7834_enable_trigger@[mux].data1, @builtin_one.q || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=98].d, din.eop || mov isPreviousEndPacket_REG[id=98].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=98].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7832_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=2]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=3]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0e 24400800416500000000  nop || mov fu_id_12163.a, toWriteQueue_REG[fuarr=5].q || mov fu_id_12163.b, toWriteQueue_REG[fuarr=4].q || mov fu_id_12163.c, toWriteQueue_REG[fuarr=3].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, cond152_0@[orgvar]_id_7832.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, fu_id_12163.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, cond152_0@[orgvar]_id_7832.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=100].q || set dout_eop@[mux].sel, 16 || mov isEndPacket_REG[id=100].d, din.eop || mov isEndPacket_REG[id=100].sclr, @builtin_zero.q || mov isEndPacket_REG[id=100].enable, @builtin_one.q || mov isEndPacket_REG[id=100]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 1 || mov fu_id_12081.a, justRead_REG.q || mov fu_id_12085.a, justRead_REG.q || mov fu_id_12087.a, fu_id_12085.q || mov toWriteQueue_REG[fuarr=4].d, fu_id_12081.q || mov toWriteQueue_REG[fuarr=4].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=4].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 1 || mov toWriteQueue_REG[fuarr=5].d, fu_id_12087.q || mov toWriteQueue_REG[fuarr=5].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=5].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 1 || mov fu_id_12109.a, fu_id_12081.q || mov packetDimensions_REG[id=88][fuarr=0].d, fu_id_12109.q || mov packetDimensions_REG[id=88][fuarr=0].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=0].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_12111.a, fu_id_12087.q || mov packetDimensions_REG[id=88][fuarr=1].d, fu_id_12111.q || mov packetDimensions_REG[id=88][fuarr=1].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=1].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 1 || mov fu_id_12075.a, din.eop || mov fu_id_12075.b, isNotImageData_0@[orgvar]_id_7828_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_12075.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7832_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0f 20001000610000000000  nop || mov fu_id_12105.a, toWriteQueue_REG[fuarr=2].q || mov fu_id_12105.b, toWriteQueue_REG[fuarr=1].q || mov fu_id_12105.c, toWriteQueue_REG[fuarr=0].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, fu_id_12105.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_12079.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12079.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_12079.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
10 20001000016600000000  nop || mov fu_id_12163.a, toWriteQueue_REG[fuarr=5].q || mov fu_id_12163.b, toWriteQueue_REG[fuarr=4].q || mov fu_id_12163.c, toWriteQueue_REG[fuarr=3].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, fu_id_12163.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=100].q || set dout_eop@[mux].sel, 16 || mov isEndPacket_REG[id=100].d, din.eop || mov isEndPacket_REG[id=100].sclr, @builtin_zero.q || mov isEndPacket_REG[id=100].enable, @builtin_one.q || mov isEndPacket_REG[id=100]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 1 || mov fu_id_12081.a, justRead_REG.q || mov fu_id_12085.a, justRead_REG.q || mov fu_id_12087.a, fu_id_12085.q || mov toWriteQueue_REG[fuarr=0].d, fu_id_12081.q || mov toWriteQueue_REG[fuarr=0].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=0].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 1 || mov toWriteQueue_REG[fuarr=1].d, fu_id_12087.q || mov toWriteQueue_REG[fuarr=1].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=1].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 1 || mov fu_id_12109.a, fu_id_12081.q || mov packetDimensions_REG[id=88][fuarr=2].d, fu_id_12109.q || mov packetDimensions_REG[id=88][fuarr=2].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=2].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=2]_enable_trigger@[mux].sel, 1 || mov fu_id_12111.a, fu_id_12087.q || mov packetDimensions_REG[id=88][fuarr=3].d, fu_id_12111.q || mov packetDimensions_REG[id=88][fuarr=3].sclr, @builtin_zero.q || mov packetDimensions_REG[id=88][fuarr=3].enable, @builtin_one.q || mov packetDimensions_REG[id=88][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=88][fuarr=3]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
11 22404000512000000000  nop || mov fu_id_12105.a, toWriteQueue_REG[fuarr=2].q || mov fu_id_12105.b, toWriteQueue_REG[fuarr=1].q || mov fu_id_12105.c, toWriteQueue_REG[fuarr=0].q || mov fu_id_12107.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12107.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov fu_id_12107.c, isEndPacket_REG[id=100].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data5, fu_id_12107.q || set dout_takeb_trigger@[mux].sel, 32 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, fu_id_12105.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data5, fu_id_12107.q || set dout_seteop_trigger@[mux].sel, 32 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=100].q || set dout_eop@[mux].sel, 16 || mov fu_id_12173.a, packetDimensions_REG[id=88][fuarr=0].q || mov fu_id_12173.b, packetDimensions_REG[id=88][fuarr=1].q || mov fu_id_12173.c, packetDimensions_REG[id=88][fuarr=2].q || mov fu_id_12173.d, packetDimensions_REG[id=88][fuarr=3].q || mov height_REG.d, fu_id_12173.q || mov height_REG.sclr, @builtin_zero.q || mov height_REG.enable, isControlPacket_0@[orgvar]_id_7830_line217.q || mov height_REG_enable_trigger@[mux].data1, @builtin_one.q || set height_REG_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=98].d, din.eop || mov isPreviousEndPacket_REG[id=98].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=98].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 1 || mov fu_id_12075.a, din.eop || mov fu_id_12075.b, isNotImageData_0@[orgvar]_id_7828_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_12075.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7830_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=2]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=88][fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
12 00000000600400000000  nop || mov fu_id_12079.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12079.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_12079.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=100].d, din.eop || mov isEndPacket_REG[id=100].sclr, @builtin_zero.q || mov isEndPacket_REG[id=100].enable, @builtin_one.q || mov isEndPacket_REG[id=100]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=2].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
13 10000004400000000000  nop || mov fu_id_12081.a, justRead_REG.q || mov fu_id_12085.a, justRead_REG.q || mov fu_id_12087.a, fu_id_12085.q || mov toWriteQueue_REG[fuarr=2].d, fu_id_12081.q || mov toWriteQueue_REG[fuarr=2].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=2].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 1 || mov toWriteQueue_REG[fuarr=3].d, fu_id_12087.q || mov toWriteQueue_REG[fuarr=3].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=3].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_12107.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12107.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov fu_id_12107.c, isEndPacket_REG[id=100].q || mov cond152_0@[orgvar]_id_7836.d, fu_id_12107.q || mov cond152_0@[orgvar]_id_7836.sclr, @builtin_zero.q || mov cond152_0@[orgvar]_id_7836.enable, @builtin_one.q || mov cond152_0@[orgvar]_id_7836_enable_trigger@[mux].data1, @builtin_one.q || set cond152_0@[orgvar]_id_7836_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data4, fu_id_12351.q || set @pc_usenextpc_trigger@[mux].sel, 16 || set @pc_nextpc[consts].index, 28 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_9111_line224_49.a, headerType_0@[orgvar]_id_7826_line46.q || mov fu_id_9111_line224_49.b, @constant_0[w4].q || mov fu_id_9111_line224_49.sign, @builtin_zero.q || mov fu_id_9111_line224_49.equals, @builtin_one.q || mov fu_id_9111_line224_49.less, @builtin_zero.q || mov fu_id_9111_line224_49.invert, @builtin_one.q || mov fu_id_12351.a, fu_id_9111_line224_49.q || mov fu_id_12351.b, din.eop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
14 20002000010000000000  nop || mov fu_id_12105.a, toWriteQueue_REG[fuarr=2].q || mov fu_id_12105.b, toWriteQueue_REG[fuarr=1].q || mov fu_id_12105.c, toWriteQueue_REG[fuarr=0].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data4, cond152_0@[orgvar]_id_7836.q || set dout_takeb_trigger@[mux].sel, 16 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, fu_id_12105.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data4, cond152_0@[orgvar]_id_7836.q || set dout_seteop_trigger@[mux].sel, 16 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7836_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
15 20002000016000000000  nop || mov fu_id_12163.a, toWriteQueue_REG[fuarr=5].q || mov fu_id_12163.b, toWriteQueue_REG[fuarr=4].q || mov fu_id_12163.c, toWriteQueue_REG[fuarr=3].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data4, cond152_0@[orgvar]_id_7836.q || set dout_takeb_trigger@[mux].sel, 16 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, fu_id_12163.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data4, cond152_0@[orgvar]_id_7836.q || set dout_seteop_trigger@[mux].sel, 16 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=100].q || set dout_eop@[mux].sel, 16 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7836_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
16 00000100500000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data10, isNotImageData_0@[orgvar]_id_7828_line83.q || set @pc_usenextpc_trigger@[mux].sel, 1024 || set @pc_nextpc[consts].index, 92 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
17 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
18 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
19 00000040000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data8, fu_id_13249.q || set @pc_usenextpc_trigger@[mux].sel, 256 || set @pc_nextpc[consts].index, 22 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_13249.a, fu_id_9111_line224_49.q || mov fu_id_13249.b, din.eop || mov fu_id_9111_line224_49.a, headerType_0@[orgvar]_id_7826_line46.q || mov fu_id_9111_line224_49.b, @constant_0[w4].q || mov fu_id_9111_line224_49.sign, @builtin_zero.q || mov fu_id_9111_line224_49.equals, @builtin_one.q || mov fu_id_9111_line224_49.less, @builtin_zero.q || mov fu_id_9111_line224_49.invert, @builtin_one.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1a 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1b 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1c 00000300200000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data10, isNotImageData_0@[orgvar]_id_7828_line83.q || set @pc_usenextpc_trigger@[mux].sel, 1024 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
1d 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1e 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1f 2000040040802e4c8000  nop || mov fu_id_12003.a, widthFromControlPacket_REG.q || mov width_0@[orgvar]_id_7838_line98.d, fu_id_12003.q || mov width_0@[orgvar]_id_7838_line98.sclr, @builtin_zero.q || mov width_0@[orgvar]_id_7838_line98.enable, @builtin_one.q || mov width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].data1, @builtin_one.q || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, @constant_0[w24].q || set dout_wdata@[mux].sel, 2 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 0 || mov j_@[orgvar]_id_7840_line464.l, @constant_1[w10].q || mov j_@[orgvar]_id_7840_line464.enable, @builtin_one.q || mov j_@[orgvar]_id_7840_line464_enable_trigger@[mux].data1, @builtin_one.q || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 1 || mov j_@[orgvar]_id_7840_line464.sclr, @builtin_zero.q || mov j_@[orgvar]_id_7840_line464.sload, j_@[orgvar]_id_7840_line464_sload@[mux].q || mov j_@[orgvar]_id_7840_line464_sload@[mux].data1, @builtin_one.q || set j_@[orgvar]_id_7840_line464_sload@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
20 00000000201000007000  nop || mov fu_id_12353.a, height_REG.q || mov fu_id_9201_line1411_29.a, j_@[orgvar]_id_7840_line464.q || mov fu_id_9201_line1411_29.b, fu_id_12353.q || mov fu_id_9201_line1411_29.sign, @builtin_zero.q || mov fu_id_9201_line1411_29.equals, @builtin_one.q || mov fu_id_9201_line1411_29.less, @builtin_zero.q || mov fu_id_9201_line1411_29.invert, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_7843_line1405.d, fu_id_9201_line1411_29.q || mov is_last_row_0@[orgvar]_id_7843_line1405.sclr, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_7843_line1405.enable, @builtin_one.q || mov is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].data1, @builtin_one.q || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data1, width_0@[orgvar]_id_7838_line98.q || set pix_left_this_row_AU_a@[mux].sel, 1 || set pix_left_this_row_AU_b[consts].index, 3 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].data0, @builtin_zero.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].sel, 0 || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 1 || mov fill_cnt_@[orgvar]_id_7848_line486.l, @constant_0[w2].q || mov fill_cnt_@[orgvar]_id_7848_line486.enable, @builtin_one.q || mov fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].data1, @builtin_one.q || set fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].sel, 1 || mov fill_cnt_@[orgvar]_id_7848_line486.sclr, @builtin_zero.q || mov fill_cnt_@[orgvar]_id_7848_line486.sload, fill_cnt_@[orgvar]_id_7848_line486_sload@[mux].q || mov fill_cnt_@[orgvar]_id_7848_line486_sload@[mux].data1, @builtin_one.q || set fill_cnt_@[orgvar]_id_7848_line486_sload@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
21 00010000001000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fill_cnt_@[orgvar]_id_7848_line486.a, fill_cnt_@[orgvar]_id_7848_line486.q || mov fill_cnt_@[orgvar]_id_7848_line486.b, @constant_1[w2].q || mov fill_cnt_@[orgvar]_id_7848_line486.enable, @builtin_one.q || mov fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].data1, @builtin_one.q || set fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].sel, 1 || mov fill_cnt_@[orgvar]_id_7848_line486.subNadd, @builtin_zero.q || mov fill_cnt_@[orgvar]_id_7848_line486.sclr, @builtin_zero.q || mov fill_cnt_@[orgvar]_id_7848_line486.sload, fill_cnt_@[orgvar]_id_7848_line486_sload@[mux].q || mov fill_cnt_@[orgvar]_id_7848_line486_sload@[mux].data0, @builtin_zero.q || set fill_cnt_@[orgvar]_id_7848_line486_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
22 00010020280000000000  nop || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data7, fu_id_13239.q || set @pc_usenextpc_trigger@[mux].sel, 128 || set @pc_nextpc[consts].index, 33 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_13239.a, fill_cnt_@[orgvar]_id_7848_line486.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
23 0000000002001a000200  nop || mov fu_id_13201.a, justRead_REG.q || mov fu_id_13201.b, justRead_REG.q || mov fu_id_13203.a, justRead_REG.q || mov fu_id_12081.a, justRead_REG.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data4, fu_id_13201.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data4, fu_id_13201.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data4, fu_id_13201.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data0, fu_id_12081.q || set kernel_AU[fuarr=12]_l@[mux].sel, 0 || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 2 || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data4, fu_id_13201.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data4, fu_id_13201.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data0, fu_id_13203.q || set kernel_AU[fuarr=13]_l@[mux].sel, 0 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || mov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data1, @builtin_one.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 2 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
24 000000000000003c0000  nop || mov fu_id_13227.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13227.b, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data4, fu_id_13227.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data4, fu_id_13227.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data4, fu_id_13227.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 2 || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data4, fu_id_13227.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 16 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7848_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
25 00000010320006240180  nop || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data1, kernel_AU[fuarr=9].q || set kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov i_cpy_@[orgvar]_id_7861_line1422.l, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7861_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7861_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sload, i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].sel, 1 || mov i_@[orgvar]_id_7864_line463.l, @constant_0[w10].q || mov i_@[orgvar]_id_7864_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7864_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7864_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sload, i_@[orgvar]_id_7864_line463_sload@[mux].q || mov i_@[orgvar]_id_7864_line463_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7864_line463_sload@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data6, fu_id_13179.q || set @pc_usenextpc_trigger@[mux].sel, 64 || set @pc_nextpc[consts].index, 65 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_9281_line1424_27.a, @constant_0[w10].q || mov fu_id_9281_line1424_27.b, fu_id_13177.q || mov fu_id_9281_line1424_27.sign, @builtin_zero.q || mov fu_id_9281_line1424_27.equals, @builtin_zero.q || mov fu_id_9281_line1424_27.less, @builtin_one.q || mov fu_id_9281_line1424_27.invert, @builtin_zero.q || mov fu_id_13179.a, fu_id_9281_line1424_27.q || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
26 00000000000000000000  nop || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
27 00000000000000000000  nop || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
28 000000000040000020c0  nop || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12377.a, fu_id_12367.q || mov fu_id_12377.b, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data0, fu_id_12377.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.d, fu_id_12367.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.a, i_@[orgvar]_id_7864_line463.q || mov i_@[orgvar]_id_7864_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7864_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7864_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7864_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sload, i_@[orgvar]_id_7864_line463_sload@[mux].q || mov i_@[orgvar]_id_7864_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7864_line463_sload@[mux].sel, 0 || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
29 00000000100000003040  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7919.d, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 1 || mov fu_id_12381.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7923.d, fu_id_12381.q || mov cond606_0@[orgvar]_id_7923.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7923.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7923_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 1 || mov fu_id_12453.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7937.d, fu_id_12453.q || mov cond606_0@[orgvar]_id_7937.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7937.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7937_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 1 || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12665.a, fu_id_12367.q || mov fu_id_12665.b, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data1, fu_id_12665.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].data1, fu_id_12367.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov fu_id_11519_line1424_27.a, i_@[orgvar]_id_7864_line463.q || mov fu_id_11519_line1424_27.b, fu_id_13177.q || mov fu_id_11519_line1424_27.sign, @builtin_zero.q || mov fu_id_11519_line1424_27.equals, @builtin_zero.q || mov fu_id_11519_line1424_27.less, @builtin_one.q || mov fu_id_11519_line1424_27.invert, @builtin_zero.q || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
2a 00020000000000000000  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7921.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_1_id_7961.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 1 || mov fu_id_12669.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7965.d, fu_id_12669.q || mov cond606_0@[orgvar]_id_7965.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7965.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7965_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 1 || mov fu_id_12741.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7979.d, fu_id_12741.q || mov cond606_0@[orgvar]_id_7979.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7979.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7979_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 1 || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
2b 00040000000000000020  nop || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_2_id_7963.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.d, run_out_of_pixels_this_row_2_stage_2_id_7921.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7915.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2c 0008000002402b8024d0  nop || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12377.a, fu_id_12367.q || mov fu_id_12377.b, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data0, fu_id_12377.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.d, fu_id_12367.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.a, i_@[orgvar]_id_7864_line463.q || mov i_@[orgvar]_id_7864_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7864_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7864_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7864_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sload, i_@[orgvar]_id_7864_line463_sload@[mux].q || mov i_@[orgvar]_id_7864_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7864_line463_sload@[mux].sel, 0 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12407.a, fu_id_13231.q || mov fu_id_12407.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12427.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12427.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov fu_id_12429.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12429.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data0, fu_id_12427.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data0, fu_id_12429.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_12427.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12451.a, fu_id_13229.q || mov fu_id_12451.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.d, run_out_of_pixels_this_row_3_stage_2_id_7963.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.d, only_just_run_out_of_pix_this_row_1_stage_2_id_7959.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 1 || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2d 001000001000006f3060  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7919.d, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 1 || mov fu_id_12381.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7923.d, fu_id_12381.q || mov cond606_0@[orgvar]_id_7923.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7923.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7923_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 1 || mov fu_id_12453.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7937.d, fu_id_12453.q || mov cond606_0@[orgvar]_id_7937.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7937.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7937_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 1 || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12665.a, fu_id_12367.q || mov fu_id_12665.b, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data1, fu_id_12665.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].data1, fu_id_12367.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov fu_id_11519_line1424_27.a, i_@[orgvar]_id_7864_line463.q || mov fu_id_11519_line1424_27.b, fu_id_13177.q || mov fu_id_11519_line1424_27.sign, @builtin_zero.q || mov fu_id_11519_line1424_27.equals, @builtin_zero.q || mov fu_id_11519_line1424_27.less, @builtin_one.q || mov fu_id_11519_line1424_27.invert, @builtin_zero.q || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12479.a, fu_id_13231.q || mov fu_id_12479.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12499.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12499.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov fu_id_12501.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12501.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data0, fu_id_12499.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data0, fu_id_12501.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_12499.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12523.a, fu_id_13229.q || mov fu_id_12523.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || idle filter_result_2_AU.enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2e 0002000002406b200818  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7921.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_1_id_7961.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 1 || mov fu_id_12669.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7965.d, fu_id_12669.q || mov cond606_0@[orgvar]_id_7965.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7965.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7965_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 1 || mov fu_id_12741.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7979.d, fu_id_12741.q || mov cond606_0@[orgvar]_id_7979.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7979.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7979_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 1 || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12695.a, fu_id_13231.q || mov fu_id_12695.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12715.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12715.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov fu_id_12717.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12717.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data1, fu_id_12715.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data1, fu_id_12717.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data3, fu_id_12715.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12739.a, fu_id_13229.q || mov fu_id_12739.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 32 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || idle filter_result_2_AU.enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2f 000400000800006e002e  nop || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_2_id_7963.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.d, run_out_of_pixels_this_row_2_stage_2_id_7921.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7915.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 1 || mov kernel_4_6_stage_3_id_7929.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_6_stage_3_id_7929.sclr, @builtin_zero.q || mov kernel_4_6_stage_3_id_7929.enable, @builtin_one.q || mov kernel_4_6_stage_3_id_7929_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7935.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_5_stage_3_id_7935.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7935.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7935_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12767.a, fu_id_13231.q || mov fu_id_12767.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12787.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12787.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov fu_id_12789.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12789.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data1, fu_id_12787.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data1, fu_id_12789.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data3, fu_id_12787.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12811.a, fu_id_13229.q || mov fu_id_12811.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
30 0008000002402ba024db  nop || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12377.a, fu_id_12367.q || mov fu_id_12377.b, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data0, fu_id_12377.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.d, fu_id_12367.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.a, i_@[orgvar]_id_7864_line463.q || mov i_@[orgvar]_id_7864_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7864_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7864_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7864_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sload, i_@[orgvar]_id_7864_line463_sload@[mux].q || mov i_@[orgvar]_id_7864_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7864_line463_sload@[mux].sel, 0 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12407.a, fu_id_13231.q || mov fu_id_12407.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12427.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12427.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov fu_id_12429.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12429.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data0, fu_id_12427.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data0, fu_id_12429.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_12427.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12451.a, fu_id_13229.q || mov fu_id_12451.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.d, run_out_of_pixels_this_row_3_stage_2_id_7963.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.d, only_just_run_out_of_pix_this_row_1_stage_2_id_7959.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
31 201004001200006f306b  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7919.d, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 1 || mov fu_id_12381.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7923.d, fu_id_12381.q || mov cond606_0@[orgvar]_id_7923.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7923.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7923_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 1 || mov fu_id_12453.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7937.d, fu_id_12453.q || mov cond606_0@[orgvar]_id_7937.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7937.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7937_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 1 || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12665.a, fu_id_12367.q || mov fu_id_12665.b, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data1, fu_id_12665.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].data1, fu_id_12367.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov fu_id_11519_line1424_27.a, i_@[orgvar]_id_7864_line463.q || mov fu_id_11519_line1424_27.b, fu_id_13177.q || mov fu_id_11519_line1424_27.sign, @builtin_zero.q || mov fu_id_11519_line1424_27.equals, @builtin_zero.q || mov fu_id_11519_line1424_27.less, @builtin_one.q || mov fu_id_11519_line1424_27.invert, @builtin_zero.q || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12479.a, fu_id_13231.q || mov fu_id_12479.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12499.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12499.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov fu_id_12501.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12501.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data0, fu_id_12499.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data0, fu_id_12501.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_12499.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12523.a, fu_id_13229.q || mov fu_id_12523.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12527.a, kernel_5_5_stage_3_id_7935.q || mov fu_id_12527.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12527.c, kernel_4_6_stage_3_id_7929.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, fu_id_12527.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov kernel_4_7_stage_3_id_7971.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_7_stage_3_id_7971.sclr, @builtin_zero.q || mov kernel_4_7_stage_3_id_7971.enable, @builtin_one.q || mov kernel_4_7_stage_3_id_7971_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 1 || mov kernel_5_6_stage_3_id_7977.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_6_stage_3_id_7977.sclr, @builtin_zero.q || mov kernel_5_6_stage_3_id_7977.enable, @builtin_one.q || mov kernel_5_6_stage_3_id_7977_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
32 2002060002406b20091b  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7921.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_1_id_7961.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 1 || mov fu_id_12669.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7965.d, fu_id_12669.q || mov cond606_0@[orgvar]_id_7965.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7965.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7965_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 1 || mov fu_id_12741.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7979.d, fu_id_12741.q || mov cond606_0@[orgvar]_id_7979.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7979.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7979_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 1 || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12695.a, fu_id_13231.q || mov fu_id_12695.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12715.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12715.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov fu_id_12717.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12717.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data1, fu_id_12715.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data1, fu_id_12717.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data3, fu_id_12715.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12739.a, fu_id_13229.q || mov fu_id_12739.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 32 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_10039_line1430_37.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov fu_id_10039_line1430_37.b, fu_id_13177.q || mov fu_id_10039_line1430_37.sign, @builtin_zero.q || mov fu_id_10039_line1430_37.equals, @builtin_one.q || mov fu_id_10039_line1430_37.less, @builtin_zero.q || mov fu_id_10039_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.d, fu_id_10039_line1430_37.q || mov is_last_col_0@[orgvar]_id_7911_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 1 || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov i_cpy_@[orgvar]_id_7861_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7861_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7861_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sload, i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
33 200404000800006e002f  nop || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_2_id_7963.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.d, run_out_of_pixels_this_row_2_stage_2_id_7921.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7915.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 1 || mov kernel_4_6_stage_3_id_7929.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_6_stage_3_id_7929.sclr, @builtin_zero.q || mov kernel_4_6_stage_3_id_7929.enable, @builtin_one.q || mov kernel_4_6_stage_3_id_7929_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7935.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_5_stage_3_id_7935.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7935.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7935_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12767.a, fu_id_13231.q || mov fu_id_12767.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12787.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12787.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov fu_id_12789.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12789.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data1, fu_id_12787.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data1, fu_id_12789.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data3, fu_id_12787.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12811.a, fu_id_13229.q || mov fu_id_12811.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_12647.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_12647.b, is_last_row_0@[orgvar]_id_7843_line1405.q || mov fu_id_12647.c, is_last_col_0@[orgvar]_id_7911_line1410.q || mov eop_0@[orgvar]_id_7955_line1401.d, fu_id_12647.q || mov eop_0@[orgvar]_id_7955_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7955_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12815.a, kernel_5_6_stage_3_id_7977.q || mov fu_id_12815.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12815.c, kernel_4_7_stage_3_id_7971.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data6, fu_id_12815.q || set dout_wdata@[mux].sel, 16 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
34 2008060002482ba024db  nop || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12377.a, fu_id_12367.q || mov fu_id_12377.b, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data0, fu_id_12377.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.d, fu_id_12367.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.a, i_@[orgvar]_id_7864_line463.q || mov i_@[orgvar]_id_7864_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7864_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7864_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7864_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7864_line463.sload, i_@[orgvar]_id_7864_line463_sload@[mux].q || mov i_@[orgvar]_id_7864_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7864_line463_sload@[mux].sel, 0 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12407.a, fu_id_13231.q || mov fu_id_12407.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12427.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12427.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov fu_id_12429.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12429.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data0, fu_id_12427.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data0, fu_id_12429.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_12427.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12451.a, fu_id_13229.q || mov fu_id_12451.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.d, run_out_of_pixels_this_row_3_stage_2_id_7963.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.d, only_just_run_out_of_pix_this_row_1_stage_2_id_7959.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7955_line1401.q || set dout_eop@[mux].sel, 4 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
35 201004021200006f306b  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7919.d, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 1 || mov fu_id_12381.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7923.d, fu_id_12381.q || mov cond606_0@[orgvar]_id_7923.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7923.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7923_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 1 || mov fu_id_12453.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7937.d, fu_id_12453.q || mov cond606_0@[orgvar]_id_7937.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7937.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7937_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 1 || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12665.a, fu_id_12367.q || mov fu_id_12665.b, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data1, fu_id_12665.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].data1, fu_id_12367.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data3, fu_id_11519_line1424_27.q || set @pc_usenextpc_trigger@[mux].sel, 8 || set @pc_nextpc[consts].index, 52 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_11519_line1424_27.a, i_@[orgvar]_id_7864_line463.q || mov fu_id_11519_line1424_27.b, fu_id_13177.q || mov fu_id_11519_line1424_27.sign, @builtin_zero.q || mov fu_id_11519_line1424_27.equals, @builtin_zero.q || mov fu_id_11519_line1424_27.less, @builtin_one.q || mov fu_id_11519_line1424_27.invert, @builtin_zero.q || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12479.a, fu_id_13231.q || mov fu_id_12479.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12499.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12499.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov fu_id_12501.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12501.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data0, fu_id_12499.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data0, fu_id_12501.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_12499.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12523.a, fu_id_13229.q || mov fu_id_12523.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12527.a, kernel_5_5_stage_3_id_7935.q || mov fu_id_12527.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12527.c, kernel_4_6_stage_3_id_7929.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, fu_id_12527.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov kernel_4_7_stage_3_id_7971.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_7_stage_3_id_7971.sclr, @builtin_zero.q || mov kernel_4_7_stage_3_id_7971.enable, @builtin_one.q || mov kernel_4_7_stage_3_id_7971_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 1 || mov kernel_5_6_stage_3_id_7977.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_6_stage_3_id_7977.sclr, @builtin_zero.q || mov kernel_5_6_stage_3_id_7977.enable, @builtin_one.q || mov kernel_5_6_stage_3_id_7977_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
36 2002060002406b20091b  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7921.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_1_id_7961.d, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 1 || mov fu_id_12669.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7965.d, fu_id_12669.q || mov cond606_0@[orgvar]_id_7965.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7965.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7965_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 1 || mov fu_id_12741.a, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov cond606_0@[orgvar]_id_7979.d, fu_id_12741.q || mov cond606_0@[orgvar]_id_7979.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7979.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7979_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 1 || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12695.a, fu_id_13231.q || mov fu_id_12695.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12715.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12715.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov fu_id_12717.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12717.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data1, fu_id_12715.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data1, fu_id_12717.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data3, fu_id_12715.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12739.a, fu_id_13229.q || mov fu_id_12739.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 32 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_10039_line1430_37.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov fu_id_10039_line1430_37.b, fu_id_13177.q || mov fu_id_10039_line1430_37.sign, @builtin_zero.q || mov fu_id_10039_line1430_37.equals, @builtin_one.q || mov fu_id_10039_line1430_37.less, @builtin_zero.q || mov fu_id_10039_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.d, fu_id_10039_line1430_37.q || mov is_last_col_0@[orgvar]_id_7911_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 1 || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov i_cpy_@[orgvar]_id_7861_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7861_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7861_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sload, i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
37 200404000800006e002f  nop || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_3_stage_2_id_7963.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963.enable, @builtin_one.q || mov run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.d, run_out_of_pixels_this_row_2_stage_2_id_7921.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7915.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.d, run_out_of_pixels_this_row_3_stage_1_id_7961.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.d, only_just_run_out_of_pix_this_row_1_stage_1_id_7957.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 1 || mov kernel_4_6_stage_3_id_7929.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_6_stage_3_id_7929.sclr, @builtin_zero.q || mov kernel_4_6_stage_3_id_7929.enable, @builtin_one.q || mov kernel_4_6_stage_3_id_7929_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7935.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_5_stage_3_id_7935.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7935.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7935_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12767.a, fu_id_13231.q || mov fu_id_12767.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12787.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12787.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov fu_id_12789.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12789.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data1, fu_id_12787.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data1, fu_id_12789.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data3, fu_id_12787.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12811.a, fu_id_13229.q || mov fu_id_12811.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_12647.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_12647.b, is_last_row_0@[orgvar]_id_7843_line1405.q || mov fu_id_12647.c, is_last_col_0@[orgvar]_id_7911_line1410.q || mov eop_0@[orgvar]_id_7955_line1401.d, fu_id_12647.q || mov eop_0@[orgvar]_id_7955_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7955_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12815.a, kernel_5_6_stage_3_id_7977.q || mov fu_id_12815.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12815.c, kernel_4_7_stage_3_id_7971.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data6, fu_id_12815.q || set dout_wdata@[mux].sel, 16 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_1_id_7957_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_1_id_7961_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
38 2008060002482ba0041b  nop || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12407.a, fu_id_13231.q || mov fu_id_12407.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_12407.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12427.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12427.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov fu_id_12429.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12429.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data0, fu_id_12427.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data0, fu_id_12429.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_12427.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_12407.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12451.a, fu_id_13229.q || mov fu_id_12451.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_12451.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.d, run_out_of_pixels_this_row_3_stage_2_id_7963.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.d, only_just_run_out_of_pix_this_row_1_stage_2_id_7959.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7955_line1401.q || set dout_eop@[mux].sel, 4 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_1_stage_2_id_7959_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_3_stage_2_id_7963_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
39 201004001200006f002b  nop || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12479.a, fu_id_13231.q || mov fu_id_12479.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_12479.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12499.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12499.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov fu_id_12501.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12501.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data0, fu_id_12499.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data0, fu_id_12501.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_12499.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_12479.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12523.a, fu_id_13229.q || mov fu_id_12523.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_12523.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7965.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12527.a, kernel_5_5_stage_3_id_7935.q || mov fu_id_12527.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12527.c, kernel_4_6_stage_3_id_7929.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, fu_id_12527.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov kernel_4_7_stage_3_id_7971.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_7_stage_3_id_7971.sclr, @builtin_zero.q || mov kernel_4_7_stage_3_id_7971.enable, @builtin_one.q || mov kernel_4_7_stage_3_id_7971_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 1 || mov kernel_5_6_stage_3_id_7977.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_6_stage_3_id_7977.sclr, @builtin_zero.q || mov kernel_5_6_stage_3_id_7977.enable, @builtin_one.q || mov kernel_5_6_stage_3_id_7977_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7965_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3a 2000060002406b20091b  nop || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12695.a, fu_id_13231.q || mov fu_id_12695.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_12695.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12715.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12715.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov fu_id_12717.a, run_out_of_pixels_this_row_switch_2_comb_id_13348.q || mov fu_id_12717.b, only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data1, fu_id_12715.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data1, fu_id_12717.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data3, fu_id_12715.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_12695.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_12739.a, fu_id_13229.q || mov fu_id_12739.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data2, fu_id_12739.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7979.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 32 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_10039_line1430_37.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov fu_id_10039_line1430_37.b, fu_id_13177.q || mov fu_id_10039_line1430_37.sign, @builtin_zero.q || mov fu_id_10039_line1430_37.equals, @builtin_one.q || mov fu_id_10039_line1430_37.less, @builtin_zero.q || mov fu_id_10039_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.d, fu_id_10039_line1430_37.q || mov is_last_col_0@[orgvar]_id_7911_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 1 || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov i_cpy_@[orgvar]_id_7861_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7861_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7861_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sload, i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7979_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_2_comb_id_13348_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_2_comb_id_13351_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3b 200004000800006e002f  nop || mov kernel_4_6_stage_3_id_7929.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_6_stage_3_id_7929.sclr, @builtin_zero.q || mov kernel_4_6_stage_3_id_7929.enable, @builtin_one.q || mov kernel_4_6_stage_3_id_7929_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7935.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_5_stage_3_id_7935.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7935.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7935_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12767.a, fu_id_13231.q || mov fu_id_12767.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_12767.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12787.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12787.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov fu_id_12789.a, run_out_of_pixels_this_row_switch_3_comb_id_13357.q || mov fu_id_12789.b, only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data1, fu_id_12787.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data1, fu_id_12789.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data3, fu_id_12787.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 8 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_12767.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_12811.a, fu_id_13229.q || mov fu_id_12811.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data2, fu_id_12811.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_12647.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_12647.b, is_last_row_0@[orgvar]_id_7843_line1405.q || mov fu_id_12647.c, is_last_col_0@[orgvar]_id_7911_line1410.q || mov eop_0@[orgvar]_id_7955_line1401.d, fu_id_12647.q || mov eop_0@[orgvar]_id_7955_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7955_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12815.a, kernel_5_6_stage_3_id_7977.q || mov fu_id_12815.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12815.c, kernel_4_7_stage_3_id_7971.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data6, fu_id_12815.q || set dout_wdata@[mux].sel, 16 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_3_comb_id_13357_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_3_comb_id_13360_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
3c 2000060002480020001b  nop || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7955_line1401.q || set dout_eop@[mux].sel, 4 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
3d 2000040012000000002b  nop || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12527.a, kernel_5_5_stage_3_id_7935.q || mov fu_id_12527.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12527.c, kernel_4_6_stage_3_id_7929.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, fu_id_12527.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov kernel_4_7_stage_3_id_7971.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_7_stage_3_id_7971.sclr, @builtin_zero.q || mov kernel_4_7_stage_3_id_7971.enable, @builtin_one.q || mov kernel_4_7_stage_3_id_7971_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 1 || mov kernel_5_6_stage_3_id_7977.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_6_stage_3_id_7977.sclr, @builtin_zero.q || mov kernel_5_6_stage_3_id_7977.enable, @builtin_one.q || mov kernel_5_6_stage_3_id_7977_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
3e 20000600024000000103  nop || mov fu_id_13177.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_10039_line1430_37.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov fu_id_10039_line1430_37.b, fu_id_13177.q || mov fu_id_10039_line1430_37.sign, @builtin_zero.q || mov fu_id_10039_line1430_37.equals, @builtin_one.q || mov fu_id_10039_line1430_37.less, @builtin_zero.q || mov fu_id_10039_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.d, fu_id_10039_line1430_37.q || mov is_last_col_0@[orgvar]_id_7911_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7911_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 1 || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.a, i_cpy_@[orgvar]_id_7861_line1422.q || mov i_cpy_@[orgvar]_id_7861_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7861_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7861_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7861_line1422.sload, i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7861_line1422_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=161]_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
3f 20000400080000000021  nop || mov fu_id_12647.a, width_0@[orgvar]_id_7838_line98.q || mov fu_id_12647.b, is_last_row_0@[orgvar]_id_7843_line1405.q || mov fu_id_12647.c, is_last_col_0@[orgvar]_id_7911_line1410.q || mov eop_0@[orgvar]_id_7955_line1401.d, fu_id_12647.q || mov eop_0@[orgvar]_id_7955_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7955_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12815.a, kernel_5_6_stage_3_id_7977.q || mov fu_id_12815.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12815.c, kernel_4_7_stage_3_id_7971.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data6, fu_id_12815.q || set dout_wdata@[mux].sel, 16 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set kernel_4_7_stage_3_id_7971_enable_trigger@[mux].sel, 0 || set kernel_5_6_stage_3_id_7977_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7911_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
40 20000600024800000000  nop || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7955_line1401.q || set dout_eop@[mux].sel, 4 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7861_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7864_line463_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7955_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
41 00000080380000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data9, fu_id_13265.q || set @pc_usenextpc_trigger@[mux].sel, 512 || set @pc_nextpc[consts].index, 81 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_13265.a, width_0@[orgvar]_id_7838_line98.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
42 00000000000000000000  nop || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
43 00000000000000000000  nop || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
44 00000008080000008000  nop || mov j_@[orgvar]_id_7840_line464.a, j_@[orgvar]_id_7840_line464.q || mov j_@[orgvar]_id_7840_line464.b, @constant_1[w10].q || mov j_@[orgvar]_id_7840_line464.enable, @builtin_one.q || mov j_@[orgvar]_id_7840_line464_enable_trigger@[mux].data1, @builtin_one.q || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 1 || mov j_@[orgvar]_id_7840_line464.subNadd, @builtin_zero.q || mov j_@[orgvar]_id_7840_line464.sclr, @builtin_zero.q || mov j_@[orgvar]_id_7840_line464.sload, j_@[orgvar]_id_7840_line464_sload@[mux].q || mov j_@[orgvar]_id_7840_line464_sload@[mux].data0, @builtin_zero.q || set j_@[orgvar]_id_7840_line464_sload@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data5, fu_id_13169.q || set @pc_usenextpc_trigger@[mux].sel, 32 || set @pc_nextpc[consts].index, 32 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_13169.a, is_last_row_0@[orgvar]_id_7843_line1405.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
45 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
46 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
47 00010000400000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
48 00000001480000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data2, din.eop || set @pc_usenextpc_trigger@[mux].sel, 4 || set @pc_nextpc[consts].index, 78 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
49 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4a 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4b 00800000400000000000  nop || mov fu_id_13171.a, din.eop || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data8, fu_id_13171.q || set din_takeb_trigger@[mux].sel, 256 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4c 01800000400000000000  nop || mov fu_id_13171.a, din.eop || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data8, fu_id_13171.q || set din_takeb_trigger@[mux].sel, 256 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || cmov @pc.hold, @builtin_one.q, @builtin_one.q || mov @pc_hold_trigger@[mux].data1, fu_id_13173.q || set @pc_hold_trigger@[mux].sel, 1 || mov fu_id_13173.a, din.eop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4d 00000000000000000000  nop || mov fu_id_13173.a, din.eop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4e 00000200a00000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
4f 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
50 00000000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
51 00000000004004000070  nop || mov eop_1@[orgvar]_id_7867_line1401.d, is_last_row_0@[orgvar]_id_7843_line1405.q || mov eop_1@[orgvar]_id_7867_line1401.sclr, @builtin_zero.q || mov eop_1@[orgvar]_id_7867_line1401.enable, @builtin_one.q || mov eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 1 || mov fu_id_12367.a, pix_left_this_row_AU.q || mov fu_id_12377.a, fu_id_12367.q || mov fu_id_12377.b, run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, only_just_run_out_of_pix_this_row_AU_l@[mux].q || mov only_just_run_out_of_pix_this_row_AU_l@[mux].data0, fu_id_12377.q || set only_just_run_out_of_pix_this_row_AU_l@[mux].sel, 0 || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.d, fu_id_12367.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_12_0_comb_id_13336.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_13336.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_13336.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_14_0_comb_id_13345.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_13345.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_13345.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 1 || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7845_line478_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
52 00000000100000001000  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7919.d, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 1 || mov fu_id_12381.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7923.d, fu_id_12381.q || mov cond606_0@[orgvar]_id_7923.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7923.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7923_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 1 || mov fu_id_12453.a, run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.q || mov cond606_0@[orgvar]_id_7937.d, fu_id_12453.q || mov cond606_0@[orgvar]_id_7937.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7937.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7937_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
53 00020000000000000000  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7921.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.d, run_out_of_pixels_this_row_2_stage_1_id_7919.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7913.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7913_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7919_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
54 00040000000000000000  nop || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data2, cond606_0@[orgvar]_id_7923.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.d, run_out_of_pixels_this_row_2_stage_2_id_7921.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7915.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7923_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7915_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7921_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
55 000000002a002b800400  nop || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_12957.a, fu_id_13231.q || mov fu_id_12957.b, fu_id_13231.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data3, fu_id_12957.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data3, fu_id_12957.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data3, fu_id_12957.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_12427.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12427.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov fu_id_12429.a, run_out_of_pixels_this_row_switch_0_comb_id_13330.q || mov fu_id_12429.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w8].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, fu_id_13231.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, kernel_AU[fuarr=12]_lua_a@[mux].q || mov kernel_AU[fuarr=12]_lua_a@[mux].data0, fu_id_12427.q || set kernel_AU[fuarr=12]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.b, kernel_AU[fuarr=12]_lua_b@[mux].q || mov kernel_AU[fuarr=12]_lua_b@[mux].data0, fu_id_12429.q || set kernel_AU[fuarr=12]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_12427.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_13336.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data3, fu_id_12957.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 8 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_13001.a, fu_id_13229.q || mov fu_id_13001.b, fu_id_13229.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data3, fu_id_13001.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data3, fu_id_13001.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, kernel_AU[fuarr=13]_l@[mux].q || mov kernel_AU[fuarr=13]_l@[mux].data1, fu_id_13229.q || set kernel_AU[fuarr=13]_l@[mux].sel, 1 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7853_line466.d, din.rdata || mov just_read_@[orgvar]_id_7853_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7853_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7937.q || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 8 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7937_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_13330_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_13333_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_13336_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
56 000000002100006f0000  nop || mov kernel_4_6_stage_1_id_7925.d, kernel_AU[fuarr=4].q || mov kernel_4_6_stage_1_id_7925.sclr, @builtin_zero.q || mov kernel_4_6_stage_1_id_7925.enable, @builtin_one.q || mov kernel_4_6_stage_1_id_7925_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_1_id_7931.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7931.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7931.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7931_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 1 || mov fu_id_13229.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13231.a, just_read_@[orgvar]_id_7853_line466.q || mov fu_id_13029.a, fu_id_13231.q || mov fu_id_13029.b, fu_id_13231.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data3, fu_id_13029.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data3, fu_id_13029.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data3, fu_id_13029.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_12499.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12499.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov fu_id_12501.a, run_out_of_pixels_this_row_switch_1_comb_id_13339.q || mov fu_id_12501.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w8].q || mov kernel_AU[fuarr=14].l, fu_id_13231.q || mov kernel_AU[fuarr=14]_lua.a, kernel_AU[fuarr=14]_lua_a@[mux].q || mov kernel_AU[fuarr=14]_lua_a@[mux].data0, fu_id_12499.q || set kernel_AU[fuarr=14]_lua_a@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.b, kernel_AU[fuarr=14]_lua_b@[mux].q || mov kernel_AU[fuarr=14]_lua_b@[mux].data0, fu_id_12501.q || set kernel_AU[fuarr=14]_lua_b@[mux].sel, 0 || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_12499.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_13345.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data3, fu_id_13029.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 8 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_13073.a, fu_id_13229.q || mov fu_id_13073.b, fu_id_13229.q || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data3, fu_id_13073.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, @builtin_zero.q || mov kernel_AU[fuarr=7].sload, @builtin_one.q || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data3, fu_id_13073.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 8 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, fu_id_13229.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov fu_id_12529.a, kernel_AU[fuarr=0].q || mov fu_id_12531.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data0, fu_id_12529.q || set sum_outer_AU[id=157]_a@[mux].sel, 0 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data0, fu_id_12531.q || set sum_outer_AU[id=157]_b@[mux].sel, 0 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12533.a, kernel_AU[fuarr=4].q || mov fu_id_12535.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data0, fu_id_12533.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data0, fu_id_12535.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_13339_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_13342_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_13345_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7853_line466_enable_trigger@[mux].sel, 0
57 00000000004000200018  nop || mov kernel_4_6_stage_2_id_7927.d, kernel_4_6_stage_1_id_7925.q || mov kernel_4_6_stage_2_id_7927.sclr, @builtin_zero.q || mov kernel_4_6_stage_2_id_7927.enable, @builtin_one.q || mov kernel_4_6_stage_2_id_7927_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7933.d, kernel_5_5_stage_1_id_7931.q || mov kernel_5_5_stage_2_id_7933.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7933.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7933_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_1_id_7939.d, kernel_AU[fuarr=6].q || mov kernel_6_6_stage_1_id_7939.sclr, @builtin_zero.q || mov kernel_6_6_stage_1_id_7939.enable, @builtin_one.q || mov kernel_6_6_stage_1_id_7939_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_1_id_7945.d, kernel_AU[fuarr=7].q || mov kernel_7_2_stage_1_id_7945.sclr, @builtin_zero.q || mov kernel_7_2_stage_1_id_7945.enable, @builtin_one.q || mov kernel_7_2_stage_1_id_7945_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 1 || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || mov fu_id_12571.a, kernel_AU[fuarr=2].q || mov fu_id_12573.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=157].a, sum_outer_AU[id=157]_a@[mux].q || mov sum_outer_AU[id=157]_a@[mux].data1, fu_id_12571.q || set sum_outer_AU[id=157]_a@[mux].sel, 1 || mov sum_outer_AU[id=157].b, sum_outer_AU[id=157]_b@[mux].q || mov sum_outer_AU[id=157]_b@[mux].data1, fu_id_12573.q || set sum_outer_AU[id=157]_b@[mux].sel, 1 || mov sum_outer_AU[id=157].enable, @builtin_one.q || mov sum_outer_AU[id=157]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=157].subNadd, @builtin_zero.q || mov sum_outer_AU[id=157].sclr, @builtin_zero.q || mov sum_outer_AU[id=157].sload, @builtin_zero.q || mov fu_id_12575.a, kernel_AU[fuarr=6].q || mov fu_id_12577.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=159].a, sum_mult9s_AU[id=159]_a@[mux].q || mov sum_mult9s_AU[id=159]_a@[mux].data1, fu_id_12575.q || set sum_mult9s_AU[id=159]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=159].b, sum_mult9s_AU[id=159]_b@[mux].q || mov sum_mult9s_AU[id=159]_b@[mux].data1, fu_id_12577.q || set sum_mult9s_AU[id=159]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=159].enable, @builtin_one.q || mov sum_mult9s_AU[id=159]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=159].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=159].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=159].sload, @builtin_zero.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_1_id_7925_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7931_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
58 0000000000000000002e  nop || mov kernel_4_6_stage_3_id_7929.d, kernel_4_6_stage_2_id_7927.q || mov kernel_4_6_stage_3_id_7929.sclr, @builtin_zero.q || mov kernel_4_6_stage_3_id_7929.enable, @builtin_one.q || mov kernel_4_6_stage_3_id_7929_enable_trigger@[mux].data1, @builtin_one.q || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7935.d, kernel_5_5_stage_2_id_7933.q || mov kernel_5_5_stage_3_id_7935.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7935.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7935_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 1 || mov kernel_6_6_stage_2_id_7941.d, kernel_6_6_stage_1_id_7939.q || mov kernel_6_6_stage_2_id_7941.sclr, @builtin_zero.q || mov kernel_6_6_stage_2_id_7941.enable, @builtin_one.q || mov kernel_6_6_stage_2_id_7941_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_2_id_7947.d, kernel_7_2_stage_1_id_7945.q || mov kernel_7_2_stage_2_id_7947.sclr, @builtin_zero.q || mov kernel_7_2_stage_2_id_7947.enable, @builtin_one.q || mov kernel_7_2_stage_2_id_7947_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov fu_id_12539.a, sum_outer_AU[id=157].q || mov sum_out_w_rounding_AU[id=163].a, fu_id_12539.q || mov sum_out_w_rounding_AU[id=163].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=163].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=163].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=163].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=163].sload, @builtin_zero.q || mov fu_id_12551.a, sum_mult9s_AU[id=159].q || mov fu_id_12553.a, sum_mult9s_AU[id=159].q || mov mult9_AU[id=161].a, fu_id_12551.q || mov mult9_AU[id=161].b, fu_id_12553.q || mov mult9_AU[id=161].enable, @builtin_one.q || mov mult9_AU[id=161]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=161]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=161].subNadd, @builtin_zero.q || mov mult9_AU[id=161].sclr, @builtin_zero.q || mov mult9_AU[id=161].sload, @builtin_zero.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=157]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=159]_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_2_id_7927_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7933_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_1_id_7939_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_1_id_7945_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
59 00000000984000000003  nop || mov kernel_6_6_stage_3_id_7943.d, kernel_6_6_stage_2_id_7941.q || mov kernel_6_6_stage_3_id_7943.sclr, @builtin_zero.q || mov kernel_6_6_stage_3_id_7943.enable, @builtin_one.q || mov kernel_6_6_stage_3_id_7943_enable_trigger@[mux].data1, @builtin_one.q || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 1 || mov kernel_7_2_stage_3_id_7949.d, kernel_7_2_stage_2_id_7947.q || mov kernel_7_2_stage_3_id_7949.sclr, @builtin_zero.q || mov kernel_7_2_stage_3_id_7949.enable, @builtin_one.q || mov kernel_7_2_stage_3_id_7949_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || mov phase_3_final_sum_AU[id=165].a, mult9_AU[id=161].q || mov phase_3_final_sum_AU[id=165].b, sum_out_w_rounding_AU[id=163].q || mov phase_3_final_sum_AU[id=165].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=165]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=165].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=165].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=165].sload, @builtin_zero.q || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 68 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=163]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=161]_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_2_id_7941_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_2_id_7947_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
5a 20000400020000000021  nop || mov kernel_7_2_stage_4_id_7951.d, kernel_7_2_stage_3_id_7949.q || mov kernel_7_2_stage_4_id_7951.sclr, @builtin_zero.q || mov kernel_7_2_stage_4_id_7951.enable, @builtin_one.q || mov kernel_7_2_stage_4_id_7951_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 1 || mov fu_id_12527.a, kernel_5_5_stage_3_id_7935.q || mov fu_id_12527.b, kernel_6_6_stage_3_id_7943.q || mov fu_id_12527.c, kernel_4_6_stage_3_id_7929.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, fu_id_12527.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov to_out2_0@[orgvar]_id_7953_line1295.d, filter_result_2_AU.q || mov to_out2_0@[orgvar]_id_7953_line1295.sclr, @builtin_zero.q || mov to_out2_0@[orgvar]_id_7953_line1295.enable, @builtin_one.q || mov to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].data1, @builtin_one.q || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 1 || mov fu_id_12557.a, phase_3_final_sum_AU[id=165].q || mov fu_id_12561.a, fu_id_12557.q || mov fu_id_12565.a, fu_id_12557.q || mov fu_id_10161_line1268_46.a, fu_id_12561.q || mov fu_id_10161_line1268_46.b, @constant_0[w64].q || mov fu_id_10161_line1268_46.sign, @builtin_one.q || mov fu_id_10161_line1268_46.equals, @builtin_one.q || mov fu_id_10161_line1268_46.less, @builtin_one.q || mov fu_id_10161_line1268_46.invert, @builtin_one.q || mov fu_id_12567.a, fu_id_12557.q || mov filter_result_2_AU.a, fu_id_12565.q || mov filter_result_2_AU.b, @constant_0[w8].q || mov filter_result_2_AU.l, @constant_255[w8].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_12567.q || mov filter_result_2_AU.sload, fu_id_10161_line1268_46.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set kernel_4_6_stage_3_id_7929_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7935_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=165]_enable_trigger@[mux].sel, 0 || set kernel_6_6_stage_3_id_7943_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_3_id_7949_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5b 20000600025000000000  nop || mov fu_id_12615.a, kernel_7_2_stage_4_id_7951.q || mov fu_id_12615.b, filter_result_2_AU.q || mov fu_id_12615.c, to_out2_0@[orgvar]_id_7953_line1295.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, fu_id_12615.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, eop_1@[orgvar]_id_7867_line1401.q || set dout_eop@[mux].sel, 8 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=0].enable`trigger || idle toWriteQueue_REG[fuarr=1].enable`trigger || idle toWriteQueue_REG[fuarr=3].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7826_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7828_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7838_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7840_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7843_line1405_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_2_stage_4_id_7951_enable_trigger@[mux].sel, 0 || set to_out2_0@[orgvar]_id_7953_line1295_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set eop_1@[orgvar]_id_7867_line1401_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5c 00200000500000000000  nop || mov isPreviousEndPacket_REG[id=98].d, din.eop || mov isPreviousEndPacket_REG[id=98].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=98].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 1 || mov fu_id_12019.a, din.eop || mov fu_id_12019.b, isNotImageData_0@[orgvar]_id_7828_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data6, fu_id_12019.q || set din_takeb_trigger@[mux].sel, 64 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isEndPacket_REG[id=100].enable`trigger || idle toWriteQueue_REG[fuarr=4].enable`trigger || idle toWriteQueue_REG[fuarr=5].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7834.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5d 00000000e00480000000  nop || mov fu_id_12079.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12079.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_12079.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=100].d, din.eop || mov isEndPacket_REG[id=100].sclr, @builtin_zero.q || mov isEndPacket_REG[id=100].enable, @builtin_one.q || mov isEndPacket_REG[id=100]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 1 || mov fu_id_12217.a, isPreviousEndPacket_REG[id=98].q || mov fu_id_12217.b, isNotImageData_0@[orgvar]_id_7828_line83.q || mov cond152_0@[orgvar]_id_7834.d, fu_id_12217.q || mov cond152_0@[orgvar]_id_7834.sclr, @builtin_zero.q || mov cond152_0@[orgvar]_id_7834.enable, @builtin_one.q || mov cond152_0@[orgvar]_id_7834_enable_trigger@[mux].data1, @builtin_one.q || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 25 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle toWriteQueue_REG[fuarr=4].enable`trigger || idle toWriteQueue_REG[fuarr=5].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set isPreviousEndPacket_REG[id=98]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
5e 24001000010000000000  nop || mov fu_id_12081.a, justRead_REG.q || mov fu_id_12085.a, justRead_REG.q || mov fu_id_12087.a, fu_id_12085.q || mov toWriteQueue_REG[fuarr=4].d, fu_id_12081.q || mov toWriteQueue_REG[fuarr=4].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=4].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 1 || mov toWriteQueue_REG[fuarr=5].d, fu_id_12087.q || mov toWriteQueue_REG[fuarr=5].sclr, @builtin_zero.q || mov toWriteQueue_REG[fuarr=5].enable, @builtin_one.q || mov toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 1 || mov fu_id_12105.a, toWriteQueue_REG[fuarr=2].q || mov fu_id_12105.b, toWriteQueue_REG[fuarr=1].q || mov fu_id_12105.c, toWriteQueue_REG[fuarr=0].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, fu_id_12105.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5f 20001000016000000000  nop || mov fu_id_12163.a, toWriteQueue_REG[fuarr=5].q || mov fu_id_12163.b, toWriteQueue_REG[fuarr=4].q || mov fu_id_12163.c, toWriteQueue_REG[fuarr=3].q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, fu_id_12163.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, cond152_0@[orgvar]_id_7834.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=100].q || set dout_eop@[mux].sel, 16 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle sum_outer_AU[id=157].enable`trigger || idle sum_mult9s_AU[id=159].enable`trigger || idle mult9_AU[id=161].enable`trigger || idle sum_out_w_rounding_AU[id=163].enable`trigger || idle phase_3_final_sum_AU[id=165].enable`trigger || idle isPreviousEndPacket_REG[id=98].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=0].enable`trigger || idle packetDimensions_REG[id=88][fuarr=1].enable`trigger || idle packetDimensions_REG[id=88][fuarr=2].enable`trigger || idle packetDimensions_REG[id=88][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7830_line217.enable`trigger || idle cond152_0@[orgvar]_id_7832.enable`trigger || idle cond152_0@[orgvar]_id_7836.enable`trigger || idle width_0@[orgvar]_id_7838_line98.enable`trigger || idle j_@[orgvar]_id_7840_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7843_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7845_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7848_line486.enable`trigger || idle just_read_@[orgvar]_id_7853_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7861_line1422.enable`trigger || idle i_@[orgvar]_id_7864_line463.enable`trigger || idle eop_1@[orgvar]_id_7867_line1401.enable`trigger || idle is_last_col_0@[orgvar]_id_7911_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7913.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7915.enable`trigger || idle run_out_of_pixels_this_row_2@[orgvar]_id_7917_line478.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7919.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7921.enable`trigger || idle cond606_0@[orgvar]_id_7923.enable`trigger || idle kernel_4_6_stage_1_id_7925.enable`trigger || idle kernel_4_6_stage_2_id_7927.enable`trigger || idle kernel_4_6_stage_3_id_7929.enable`trigger || idle kernel_5_5_stage_1_id_7931.enable`trigger || idle kernel_5_5_stage_2_id_7933.enable`trigger || idle kernel_5_5_stage_3_id_7935.enable`trigger || idle cond606_0@[orgvar]_id_7937.enable`trigger || idle kernel_6_6_stage_1_id_7939.enable`trigger || idle kernel_6_6_stage_2_id_7941.enable`trigger || idle kernel_6_6_stage_3_id_7943.enable`trigger || idle kernel_7_2_stage_1_id_7945.enable`trigger || idle kernel_7_2_stage_2_id_7947.enable`trigger || idle kernel_7_2_stage_3_id_7949.enable`trigger || idle kernel_7_2_stage_4_id_7951.enable`trigger || idle to_out2_0@[orgvar]_id_7953_line1295.enable`trigger || idle eop_0@[orgvar]_id_7955_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_1_id_7957.enable`trigger || idle only_just_run_out_of_pix_this_row_1_stage_2_id_7959.enable`trigger || idle run_out_of_pixels_this_row_3_stage_1_id_7961.enable`trigger || idle run_out_of_pixels_this_row_3_stage_2_id_7963.enable`trigger || idle cond606_0@[orgvar]_id_7965.enable`trigger || idle kernel_4_7_stage_3_id_7971.enable`trigger || idle kernel_5_6_stage_3_id_7977.enable`trigger || idle cond606_0@[orgvar]_id_7979.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_13330.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_13333.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_13336.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_13339.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_13342.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_13345.enable`trigger || idle run_out_of_pixels_this_row_switch_2_comb_id_13348.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_2_comb_id_13351.enable`trigger || idle run_out_of_pixels_this_row_switch_3_comb_id_13357.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_3_comb_id_13360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7826_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7828_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=100]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=1]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set cond152_0@[orgvar]_id_7834_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=4]_enable_trigger@[mux].sel, 0 || set toWriteQueue_REG[fuarr=5]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
:00000001ff
