<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en"><head>

<meta charset="utf-8">
<meta name="generator" content="quarto-1.8.24">

<meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes">

<meta name="author" content="Zakhar Podyakov">
<meta name="dcterms.date" content="2025-09-18">

<title>1. Computer Architecture, CPU Principles, Memory Hierarchy, FPGA Boards – InnoNotes</title>
<style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
  width: 0.8em;
  margin: 0 0.8em 0.2em -1em; /* quarto-specific, see https://github.com/quarto-dev/quarto-cli/issues/4556 */ 
  vertical-align: middle;
}
/* CSS for syntax highlighting */
html { -webkit-text-size-adjust: 100%; }
pre > code.sourceCode { white-space: pre; position: relative; }
pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
pre > code.sourceCode > span:empty { height: 1.2em; }
.sourceCode { overflow: visible; }
code.sourceCode > span { color: inherit; text-decoration: inherit; }
div.sourceCode { margin: 1em 0; }
pre.sourceCode { margin: 0; }
@media screen {
div.sourceCode { overflow: auto; }
}
@media print {
pre > code.sourceCode { white-space: pre-wrap; }
pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
}
pre.numberSource code
  { counter-reset: source-line 0; }
pre.numberSource code > span
  { position: relative; left: -4em; counter-increment: source-line; }
pre.numberSource code > span > a:first-child::before
  { content: counter(source-line);
    position: relative; left: -1em; text-align: right; vertical-align: baseline;
    border: none; display: inline-block;
    -webkit-touch-callout: none; -webkit-user-select: none;
    -khtml-user-select: none; -moz-user-select: none;
    -ms-user-select: none; user-select: none;
    padding: 0 4px; width: 4em;
  }
pre.numberSource { margin-left: 3em;  padding-left: 4px; }
div.sourceCode
  {   }
@media screen {
pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
}
</style>


<script src="../site_libs/quarto-nav/quarto-nav.js"></script>
<script src="../site_libs/quarto-nav/headroom.min.js"></script>
<script src="../site_libs/clipboard/clipboard.min.js"></script>
<script src="../site_libs/quarto-search/autocomplete.umd.js"></script>
<script src="../site_libs/quarto-search/fuse.min.js"></script>
<script src="../site_libs/quarto-search/quarto-search.js"></script>
<meta name="quarto:offset" content="../">
<script src="../site_libs/quarto-html/quarto.js" type="module"></script>
<script src="../site_libs/quarto-html/tabsets/tabsets.js" type="module"></script>
<script src="../site_libs/quarto-html/axe/axe-check.js" type="module"></script>
<script src="../site_libs/quarto-html/popper.min.js"></script>
<script src="../site_libs/quarto-html/tippy.umd.min.js"></script>
<script src="../site_libs/quarto-html/anchor.min.js"></script>
<link href="../site_libs/quarto-html/tippy.css" rel="stylesheet">
<link href="../site_libs/quarto-html/quarto-syntax-highlighting-dc55a5b9e770e841cd82e46aadbfb9b0.css" rel="stylesheet" id="quarto-text-highlighting-styles">
<script src="../site_libs/bootstrap/bootstrap.min.js"></script>
<link href="../site_libs/bootstrap/bootstrap-icons.css" rel="stylesheet">
<link href="../site_libs/bootstrap/bootstrap-42ed7287b56c5c583e2c2463c9cf4916.min.css" rel="stylesheet" append-hash="true" id="quarto-bootstrap" data-mode="light">
<script src="../site_libs/quarto-contrib/videojs/video.min.js"></script>
<link href="../site_libs/quarto-contrib/videojs/video-js.css" rel="stylesheet">
<script id="quarto-search-options" type="application/json">{
  "location": "sidebar",
  "copy-button": false,
  "collapse-after": 3,
  "panel-placement": "start",
  "type": "textbox",
  "limit": 50,
  "keyboard-shortcut": [
    "f",
    "/",
    "s"
  ],
  "show-item-context": false,
  "language": {
    "search-no-results-text": "No results",
    "search-matching-documents-text": "matching documents",
    "search-copy-link-title": "Copy link to search",
    "search-hide-matches-text": "Hide additional matches",
    "search-more-match-text": "more match in this document",
    "search-more-matches-text": "more matches in this document",
    "search-clear-button-title": "Clear",
    "search-text-placeholder": "",
    "search-detached-cancel-button-title": "Cancel",
    "search-submit-button-title": "Submit",
    "search-label": "Search"
  }
}</script>
<script async="" src="https://www.googletagmanager.com/gtag/js?id=G-H1WYLNDN76"></script>

<script type="text/javascript">

window.dataLayer = window.dataLayer || [];
function gtag(){dataLayer.push(arguments);}
gtag('js', new Date());
gtag('config', 'G-H1WYLNDN76', { 'anonymize_ip': true});
</script>


</head>

<body class="nav-sidebar docked fullcontent quarto-light">

<div id="quarto-search-results"></div>
  <header id="quarto-header" class="headroom fixed-top">
  <nav class="quarto-secondary-nav">
    <div class="container-fluid d-flex">
      <button type="button" class="quarto-btn-toggle btn" data-bs-toggle="collapse" role="button" data-bs-target=".quarto-sidebar-collapse-item" aria-controls="quarto-sidebar" aria-expanded="false" aria-label="Toggle sidebar navigation" onclick="if (window.quartoToggleHeadroom) { window.quartoToggleHeadroom(); }">
        <i class="bi bi-layout-text-sidebar-reverse"></i>
      </button>
        <nav class="quarto-page-breadcrumbs" aria-label="breadcrumb"><ol class="breadcrumb"><li class="breadcrumb-item"><a href="../Computer Architecture/lec_1.html">Computer Architecture</a></li><li class="breadcrumb-item"><a href="../Computer Architecture/lec_1.html">1. Computer Architecture, CPU Principles, Memory Hierarchy, FPGA Boards</a></li></ol></nav>
        <a class="flex-grow-1" role="navigation" data-bs-toggle="collapse" data-bs-target=".quarto-sidebar-collapse-item" aria-controls="quarto-sidebar" aria-expanded="false" aria-label="Toggle sidebar navigation" onclick="if (window.quartoToggleHeadroom) { window.quartoToggleHeadroom(); }">      
        </a>
      <button type="button" class="btn quarto-search-button" aria-label="Search" onclick="window.quartoOpenSearch();">
        <i class="bi bi-search"></i>
      </button>
    </div>
  </nav>
</header>
<!-- content -->
<div id="quarto-content" class="quarto-container page-columns page-rows-contents page-layout-article">
<!-- sidebar -->
  <nav id="quarto-sidebar" class="sidebar collapse collapse-horizontal quarto-sidebar-collapse-item sidebar-navigation docked overflow-auto">
    <div class="pt-lg-2 mt-2 text-left sidebar-header">
      <a href="../index.html" class="sidebar-logo-link">
      </a>
      <div class="sidebar-tools-main">
    <a href="https://t.me/p0dyakov" title="" class="quarto-navigation-tool px-1" aria-label=""><i class="bi bi-telegram"></i></a>
    <a href="https://github.com/p0dyakov/inno_notes" title="" class="quarto-navigation-tool px-1" aria-label=""><i class="bi bi-github"></i></a>
</div>
      </div>
        <div class="mt-2 flex-shrink-0 align-items-center">
        <div class="sidebar-search">
        <div id="quarto-search" class="" title="Search"></div>
        </div>
        </div>
    <div class="sidebar-menu-container"> 
    <ul class="list-unstyled mt-1">
        <li class="sidebar-item sidebar-item-section">
      <div class="sidebar-item-container"> 
            <a class="sidebar-item-text sidebar-link text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-1" role="navigation" aria-expanded="true">
 <span class="menu-text">Academic Writing and Argumentation</span></a>
          <a class="sidebar-item-toggle text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-1" role="navigation" aria-expanded="true" aria-label="Toggle section">
            <i class="bi bi-chevron-right ms-2"></i>
          </a> 
      </div>
      <ul id="quarto-sidebar-section-1" class="collapse list-unstyled sidebar-section depth1 show">  
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Academic Writing and Argumentation/lec_1.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">1. Effective Sentence Structure</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Academic Writing and Argumentation/lec_2.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">2. Principles of Effective Writing</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Academic Writing and Argumentation/lec_3.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">3. Sentence Problems, Punctuation</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Academic Writing and Argumentation/lec_4.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">4. Paragraphs, Structure, Transitions</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Academic Writing and Argumentation/lec_5.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">5. Avoiding Plagiarism, Referencing, Summarizing, Paraphrasing</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Academic Writing and Argumentation/lec_6.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">6. Descriptive Paragraph</span></a>
  </div>
</li>
      </ul>
  </li>
        <li class="sidebar-item sidebar-item-section">
      <div class="sidebar-item-container"> 
            <a class="sidebar-item-text sidebar-link text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-2" role="navigation" aria-expanded="true">
 <span class="menu-text">Analytical Geometry and Linear Algebra I</span></a>
          <a class="sidebar-item-toggle text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-2" role="navigation" aria-expanded="true" aria-label="Toggle section">
            <i class="bi bi-chevron-right ms-2"></i>
          </a> 
      </div>
      <ul id="quarto-sidebar-section-2" class="collapse list-unstyled sidebar-section depth1 show">  
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Analytical Geometry and Linear Algebra I /lec_1.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">1. Vectors, Vector Spaces, Linear Independence, Basis, and Dimension</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Analytical Geometry and Linear Algebra I /lec_2.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">2. Inner Product, Dot Product, Orthogonality, and Projections</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Analytical Geometry and Linear Algebra I /lec_3.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">3. Matrices, Determinants, Vector Cross Product, and Triple Products</span></a>
  </div>
</li>
      </ul>
  </li>
        <li class="sidebar-item sidebar-item-section">
      <div class="sidebar-item-container"> 
            <a class="sidebar-item-text sidebar-link text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-3" role="navigation" aria-expanded="true">
 <span class="menu-text">Computer Architecture</span></a>
          <a class="sidebar-item-toggle text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-3" role="navigation" aria-expanded="true" aria-label="Toggle section">
            <i class="bi bi-chevron-right ms-2"></i>
          </a> 
      </div>
      <ul id="quarto-sidebar-section-3" class="collapse list-unstyled sidebar-section depth1 show">  
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Computer Architecture/lec_1.html" class="sidebar-item-text sidebar-link active">
 <span class="menu-text">1. Computer Architecture, CPU Principles, Memory Hierarchy, FPGA Boards</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Computer Architecture/lec_2.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">2. Hierarchy of Memories, Moore’s Law, Parallelism, Pipelining, and Design Principles</span></a>
  </div>
</li>
      </ul>
  </li>
        <li class="sidebar-item sidebar-item-section">
      <div class="sidebar-item-container"> 
            <a class="sidebar-item-text sidebar-link text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-4" role="navigation" aria-expanded="true">
 <span class="menu-text">Discrete Mathematics</span></a>
          <a class="sidebar-item-toggle text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-4" role="navigation" aria-expanded="true" aria-label="Toggle section">
            <i class="bi bi-chevron-right ms-2"></i>
          </a> 
      </div>
      <ul id="quarto-sidebar-section-4" class="collapse list-unstyled sidebar-section depth1 show">  
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Discrete Mathematics/lec_1.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">1. Truth Tables, Normal Forms (DNF, CNF)</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Discrete Mathematics/lec_2.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">2. Logical Equivalence, Normal Forms (DNF, CNF, ANF)</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Discrete Mathematics/lec_3.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">3. Predicates, Quantifiers, and De Morgan’s Laws</span></a>
  </div>
</li>
      </ul>
  </li>
        <li class="sidebar-item sidebar-item-section">
      <div class="sidebar-item-container"> 
            <a class="sidebar-item-text sidebar-link text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-5" role="navigation" aria-expanded="true">
 <span class="menu-text">Introduction to Programming</span></a>
          <a class="sidebar-item-toggle text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-5" role="navigation" aria-expanded="true" aria-label="Toggle section">
            <i class="bi bi-chevron-right ms-2"></i>
          </a> 
      </div>
      <ul id="quarto-sidebar-section-5" class="collapse list-unstyled sidebar-section depth1 show">  
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Introduction to Programming/lec_1.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">1. Compilation and Memory Management in C</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Introduction to Programming/lec_2.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">2. Pointers, Strings, and Arrays in C</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Introduction to Programming/lec_3.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">3. Pointers, Declarations, Preprocessing, and File I/O in C</span></a>
  </div>
</li>
      </ul>
  </li>
        <li class="sidebar-item sidebar-item-section">
      <div class="sidebar-item-container"> 
            <a class="sidebar-item-text sidebar-link text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-6" role="navigation" aria-expanded="true">
 <span class="menu-text">Mathematical Analysis I</span></a>
          <a class="sidebar-item-toggle text-start" data-bs-toggle="collapse" data-bs-target="#quarto-sidebar-section-6" role="navigation" aria-expanded="true" aria-label="Toggle section">
            <i class="bi bi-chevron-right ms-2"></i>
          </a> 
      </div>
      <ul id="quarto-sidebar-section-6" class="collapse list-unstyled sidebar-section depth1 show">  
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Mathematical Analysis I/lec_1.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">1. Real Analysis, Complex Numbers</span></a>
  </div>
</li>
          <li class="sidebar-item">
  <div class="sidebar-item-container"> 
  <a href="../Mathematical Analysis I/lec_2.html" class="sidebar-item-text sidebar-link">
 <span class="menu-text">2. Functions and Their Graphs, Elementary Functions and Properties</span></a>
  </div>
</li>
      </ul>
  </li>
    </ul>
    </div>
</nav>
<div id="quarto-sidebar-glass" class="quarto-sidebar-collapse-item" data-bs-toggle="collapse" data-bs-target=".quarto-sidebar-collapse-item"></div>
<!-- margin-sidebar -->
    
<!-- main -->
<main class="content" id="quarto-document-content">

<header id="title-block-header" class="quarto-title-block default"><nav class="quarto-page-breadcrumbs quarto-title-breadcrumbs d-none d-lg-block" aria-label="breadcrumb"><ol class="breadcrumb"><li class="breadcrumb-item"><a href="../Computer Architecture/lec_1.html">Computer Architecture</a></li><li class="breadcrumb-item"><a href="../Computer Architecture/lec_1.html">1. Computer Architecture, CPU Principles, Memory Hierarchy, FPGA Boards</a></li></ol></nav>
<div class="quarto-title">
<h1 class="title">1. Computer Architecture, CPU Principles, Memory Hierarchy, FPGA Boards</h1>
</div>



<div class="quarto-title-meta">

    <div>
    <div class="quarto-title-meta-heading">Author</div>
    <div class="quarto-title-meta-contents">
             <p>Zakhar Podyakov </p>
          </div>
  </div>
    
    <div>
    <div class="quarto-title-meta-heading">Published</div>
    <div class="quarto-title-meta-contents">
      <p class="date">September 18, 2025</p>
    </div>
  </div>
  
    
  </div>
  


</header>


<div class="quarto-video"><video id="video_shortcode_videojs_video1" class="video-js vjs-default-skin vjs-fluid" controls="" preload="auto" data-setup="{}" title=""><source src="lec_1.mp4"></video></div>
<p><a href="https://notebooklm.google.com/notebook/230d7bab-3685-4c21-a47f-74b2a3d0be87?artifactId=951f6dc3-5796-445d-a60a-8b3fa8b9c0ad">QUIZ</a> | <a href="https://notebooklm.google.com/notebook/230d7bab-3685-4c21-a47f-74b2a3d0be87?artifactId=f34bf5e6-b907-413e-a1bb-bfb6c11734ec">FLASHCARDS</a></p>
<section id="summary" class="level4">
<h4 class="anchored" data-anchor-id="summary"><strong>1. Summary</strong></h4>
<section id="what-is-a-computer" class="level5">
<h5 class="anchored" data-anchor-id="what-is-a-computer"><strong>1.1 What is a Computer?</strong></h5>
<p>A <strong>computer</strong> is an electronic machine designed to automatically execute a sequence of arithmetic or logical operations based on a given program. It processes <strong>input data</strong> and produces an <strong>output result</strong>. Fundamentally, computers operate on binary data—strings of zeros and ones—manipulating this input to generate a binary output according to a predefined sequence of instructions.</p>
<!-- DIAGRAM HERE -->
</section>
<section id="the-problem-solution-stack" class="level5">
<h5 class="anchored" data-anchor-id="the-problem-solution-stack"><strong>1.2 The Problem Solution Stack</strong></h5>
<p>Solving a problem with a computer involves multiple layers of abstraction, from the physical world to the software application. This is often visualized as a stack.</p>
<ol type="1">
<li><strong>Problem to Solve</strong>: The high-level goal.</li>
<li><strong>Algorithm + Data Structures</strong>: The conceptual solution.</li>
<li><strong>User Program</strong>: The implementation in a high-level language (e.g., C++, Python).</li>
<li><strong>System Programs</strong>: The operating system and compilers that translate the user program into machine instructions.</li>
<li><strong>Processor Instruction Set Architecture (ISA)</strong>: The specific set of low-level instructions the hardware can execute. This is the interface between hardware and software.</li>
<li><strong>Microarchitecture</strong>: The specific implementation of the ISA in hardware (e.g., how the CPU components are arranged and connected).</li>
<li><strong>Logic Circuits</strong>: The fundamental building blocks, like AND and OR gates, that implement the microarchitecture.</li>
<li><strong>Electrons, Photons, etc.</strong>: The underlying physics that makes the circuits work.</li>
</ol>
<p><em>Computer architecture</em> is the study of the layers from the Instruction Set Architecture down to the logic circuits, including how they interact with system software.</p>
</section>
<section id="what-is-computer-architecture" class="level5">
<h5 class="anchored" data-anchor-id="what-is-computer-architecture"><strong>1.3 What is Computer Architecture?</strong></h5>
<p><strong>Computer Architecture</strong> is a field of computer science and engineering that covers three main areas:</p>
<ol type="1">
<li><em>Hardware organization of computer systems</em>: How components like the CPU, memory, and I/O devices are structured and interconnected.</li>
<li><em>Hardware/Software interaction principles</em>: The rules and methods by which software controls the hardware, primarily through the instruction set.</li>
<li><em>Performance-related computer aspects</em>: Analyzing and designing systems to optimize for speed, power efficiency, and cost.</li>
</ol>
<p>Studying architecture helps us understand how to design efficient hardware, write high-performance software, and customize computing systems for specific tasks.</p>
</section>
<section id="core-components-of-a-computer" class="level5">
<h5 class="anchored" data-anchor-id="core-components-of-a-computer"><strong>1.4 Core Components of a Computer</strong></h5>
<p>A modern computer’s architecture is built around several key interacting components.</p>
<section id="cpu-central-processing-unit" class="level6">
<h6 class="anchored" data-anchor-id="cpu-central-processing-unit"><strong>1.4.1 CPU (Central Processing Unit)</strong></h6>
<p>The “brain” of the computer, the CPU executes program instructions. It is a complex electrical circuit with several key parts:</p>
<ul>
<li><strong>Control Unit (CU)</strong>: Fetches instructions from memory, decodes them, and directs the other components to carry them out.</li>
<li><strong>Arithmetic-Logic Unit (ALU)</strong>: Performs all arithmetic (e.g., addition, subtraction) and logical (e.g., AND, OR) operations.</li>
<li><strong>Registers</strong>: A small number of extremely fast memory locations located directly within the CPU. They hold data that is being actively processed, such as the arguments for an ALU operation or its result.</li>
</ul>
</section>
</section>
<section id="the-processor-principle" class="level5">
<h5 class="anchored" data-anchor-id="the-processor-principle"><strong>1.4.2 The Processor Principle</strong></h5>
<p>A processor operates by receiving electrical signals on its <strong>input pins</strong> and producing a result on its <strong>output pins</strong>. The inputs consist of:</p>
<ul>
<li><strong>Instruction Code</strong>: A binary code that tells the processor which operation to perform (e.g., <code>0</code> for logical OR, <code>1</code> for logical AND).</li>
<li><strong>Input Arguments</strong>: The data values on which the operation will be performed.</li>
</ul>
<p>The combination of the instruction code and its arguments forms a <strong>machine instruction</strong> (e.g., the binary string <code>010</code> could mean “OR the values 1 and 0”).</p>
</section>
<section id="system-memory-ram" class="level5">
<h5 class="anchored" data-anchor-id="system-memory-ram"><strong>1.4.3 System Memory (RAM)</strong></h5>
<p><strong>Random Access Memory</strong> is the computer’s main workspace. It stores program instructions and data for the CPU to access quickly. RAM is <em>volatile</em>, meaning its contents are lost when power is cut.</p>
</section>
<section id="storage-devices" class="level5">
<h5 class="anchored" data-anchor-id="storage-devices"><strong>1.4.4 Storage Devices</strong>:</h5>
<p>These provide long-term, <em>non-volatile</em> storage for the operating system, applications, and files. Examples include Solid-State Drives (SSDs) and hard disk drives (HDDs). Data is loaded from storage into RAM for execution.</p>
</section>
<section id="inputoutput-io-devices" class="level5">
<h5 class="anchored" data-anchor-id="inputoutput-io-devices"><strong>1.4.5 Input/Output (I/O) Devices</strong></h5>
<p>Peripherals that allow the computer to interact with the world, such as keyboards, monitors, printers, and network interfaces.</p>
</section>
<section id="communication-bus" class="level5">
<h5 class="anchored" data-anchor-id="communication-bus"><strong>1.4.6 Communication Bus</strong></h5>
<p>The set of electrical pathways connecting all components, allowing them to communicate and exchange data. Bus speed is a critical factor in system performance. Significant delays in data transfer between the CPU and memory lead to the <em>“memory wall problem,”</em> a key performance limitation in modern computers.</p>
</section>
<section id="the-memory-hierarchy" class="level5">
<h5 class="anchored" data-anchor-id="the-memory-hierarchy"><strong>1.5 The Memory Hierarchy</strong></h5>
<p>To balance speed, cost, and capacity, computers organize memory in a hierarchy. Data is moved between levels based on how frequently the CPU needs it.</p>
<ol type="1">
<li><strong>Registers (inside the CPU)</strong>: Fastest access (&lt;1 nanosecond), smallest capacity (hundreds of bytes).</li>
<li><strong>CPU Cache (L1, L2, L3)</strong>: Very fast memory on or near the CPU. It stores copies of frequently used data from RAM.
<ul>
<li><strong>L1 Cache</strong>: Embedded in each CPU core, fastest cache, smallest capacity (tens of kilobytes).</li>
<li><strong>L2 Cache</strong>: Slower but larger than L1.</li>
<li><strong>L3 Cache (LLC - Last Level Cache)</strong>: Shared among all CPU cores, slowest and largest cache (megabytes).</li>
</ul></li>
<li><strong>System Memory (RAM)</strong>: Much larger capacity (gigabytes) but significantly slower than cache.</li>
<li><strong>Storage Devices (SSD/HDD)</strong>: Largest capacity (terabytes) but the slowest access speeds.</li>
</ol>
<!-- DIAGRAM HERE -->
</section>
<section id="cpu-architectures-and-multicore-systems" class="level5">
<h5 class="anchored" data-anchor-id="cpu-architectures-and-multicore-systems"><strong>1.6 CPU Architectures and Multicore Systems</strong></h5>
<p>A CPU’s design is defined by its <strong>Instruction Set Architecture (ISA)</strong>.</p>
<section id="widely-known-architectures" class="level6">
<h6 class="anchored" data-anchor-id="widely-known-architectures"><strong>1.6.1 Widely-known Architectures</strong></h6>
<ul>
<li><strong>Intel x86 / AMD64</strong>: Dominant in desktop and server computers (CISC - Complex Instruction Set Computer).</li>
<li><strong>ARM</strong>: Dominant in mobile and embedded devices (RISC - Reduced Instruction Set Computer).</li>
<li><strong>RISC-V</strong>: A modern, open-standard RISC architecture gaining popularity.</li>
<li>Others include <strong>Baikal</strong> and <strong>Elbrus</strong>.</li>
</ul>
</section>
<section id="multicore-systems" class="level6">
<h6 class="anchored" data-anchor-id="multicore-systems"><strong>1.6.2 Multicore Systems</strong></h6>
<p>Modern CPUs are <strong>multicore processors</strong>, meaning a single chip contains multiple independent processing units (cores). Each core has its own ALU, CU, and L1 cache, while typically sharing an L3 cache and main memory. This allows for parallel execution of tasks but introduces challenges in coordinating, or <strong>scheduling</strong>, work across the cores.</p>
</section>
</section>
<section id="processors-vs.-fpgas" class="level5">
<h5 class="anchored" data-anchor-id="processors-vs.-fpgas"><strong>1.7 Processors vs.&nbsp;FPGAs</strong></h5>
<p>A standard <strong>CPU</strong> is a <em>general-purpose processor</em> with a fixed, unchangeable hardware design. An <strong>FPGA (Field-Programmable Gate Array)</strong> is an integrated circuit containing a grid of configurable logic blocks that can be reprogrammed by the user after manufacturing.</p>
<section id="key-differences" class="level6">
<h6 class="anchored" data-anchor-id="key-differences"><strong>1.7.1 Key Differences</strong></h6>
<ul>
<li><strong>Programmability</strong>: A CPU’s hardware is fixed; it executes software. An FPGA’s hardware itself is reconfigured to create a custom circuit.</li>
<li><strong>Instruction Set</strong>: A CPU has a fixed instruction set defined by its manufacturer. An FPGA has no inherent instruction set; you design the digital logic circuits directly.</li>
<li><strong>Computation Speed</strong>: For general tasks, CPUs are optimized and efficient. For highly specific, parallelizable tasks, an FPGA’s custom hardware can be much faster.</li>
<li><strong>Power Consumption</strong>: FPGAs typically consume more power than a CPU for the same task due to their programmable nature.</li>
<li><strong>Cost</strong>: FPGAs are generally more expensive than mass-produced CPUs.</li>
</ul>
</section>
<section id="use-cases-for-fpgas" class="level6">
<h6 class="anchored" data-anchor-id="use-cases-for-fpgas"><strong>1.7.2 Use Cases for FPGAs</strong></h6>
<p>FPGAs are used for prototyping new processor designs, high-frequency trading, real-time signal processing, and other tasks requiring massive parallelism and low latency.</p>
</section>
</section>
<section id="fpga-programming-and-development-boards" class="level5">
<h5 class="anchored" data-anchor-id="fpga-programming-and-development-boards"><strong>1.8 FPGA Programming and Development Boards</strong></h5>
<p>FPGAs are programmed using a <strong>Hardware Description Language (HDL)</strong> like <strong>Verilog</strong> or <strong>VHDL</strong>. These languages describe the structure of hardware circuits rather than a sequence of software instructions. A tool like <strong>Intel Quartus Prime Lite</strong> is used to synthesize the HDL code into a configuration file that is then loaded onto the FPGA.</p>
<p>Educational boards like the <strong>DE10-Lite MAX 10</strong> include an FPGA chip along with various I/O devices for hands-on learning, such as:</p>
<ul>
<li>LEDs and Switches</li>
<li>Push Buttons</li>
<li>7-Segment Displays</li>
<li>VGA Output</li>
<li>Accelerometer (G-Sensor)</li>
<li>GPIO (General-Purpose Input/Output) pins</li>
</ul>
</section>
<section id="course-structure-and-grading" class="level5">
<h5 class="anchored" data-anchor-id="course-structure-and-grading"><strong>1.9 Course Structure and Grading</strong></h5>
<p>This course is structured with weekly lectures and corresponding lab assignments.</p>
<ul>
<li><strong>Labs Planning</strong>:
<ul>
<li><strong>Weeks 1-5</strong>: FPGA programming with block diagrams and Verilog HDL using Quartus Prime Lite.</li>
<li><strong>Weeks 6-9</strong>: Designing a custom CPU in Verilog, simulated with ModelSim.</li>
<li><strong>Weeks 10-14</strong>: Low-level programming in assembly language.</li>
</ul></li>
<li><strong>Grading Policy</strong>:
<ul>
<li><strong>Regular Quizzes</strong>: 5%</li>
<li><strong>Lab Assignments</strong>: 15%</li>
<li><strong>Midterm Exam</strong>: 20%</li>
<li><strong>Final Exam</strong>: 60%</li>
<li><strong>Optional FPGA Project</strong>: At most 3% extra points.</li>
</ul></li>
</ul>
</section>
</section>
<section id="definitions" class="level4">
<h4 class="anchored" data-anchor-id="definitions"><strong>2. Definitions</strong></h4>
<ul>
<li><strong>Computer</strong>: An electronic device that processes data by executing a sequence of instructions defined in a program.</li>
<li><strong>Computer Architecture</strong>: The design and operational structure of a computer system, defining its hardware components, their interconnections, and the hardware-software interface (the instruction set).</li>
<li><strong>CPU (Central Processing Unit)</strong>: The component of a computer that executes program instructions and performs arithmetic, logic, and control operations.</li>
<li><strong>ALU (Arithmetic-Logic Unit)</strong>: A digital circuit within the CPU that performs arithmetic and bitwise logic operations.</li>
<li><strong>CU (Control Unit)</strong>: The component of the CPU that directs the processor by interpreting instructions and generating control signals.</li>
<li><strong>Register</strong>: A small, high-speed storage location directly within the CPU.</li>
<li><strong>Instruction Set Architecture (ISA)</strong>: The specific set of commands that a CPU can execute, acting as the interface between the hardware and the software.</li>
<li><strong>System Memory (RAM)</strong>: Volatile memory that stores data and machine code currently in use.</li>
<li><strong>CPU Cache</strong>: A small, fast volatile memory that stores copies of frequently used data from main memory to reduce access times.</li>
<li><strong>Memory Hierarchy</strong>: A tiered structure of memory and storage devices that balances speed, cost, and capacity.</li>
<li><strong>FPGA (Field-Programmable Gate Array)</strong>: An integrated circuit with configurable logic blocks and programmable interconnects that can be rewired by the user after manufacturing.</li>
<li><strong>Verilog HDL</strong>: A hardware description language (HDL) used to model and design digital electronic systems.</li>
<li><strong>Multicore Processor</strong>: A single CPU chip that contains two or more independent processing units called “cores.”</li>
</ul>
</section>
<section id="mistakes" class="level4">
<h4 class="anchored" data-anchor-id="mistakes"><strong>3. Mistakes</strong></h4>
<ul>
<li><strong>Confusing an FPGA with a CPU</strong>: Treating an FPGA as just a “faster CPU.” <strong>Why it’s wrong:</strong> They are fundamentally different. A CPU is a fixed processor that runs software instructions, while an FPGA is a blank slate of configurable hardware. An FPGA is only faster for tasks that can be efficiently implemented in custom, parallel hardware.</li>
<li><strong>Ignoring the Memory Hierarchy</strong>: Writing code without considering how data moves between CPU cache and main memory. <strong>Why it’s wrong:</strong> The “memory wall”—the large speed gap between the CPU and RAM—is a primary performance bottleneck. Programs that access memory without locality will perform poorly as the CPU constantly stalls waiting for data.</li>
<li><strong>Treating Verilog like a software programming language</strong>: Writing Verilog code sequentially and expecting it to execute line by line. <strong>Why it’s wrong:</strong> Verilog is a hardware description language. It describes physical circuits that operate in parallel. This misunderstanding leads to designs that don’t synthesize into working hardware or behave unexpectedly.</li>
<li><strong>Believing a processor’s functionality can be changed with software</strong>: Thinking you can add new hardware-level instructions to a CPU through a software update. <strong>Why it’s wrong:</strong> A CPU’s instruction set is physically etched into its silicon circuits during manufacturing and cannot be altered.</li>
<li><strong>Underestimating the Communication Bus</strong>: Focusing only on CPU speed while ignoring the performance of the bus connecting the CPU to RAM. <strong>Why it’s wrong:</strong> A slow bus will starve a fast CPU of data, creating a massive bottleneck. The entire system’s performance depends on the ability of the bus to transfer data efficiently.</li>
</ul>
</section>
<section id="examples" class="level4">
<h4 class="anchored" data-anchor-id="examples"><strong>4. Examples</strong></h4>
<section id="simple-logic-in-verilog" class="level5">
<h5 class="anchored" data-anchor-id="simple-logic-in-verilog"><strong>4.1 Simple Logic in Verilog</strong></h5>
<p><strong>Question:</strong> Write a Verilog module that implements a simple AND gate. It should take two single-bit inputs, <code>a</code> and <code>b</code>, and produce one single-bit output, <code>y</code>.</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Define the module:</strong> Start by declaring a module with a name (e.g., <code>simple_and</code>) and list its input and output ports. <code>verilog     module simple_and(         input  logic a,         input  logic b,         output logic y     );</code></li>
<li><strong>Assign the logic:</strong> Use a continuous <code>assign</code> statement to describe the relationship between the inputs and the output. The <code>&amp;</code> operator performs a bitwise AND operation. <code>verilog     assign y = a &amp; b;</code></li>
<li><strong>End the module:</strong> Close the module definition. <code>verilog     endmodule</code></li>
</ol>
<p><strong>Answer:</strong> The complete Verilog module is:</p>
<div class="code-copy-outer-scaffold"><div class="sourceCode" id="cb1"><pre class="sourceCode verilog code-with-copy"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> simple_and<span class="op">(</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span>  logic a<span class="op">,</span></span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span>  logic b<span class="op">,</span></span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>    <span class="dt">output</span> logic y</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a><span class="op">);</span></span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a><span class="kw">assign</span> y <span class="op">=</span> a <span class="op">&amp;</span> b<span class="op">;</span></span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-9"><a href="#cb1-9" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</details>
</section>
<section id="controlling-an-led-with-a-switch" class="level5">
<h5 class="anchored" data-anchor-id="controlling-an-led-with-a-switch"><strong>4.2 Controlling an LED with a Switch</strong></h5>
<p><strong>Question:</strong> On an FPGA board like the DE10-Lite, you have a switch (<code>SW0</code>) and an LED (<code>LED0</code>). Write a Verilog module to make the LED turn on when the switch is on, and turn off when the switch is off.</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Define the module and ports:</strong> Create a module named <code>led_control</code> with one input for the switch and one output for the LED. <code>verilog     module led_control(         input  logic SW0,         output logic LED0     );</code></li>
<li><strong>Connect the switch to the LED:</strong> The simplest way to achieve this is to directly connect the input to the output. An <code>assign</code> statement creates a “wire” between the two. <code>verilog     assign LED0 = SW0;</code></li>
<li><strong>End the module:</strong> Close the module definition. <code>verilog     endmodule</code> <strong>Answer:</strong> The Verilog module directly connects the switch’s state to the LED’s state:</li>
</ol>
<div class="code-copy-outer-scaffold"><div class="sourceCode" id="cb2"><pre class="sourceCode verilog code-with-copy"><code class="sourceCode verilog"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> led_control<span class="op">(</span></span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span>  logic SW0<span class="op">,</span></span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true" tabindex="-1"></a>    <span class="dt">output</span> logic LED0</span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true" tabindex="-1"></a><span class="op">);</span></span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb2-6"><a href="#cb2-6" aria-hidden="true" tabindex="-1"></a><span class="kw">assign</span> LED0 <span class="op">=</span> SW0<span class="op">;</span></span>
<span id="cb2-7"><a href="#cb2-7" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb2-8"><a href="#cb2-8" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</details>
</section>
<section id="cpu-vs.-fpga-application-choice" class="level5">
<h5 class="anchored" data-anchor-id="cpu-vs.-fpga-application-choice"><strong>4.3 CPU vs.&nbsp;FPGA Application Choice</strong></h5>
<p><strong>Question:</strong> You are designing a system for real-time video encoding that needs to process 4K video at 60 frames per second with very low latency. Would a general-purpose CPU or an FPGA be a better choice for the core processing unit? Explain why.</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Analyze the task requirements:</strong> The task involves processing a massive, continuous stream of data (4K video) with strict timing constraints (60 fps, low latency). The operations are highly repetitive and can be broken down into many small, parallel steps.</li>
<li><strong>Evaluate the CPU’s suitability:</strong> A CPU would process the video frames using software. While powerful, it executes instructions sequentially (even with multiple cores) and has overhead from the operating system. Achieving consistent low latency for every single frame would be extremely challenging.</li>
<li><strong>Evaluate the FPGA’s suitability:</strong> An FPGA can be configured to have a dedicated hardware pipeline for video processing. Multiple stages of the encoding algorithm can run simultaneously on different parts of the chip. This massive parallelism is ideal for video streams and guarantees consistent, low-latency processing. <strong>Answer:</strong> An <strong>FPGA</strong> is the better choice. <strong>Why:</strong> Video encoding is a highly parallel task. An FPGA allows for the creation of a custom hardware pipeline where many calculations happen simultaneously, which is far more efficient and provides the low, predictable latency required for real-time processing, something a general-purpose CPU struggling with OS and other overheads cannot guarantee.</li>
</ol>
</details>
</section>
<section id="memory-hierarchy-access" class="level5">
<h5 class="anchored" data-anchor-id="memory-hierarchy-access"><strong>4.4 Memory Hierarchy Access</strong></h5>
<p><strong>Question:</strong> A program is executing a <code>for</code> loop that repeatedly adds two numbers. The machine code instruction for the addition operation is currently being executed by the CPU. In which level of the memory hierarchy would you most likely find this instruction?</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Consider the CPU’s immediate needs:</strong> The CPU can only execute instructions that are physically inside it.</li>
<li><strong>Recall the fastest memory level:</strong> The fastest and closest memory to the ALU and CU are the registers. The Control Unit fetches instructions from memory into a special-purpose register (often called the Instruction Register) just before decoding and execution.</li>
<li><strong>Consider the role of cache:</strong> Since the instruction is part of a loop, it’s being used repeatedly. Therefore, it is almost certain to have been copied from the slower main memory (RAM) into the much faster L1 instruction cache for quick access on subsequent loop iterations.</li>
<li><strong>Combine the points:</strong> The instruction must be in a register to be executed. Given it’s in a loop, it would also reside in the L1 cache to avoid fetching it from slow RAM every time. The most immediate location is a register. <strong>Answer:</strong> The instruction would be found in a <strong>CPU register</strong> (specifically, the instruction register) at the moment of execution. A copy of it would also reside in the <strong>L1 cache</strong> for fast re-access during the next iteration of the loop.</li>
</ol>
</details>
</section>
<section id="to-1-multiplexer-in-verilog" class="level5">
<h5 class="anchored" data-anchor-id="to-1-multiplexer-in-verilog"><strong>4.5 2-to-1 Multiplexer in Verilog</strong></h5>
<p><strong>Question:</strong> A 2-to-1 multiplexer (MUX) is a circuit that selects one of two inputs (<code>a</code> or <code>b</code>) to pass to the output (<code>y</code>) based on a selector signal (<code>sel</code>). If <code>sel</code> is 0, <code>y</code> should be <code>a</code>. If <code>sel</code> is 1, <code>y</code> should be <code>b</code>. Implement this in a Verilog module.</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Define the module and its ports:</strong> The module requires three inputs (<code>a</code>, <code>b</code>, <code>sel</code>) and one output (<code>y</code>). <code>verilog     module mux_2_to_1(         input  logic a,         input  logic b,         input  logic sel,         output logic y     );</code></li>
<li><strong>Implement the selection logic:</strong> A conditional <code>assign</code> statement using the ternary operator (<code>? :</code>) is a concise way to model this. The structure is <code>condition ? value_if_true : value_if_false</code>. <code>verilog     assign y = (sel == 1) ? b : a;</code> This line reads as: “Assign <code>y</code> the value of <code>b</code> if <code>sel</code> is 1; otherwise, assign it the value of <code>a</code>.”</li>
<li><strong>End the module:</strong> Close the module definition. <code>verilog     endmodule</code> <strong>Answer:</strong> The complete Verilog module for a 2-to-1 MUX is:</li>
</ol>
<div class="code-copy-outer-scaffold"><div class="sourceCode" id="cb3"><pre class="sourceCode verilog code-with-copy"><code class="sourceCode verilog"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> mux_2_to_1<span class="op">(</span></span>
<span id="cb3-2"><a href="#cb3-2" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span>  logic a<span class="op">,</span></span>
<span id="cb3-3"><a href="#cb3-3" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span>  logic b<span class="op">,</span></span>
<span id="cb3-4"><a href="#cb3-4" aria-hidden="true" tabindex="-1"></a>    <span class="dt">input</span>  logic sel<span class="op">,</span></span>
<span id="cb3-5"><a href="#cb3-5" aria-hidden="true" tabindex="-1"></a>    <span class="dt">output</span> logic y</span>
<span id="cb3-6"><a href="#cb3-6" aria-hidden="true" tabindex="-1"></a><span class="op">);</span></span>
<span id="cb3-7"><a href="#cb3-7" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb3-8"><a href="#cb3-8" aria-hidden="true" tabindex="-1"></a><span class="kw">assign</span> y <span class="op">=</span> sel <span class="op">?</span> b <span class="op">:</span> a<span class="op">;</span> <span class="co">// A more compact way of writing (sel == 1)</span></span>
<span id="cb3-9"><a href="#cb3-9" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb3-10"><a href="#cb3-10" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></div>
</details>
</section>
<section id="processor-instruction-set-limitation" class="level5">
<h5 class="anchored" data-anchor-id="processor-instruction-set-limitation"><strong>4.6 Processor Instruction Set Limitation</strong></h5>
<p><strong>Question:</strong> Imagine a very simple processor whose instruction set only contains <code>ADD</code>, <code>SUBTRACT</code>, and <code>STORE</code>. You need to perform a multiplication, for example, 5 * 3. How could you accomplish this using only the available instructions?</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Understand the core concept of multiplication:</strong> Multiplication is repeated addition. For example, 5 * 3 is the same as 5 + 5 + 5.</li>
<li><strong>Formulate an algorithm using available instructions:</strong>
<ul>
<li>Initialize a result variable (in a register, let’s call it <code>R1</code>) to 0.</li>
<li>Use the <code>ADD</code> instruction to add 5 to <code>R1</code>.</li>
<li>Use the <code>ADD</code> instruction again to add 5 to <code>R1</code>. <code>R1</code> now holds 10.</li>
<li>Use the <code>ADD</code> instruction a third time to add 5 to <code>R1</code>. <code>R1</code> now holds 15.</li>
<li>Use the <code>STORE</code> instruction to save the value from <code>R1</code> to a memory location.</li>
</ul></li>
<li><strong>Structure the process:</strong> This would be implemented as a software loop. The program would use the <code>ADD</code> instruction three times. <strong>Answer:</strong> You can perform multiplication by implementing it as a series of additions. To calculate 5 * 3, you would write a short program that uses a loop to execute the <code>ADD 5</code> instruction three times, accumulating the result in a register.</li>
</ol>
</details>
</section>
<section id="identifying-fpga-board-components" class="level5">
<h5 class="anchored" data-anchor-id="identifying-fpga-board-components"><strong>4.7 Identifying FPGA Board Components</strong></h5>
<p><strong>Question:</strong> You are looking at a DE10-Lite FPGA board. You see a large, square chip in the center labeled “MAX 10”. What is the function of this component?</p>
<details>
<summary>
Click to see the solution
</summary>
<ol type="1">
<li><strong>Analyze the component’s description:</strong> The chip is large, centrally located, and has a specific model name (“MAX 10”).</li>
<li><strong>Recall the purpose of an FPGA board:</strong> The primary purpose of an FPGA development board is to provide a platform for programming and testing an FPGA.</li>
<li><strong>Connect the information:</strong> The central, most prominent chip on an FPGA board is almost always the FPGA itself. The “MAX 10” is a product family of FPGAs made by Altera (now Intel). <strong>Answer:</strong> The chip labeled “MAX 10” is the <strong>FPGA (Field-Programmable Gate Array)</strong> itself. It is the main component that you program with your hardware design using a language like Verilog.</li>
</ol>
</details>


</section>
</section>

</main> <!-- /main -->
<script id="quarto-html-after-body" type="application/javascript">
  window.document.addEventListener("DOMContentLoaded", function (event) {
    const icon = "";
    const anchorJS = new window.AnchorJS();
    anchorJS.options = {
      placement: 'right',
      icon: icon
    };
    anchorJS.add('.anchored');
    const isCodeAnnotation = (el) => {
      for (const clz of el.classList) {
        if (clz.startsWith('code-annotation-')) {                     
          return true;
        }
      }
      return false;
    }
    const onCopySuccess = function(e) {
      // button target
      const button = e.trigger;
      // don't keep focus
      button.blur();
      // flash "checked"
      button.classList.add('code-copy-button-checked');
      var currentTitle = button.getAttribute("title");
      button.setAttribute("title", "Copied!");
      let tooltip;
      if (window.bootstrap) {
        button.setAttribute("data-bs-toggle", "tooltip");
        button.setAttribute("data-bs-placement", "left");
        button.setAttribute("data-bs-title", "Copied!");
        tooltip = new bootstrap.Tooltip(button, 
          { trigger: "manual", 
            customClass: "code-copy-button-tooltip",
            offset: [0, -8]});
        tooltip.show();    
      }
      setTimeout(function() {
        if (tooltip) {
          tooltip.hide();
          button.removeAttribute("data-bs-title");
          button.removeAttribute("data-bs-toggle");
          button.removeAttribute("data-bs-placement");
        }
        button.setAttribute("title", currentTitle);
        button.classList.remove('code-copy-button-checked');
      }, 1000);
      // clear code selection
      e.clearSelection();
    }
    const getTextToCopy = function(trigger) {
      const outerScaffold = trigger.parentElement.cloneNode(true);
      const codeEl = outerScaffold.querySelector('code');
      for (const childEl of codeEl.children) {
        if (isCodeAnnotation(childEl)) {
          childEl.remove();
        }
      }
      return codeEl.innerText;
    }
    const clipboard = new window.ClipboardJS('.code-copy-button:not([data-in-quarto-modal])', {
      text: getTextToCopy
    });
    clipboard.on('success', onCopySuccess);
    if (window.document.getElementById('quarto-embedded-source-code-modal')) {
      const clipboardModal = new window.ClipboardJS('.code-copy-button[data-in-quarto-modal]', {
        text: getTextToCopy,
        container: window.document.getElementById('quarto-embedded-source-code-modal')
      });
      clipboardModal.on('success', onCopySuccess);
    }
      var localhostRegex = new RegExp(/^(?:http|https):\/\/localhost\:?[0-9]*\//);
      var mailtoRegex = new RegExp(/^mailto:/);
        var filterRegex = new RegExp('/' + window.location.host + '/');
      var isInternal = (href) => {
          return filterRegex.test(href) || localhostRegex.test(href) || mailtoRegex.test(href);
      }
      // Inspect non-navigation links and adorn them if external
     var links = window.document.querySelectorAll('a[href]:not(.nav-link):not(.navbar-brand):not(.toc-action):not(.sidebar-link):not(.sidebar-item-toggle):not(.pagination-link):not(.no-external):not([aria-hidden]):not(.dropdown-item):not(.quarto-navigation-tool):not(.about-link)');
      for (var i=0; i<links.length; i++) {
        const link = links[i];
        if (!isInternal(link.href)) {
          // undo the damage that might have been done by quarto-nav.js in the case of
          // links that we want to consider external
          if (link.dataset.originalHref !== undefined) {
            link.href = link.dataset.originalHref;
          }
        }
      }
    function tippyHover(el, contentFn, onTriggerFn, onUntriggerFn) {
      const config = {
        allowHTML: true,
        maxWidth: 500,
        delay: 100,
        arrow: false,
        appendTo: function(el) {
            return el.parentElement;
        },
        interactive: true,
        interactiveBorder: 10,
        theme: 'quarto',
        placement: 'bottom-start',
      };
      if (contentFn) {
        config.content = contentFn;
      }
      if (onTriggerFn) {
        config.onTrigger = onTriggerFn;
      }
      if (onUntriggerFn) {
        config.onUntrigger = onUntriggerFn;
      }
      window.tippy(el, config); 
    }
    const noterefs = window.document.querySelectorAll('a[role="doc-noteref"]');
    for (var i=0; i<noterefs.length; i++) {
      const ref = noterefs[i];
      tippyHover(ref, function() {
        // use id or data attribute instead here
        let href = ref.getAttribute('data-footnote-href') || ref.getAttribute('href');
        try { href = new URL(href).hash; } catch {}
        const id = href.replace(/^#\/?/, "");
        const note = window.document.getElementById(id);
        if (note) {
          return note.innerHTML;
        } else {
          return "";
        }
      });
    }
    const xrefs = window.document.querySelectorAll('a.quarto-xref');
    const processXRef = (id, note) => {
      // Strip column container classes
      const stripColumnClz = (el) => {
        el.classList.remove("page-full", "page-columns");
        if (el.children) {
          for (const child of el.children) {
            stripColumnClz(child);
          }
        }
      }
      stripColumnClz(note)
      if (id === null || id.startsWith('sec-')) {
        // Special case sections, only their first couple elements
        const container = document.createElement("div");
        if (note.children && note.children.length > 2) {
          container.appendChild(note.children[0].cloneNode(true));
          for (let i = 1; i < note.children.length; i++) {
            const child = note.children[i];
            if (child.tagName === "P" && child.innerText === "") {
              continue;
            } else {
              container.appendChild(child.cloneNode(true));
              break;
            }
          }
          if (window.Quarto?.typesetMath) {
            window.Quarto.typesetMath(container);
          }
          return container.innerHTML
        } else {
          if (window.Quarto?.typesetMath) {
            window.Quarto.typesetMath(note);
          }
          return note.innerHTML;
        }
      } else {
        // Remove any anchor links if they are present
        const anchorLink = note.querySelector('a.anchorjs-link');
        if (anchorLink) {
          anchorLink.remove();
        }
        if (window.Quarto?.typesetMath) {
          window.Quarto.typesetMath(note);
        }
        if (note.classList.contains("callout")) {
          return note.outerHTML;
        } else {
          return note.innerHTML;
        }
      }
    }
    for (var i=0; i<xrefs.length; i++) {
      const xref = xrefs[i];
      tippyHover(xref, undefined, function(instance) {
        instance.disable();
        let url = xref.getAttribute('href');
        let hash = undefined; 
        if (url.startsWith('#')) {
          hash = url;
        } else {
          try { hash = new URL(url).hash; } catch {}
        }
        if (hash) {
          const id = hash.replace(/^#\/?/, "");
          const note = window.document.getElementById(id);
          if (note !== null) {
            try {
              const html = processXRef(id, note.cloneNode(true));
              instance.setContent(html);
            } finally {
              instance.enable();
              instance.show();
            }
          } else {
            // See if we can fetch this
            fetch(url.split('#')[0])
            .then(res => res.text())
            .then(html => {
              const parser = new DOMParser();
              const htmlDoc = parser.parseFromString(html, "text/html");
              const note = htmlDoc.getElementById(id);
              if (note !== null) {
                const html = processXRef(id, note);
                instance.setContent(html);
              } 
            }).finally(() => {
              instance.enable();
              instance.show();
            });
          }
        } else {
          // See if we can fetch a full url (with no hash to target)
          // This is a special case and we should probably do some content thinning / targeting
          fetch(url)
          .then(res => res.text())
          .then(html => {
            const parser = new DOMParser();
            const htmlDoc = parser.parseFromString(html, "text/html");
            const note = htmlDoc.querySelector('main.content');
            if (note !== null) {
              // This should only happen for chapter cross references
              // (since there is no id in the URL)
              // remove the first header
              if (note.children.length > 0 && note.children[0].tagName === "HEADER") {
                note.children[0].remove();
              }
              const html = processXRef(null, note);
              instance.setContent(html);
            } 
          }).finally(() => {
            instance.enable();
            instance.show();
          });
        }
      }, function(instance) {
      });
    }
        let selectedAnnoteEl;
        const selectorForAnnotation = ( cell, annotation) => {
          let cellAttr = 'data-code-cell="' + cell + '"';
          let lineAttr = 'data-code-annotation="' +  annotation + '"';
          const selector = 'span[' + cellAttr + '][' + lineAttr + ']';
          return selector;
        }
        const selectCodeLines = (annoteEl) => {
          const doc = window.document;
          const targetCell = annoteEl.getAttribute("data-target-cell");
          const targetAnnotation = annoteEl.getAttribute("data-target-annotation");
          const annoteSpan = window.document.querySelector(selectorForAnnotation(targetCell, targetAnnotation));
          const lines = annoteSpan.getAttribute("data-code-lines").split(",");
          const lineIds = lines.map((line) => {
            return targetCell + "-" + line;
          })
          let top = null;
          let height = null;
          let parent = null;
          if (lineIds.length > 0) {
              //compute the position of the single el (top and bottom and make a div)
              const el = window.document.getElementById(lineIds[0]);
              top = el.offsetTop;
              height = el.offsetHeight;
              parent = el.parentElement.parentElement;
            if (lineIds.length > 1) {
              const lastEl = window.document.getElementById(lineIds[lineIds.length - 1]);
              const bottom = lastEl.offsetTop + lastEl.offsetHeight;
              height = bottom - top;
            }
            if (top !== null && height !== null && parent !== null) {
              // cook up a div (if necessary) and position it 
              let div = window.document.getElementById("code-annotation-line-highlight");
              if (div === null) {
                div = window.document.createElement("div");
                div.setAttribute("id", "code-annotation-line-highlight");
                div.style.position = 'absolute';
                parent.appendChild(div);
              }
              div.style.top = top - 2 + "px";
              div.style.height = height + 4 + "px";
              div.style.left = 0;
              let gutterDiv = window.document.getElementById("code-annotation-line-highlight-gutter");
              if (gutterDiv === null) {
                gutterDiv = window.document.createElement("div");
                gutterDiv.setAttribute("id", "code-annotation-line-highlight-gutter");
                gutterDiv.style.position = 'absolute';
                const codeCell = window.document.getElementById(targetCell);
                const gutter = codeCell.querySelector('.code-annotation-gutter');
                gutter.appendChild(gutterDiv);
              }
              gutterDiv.style.top = top - 2 + "px";
              gutterDiv.style.height = height + 4 + "px";
            }
            selectedAnnoteEl = annoteEl;
          }
        };
        const unselectCodeLines = () => {
          const elementsIds = ["code-annotation-line-highlight", "code-annotation-line-highlight-gutter"];
          elementsIds.forEach((elId) => {
            const div = window.document.getElementById(elId);
            if (div) {
              div.remove();
            }
          });
          selectedAnnoteEl = undefined;
        };
          // Handle positioning of the toggle
      window.addEventListener(
        "resize",
        throttle(() => {
          elRect = undefined;
          if (selectedAnnoteEl) {
            selectCodeLines(selectedAnnoteEl);
          }
        }, 10)
      );
      function throttle(fn, ms) {
      let throttle = false;
      let timer;
        return (...args) => {
          if(!throttle) { // first call gets through
              fn.apply(this, args);
              throttle = true;
          } else { // all the others get throttled
              if(timer) clearTimeout(timer); // cancel #2
              timer = setTimeout(() => {
                fn.apply(this, args);
                timer = throttle = false;
              }, ms);
          }
        };
      }
        // Attach click handler to the DT
        const annoteDls = window.document.querySelectorAll('dt[data-target-cell]');
        for (const annoteDlNode of annoteDls) {
          annoteDlNode.addEventListener('click', (event) => {
            const clickedEl = event.target;
            if (clickedEl !== selectedAnnoteEl) {
              unselectCodeLines();
              const activeEl = window.document.querySelector('dt[data-target-cell].code-annotation-active');
              if (activeEl) {
                activeEl.classList.remove('code-annotation-active');
              }
              selectCodeLines(clickedEl);
              clickedEl.classList.add('code-annotation-active');
            } else {
              // Unselect the line
              unselectCodeLines();
              clickedEl.classList.remove('code-annotation-active');
            }
          });
        }
    const findCites = (el) => {
      const parentEl = el.parentElement;
      if (parentEl) {
        const cites = parentEl.dataset.cites;
        if (cites) {
          return {
            el,
            cites: cites.split(' ')
          };
        } else {
          return findCites(el.parentElement)
        }
      } else {
        return undefined;
      }
    };
    var bibliorefs = window.document.querySelectorAll('a[role="doc-biblioref"]');
    for (var i=0; i<bibliorefs.length; i++) {
      const ref = bibliorefs[i];
      const citeInfo = findCites(ref);
      if (citeInfo) {
        tippyHover(citeInfo.el, function() {
          var popup = window.document.createElement('div');
          citeInfo.cites.forEach(function(cite) {
            var citeDiv = window.document.createElement('div');
            citeDiv.classList.add('hanging-indent');
            citeDiv.classList.add('csl-entry');
            var biblioDiv = window.document.getElementById('ref-' + cite);
            if (biblioDiv) {
              citeDiv.innerHTML = biblioDiv.innerHTML;
            }
            popup.appendChild(citeDiv);
          });
          return popup.innerHTML;
        });
      }
    }
  });
  </script>
</div> <!-- /content -->
<footer class="footer">
  <div class="nav-footer">
    <div class="nav-footer-left">
      &nbsp;
    </div>   
    <div class="nav-footer-center">
<p>Innopolis Mafia 🤘</p>
</div>
    <div class="nav-footer-right">
      &nbsp;
    </div>
  </div>
</footer>
<script>videojs(video_shortcode_videojs_video1);</script>




</body></html>