Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan  9 11:24:02 2024
| Host         : DESKTOP-0QSAK5P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proiect_timing_summary_routed.rpt -pb Proiect_timing_summary_routed.pb -rpx Proiect_timing_summary_routed.rpx -warn_on_violation
| Design       : Proiect
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.495ns  (logic 5.228ns (45.479%)  route 6.267ns (54.521%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.427     2.878    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.002 r  segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.022     5.023    segment_OBUF[6]_inst_i_5_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.819     7.966    segment_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.495 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.495    segment[1]
    W6                                                                r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.479ns  (logic 5.234ns (45.596%)  route 6.245ns (54.404%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.427     2.878    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.002 f  segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.015     5.016    segment_OBUF[6]_inst_i_5_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.140 r  segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.803     7.944    segment_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.479 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.479    segment[2]
    U8                                                                r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.423ns  (logic 5.234ns (45.823%)  route 6.189ns (54.177%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.626     3.077    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.755     4.956    segment_OBUF[6]_inst_i_2_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.080 r  segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.808     7.887    segment_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.423 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.423    segment[3]
    V8                                                                r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 5.209ns (45.877%)  route 6.146ns (54.123%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.427     2.878    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.002 r  segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.768     4.770    segment_OBUF[6]_inst_i_5_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.894 r  segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.951     7.845    segment_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.355 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.355    segment[0]
    W7                                                                r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.320ns  (logic 5.203ns (45.966%)  route 6.116ns (54.034%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.626     3.077    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.751     4.952    segment_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.076 r  segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.739     7.815    segment_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.320 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.320    segment[5]
    V5                                                                r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.290ns  (logic 5.230ns (46.328%)  route 6.059ns (53.672%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.626     3.077    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.756     4.957    segment_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.081 r  segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.677     7.758    segment_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.290 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.290    segment[6]
    U7                                                                r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.169ns  (logic 5.219ns (46.725%)  route 5.950ns (53.275%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  operatie_IBUF[0]_inst/O
                         net (fo=4, routed)           1.626     3.077    operatie_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.583     4.784    segment_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.908 r  segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.741     7.649    segment_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.169 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.169    segment[4]
    U5                                                                r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.284ns  (logic 1.493ns (45.454%)  route 1.791ns (54.546%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.941     1.168    reset_IBUF
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.213 r  segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.063    segment_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.284 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.284    segment[4]
    U5                                                                r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[2]
                            (input port)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.499ns (44.766%)  route 1.849ns (55.234%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  operatie[2] (IN)
                         net (fo=0)                   0.000     0.000    operatie[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  operatie_IBUF[2]_inst/O
                         net (fo=7, routed)           0.962     1.180    operatie_IBUF[2]
    SLICE_X36Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.225 r  segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.112    segment_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.348 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.348    segment[2]
    U8                                                                r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[2]
                            (input port)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.360ns  (logic 1.495ns (44.504%)  route 1.865ns (55.496%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  operatie[2] (IN)
                         net (fo=0)                   0.000     0.000    operatie[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  operatie_IBUF[2]_inst/O
                         net (fo=7, routed)           1.035     1.253    operatie_IBUF[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.298 r  segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.127    segment_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.360 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.360    segment[6]
    U7                                                                r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[2]
                            (input port)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.361ns  (logic 1.493ns (44.413%)  route 1.869ns (55.587%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  operatie[2] (IN)
                         net (fo=0)                   0.000     0.000    operatie[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  operatie_IBUF[2]_inst/O
                         net (fo=7, routed)           0.961     1.179    operatie_IBUF[2]
    SLICE_X36Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.224 r  segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.131    segment_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.361 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.361    segment[1]
    W6                                                                r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[2]
                            (input port)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.366ns  (logic 1.468ns (43.625%)  route 1.898ns (56.375%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  operatie[2] (IN)
                         net (fo=0)                   0.000     0.000    operatie[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  operatie_IBUF[2]_inst/O
                         net (fo=7, routed)           1.035     1.253    operatie_IBUF[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.298 r  segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.160    segment_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.366 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.366    segment[5]
    V5                                                                r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.484ns (42.970%)  route 1.969ns (57.030%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.014     1.241    reset_IBUF
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.286 r  segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.955     2.241    segment_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.453 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.453    segment[0]
    W7                                                                r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.479ns  (logic 1.556ns (44.725%)  route 1.923ns (55.275%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.379     0.608    A_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.653 r  segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.642     1.296    segment_OBUF[6]_inst_i_3_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.341 r  segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.242    segment_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.479 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.479    segment[3]
    V8                                                                r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------





