  always @(posedge clk) begin
    if (reset) begin
      q <= 8'b0;
    end
    else begin
      q <= d;
    end
  end
endmodule