/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  reg [4:0] _03_;
  reg [6:0] _04_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_1z ? celloutsig_0_5z : celloutsig_0_7z;
  assign celloutsig_0_16z = !(celloutsig_0_14z[6] ? celloutsig_0_7z : celloutsig_0_12z);
  assign celloutsig_1_10z = ~(celloutsig_1_0z[4] | celloutsig_1_1z);
  assign celloutsig_0_5z = ~(_00_ | _01_);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_0z[7]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z[6] | celloutsig_0_5z);
  assign celloutsig_1_16z = ~((in_data[102] | celloutsig_1_14z[20]) & celloutsig_1_7z);
  assign celloutsig_0_19z = ~((celloutsig_0_8z | celloutsig_0_11z[2]) & (celloutsig_0_7z | celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_0z[10] | celloutsig_0_16z) & (celloutsig_0_11z[7] | celloutsig_0_10z));
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= { _02_[11:9], celloutsig_0_6z, celloutsig_0_10z };
  reg [12:0] _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 13'h0000;
    else _15_ <= in_data[22:10];
  assign { _01_, _02_[11:1], _00_ } = _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_1_0z[6:1], celloutsig_1_1z };
  assign celloutsig_1_14z = { in_data[128:116], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z } / { 1'h1, celloutsig_1_3z[5:3], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[102:96] / { 1'h1, in_data[168:163] };
  assign celloutsig_1_18z = { celloutsig_1_3z[4:2], celloutsig_1_3z[8], celloutsig_1_3z[0] } === { celloutsig_1_9z[3], celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_4z = { celloutsig_1_3z[6:2], celloutsig_1_3z[8], celloutsig_1_3z[0] } === _04_;
  assign celloutsig_0_8z = celloutsig_0_3z[12:9] <= celloutsig_0_4z[8:5];
  assign celloutsig_0_10z = { _02_[8:1], _00_, celloutsig_0_8z } <= { _02_[11:3], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_3z[11:2], celloutsig_0_6z } <= { celloutsig_0_11z[11:5], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z[8], celloutsig_0_0z } * { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_1z ? { in_data[102:97], celloutsig_1_0z, celloutsig_1_7z } : { 1'h0, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_6z ? { _01_, _02_[11:1], _00_ } : { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[60:50] !== celloutsig_0_0z[11:1];
  assign celloutsig_0_23z = { celloutsig_0_20z[2:0], celloutsig_0_15z } !== celloutsig_0_4z[9:6];
  assign celloutsig_1_1z = in_data[157:154] !== celloutsig_1_0z[3:0];
  assign celloutsig_1_8z = | _04_[5:3];
  assign celloutsig_1_5z = | { _04_[3], celloutsig_1_0z };
  assign celloutsig_0_3z = { _02_[4:2], _01_, _02_[11:1], _00_ } <<< { _02_[5:3], _01_, _02_[11:1], _00_ };
  assign celloutsig_0_20z = { _03_[3:2], _03_, celloutsig_0_7z } <<< { celloutsig_0_11z[5:3], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[29:18] - in_data[45:34];
  assign celloutsig_0_14z = { _02_[6:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } - { _02_[8:1], _00_ };
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_12z = celloutsig_1_3z[4:2];
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_4z & in_data[191]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_6z) | (celloutsig_1_5z & celloutsig_1_6z));
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_6z) | (celloutsig_1_7z & in_data[115]));
  assign celloutsig_1_19z = ~((celloutsig_1_12z[2] & celloutsig_1_1z) | (celloutsig_1_18z & _04_[3]));
  assign { celloutsig_1_3z[7:2], celloutsig_1_3z[8], celloutsig_1_3z[0] } = ~ { _04_, celloutsig_1_1z };
  assign { _02_[12], _02_[0] } = { _01_, _00_ };
  assign celloutsig_1_3z[1] = celloutsig_1_3z[8];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
