sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
2.671584
instruction cache misses l1

  l1 cache instruction misses                                12890000

