Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\fifo_w14d16.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\fifo_w14d16 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/fifo_w14d16.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fifo_w14d16.fifo_0: Targeting device family: Arria 10.
: fifo_w14d16.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w14d16.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\fifo_w14d16.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\fifo_w14d16 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/fifo_w14d16.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fifo_w14d16.fifo_0: Targeting device family: Arria 10.
: fifo_w14d16.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w14d16.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_w14d16: "Transforming system: fifo_w14d16"
Info: fifo_w14d16: Running transform generation_view_transform
Info: fifo_w14d16: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: fifo_w14d16: Running transform merlin_avalon_transform
Info: fifo_w14d16: Running transform merlin_avalon_transform took 0.070s
Info: fifo_w14d16: "Naming system components in system: fifo_w14d16"
Info: fifo_w14d16: "Processing generation queue"
Info: fifo_w14d16: "Generating: fifo_w14d16"
Info: fifo_w14d16: "Generating: fifo_w14d16_fifo_191_7aoiaba"
Info: fifo_w14d16: Done "fifo_w14d16" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
