$date
	Tue Nov 13 18:19:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_df $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # f $end
$var wire 1 $ s $end
$upscope $end
$scope module mux2to1_gl $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 ) f $end
$var wire 1 * nots $end
$var wire 1 + s $end
$upscope $end
$scope module testbench $end
$var wire 1 , f $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / s $end
$scope module mux_gate $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 s $end
$var reg 1 3 f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
13
x2
11
00
x/
1.
0-
1,
z+
x*
x)
x(
x'
z&
z%
z$
z#
z"
z!
$end
#2
03
0,
1/
12
#7
13
1,
0/
02
#17
03
0,
0.
01
1-
10
#32
13
1,
1/
12
#52
03
0,
0/
02
#152
