[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RISCV|Memory",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RISCV|Writeback",
    "index":-1.0
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]