-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity blockmatmul is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Arows_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    Arows_empty_n : IN STD_LOGIC;
    Arows_read : OUT STD_LOGIC;
    Bcols_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    Bcols_empty_n : IN STD_LOGIC;
    Bcols_read : OUT STD_LOGIC;
    ABpartial_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ABpartial_ce0 : OUT STD_LOGIC;
    ABpartial_we0 : OUT STD_LOGIC;
    ABpartial_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    it : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of blockmatmul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "blockmatmul_blockmatmul,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.912000,HLS_SYN_LAT=18446,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5020,HLS_SYN_LUT=2805,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_ce1 : STD_LOGIC;
    signal A_we1 : STD_LOGIC;
    signal Bcols_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln13_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln24_fu_221_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln24_reg_414 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln23_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_a_0_fu_230_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_0_reg_419 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_3_reg_424 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_4_reg_429 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_5_reg_434 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_13_reg_439 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_14_reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_15_reg_449 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_1_reg_454 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_2_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_6_reg_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_7_reg_469 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_8_reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_9_reg_479 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_10_reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_11_reg_489 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_12_reg_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal AB_ce0 : STD_LOGIC;
    signal AB_we0 : STD_LOGIC;
    signal AB_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_ce1 : STD_LOGIC;
    signal AB_we1 : STD_LOGIC;
    signal AB_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_1_fu_146_ap_start : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_ap_done : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_ap_idle : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_ap_ready : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_AB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_blockmatmul_Pipeline_1_fu_146_AB_ce0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_AB_we0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_AB_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_loadA_fu_152_ap_start : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_ap_done : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_ap_idle : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_ap_ready : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_we0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_we1 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_loadA_fu_152_A_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_idle : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_ready : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_ce0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_we0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_ap_idle : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_ap_ready : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0 : STD_LOGIC;
    signal grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal k_fu_130 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln23_fu_215_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln5_fu_191_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component blockmatmul_blockmatmul_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        AB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        AB_ce0 : OUT STD_LOGIC;
        AB_we0 : OUT STD_LOGIC;
        AB_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component blockmatmul_blockmatmul_Pipeline_loadA IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Arows_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        Arows_empty_n : IN STD_LOGIC;
        Arows_read : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_we1 : OUT STD_LOGIC;
        A_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ABpartial_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ABpartial_ce0 : OUT STD_LOGIC;
        ABpartial_we0 : OUT STD_LOGIC;
        ABpartial_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        AB_ce0 : OUT STD_LOGIC;
        AB_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component blockmatmul_blockmatmul_Pipeline_ps_i IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln23 : IN STD_LOGIC_VECTOR (5 downto 0);
        AB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        AB_ce0 : OUT STD_LOGIC;
        AB_we0 : OUT STD_LOGIC;
        AB_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        AB_ce1 : OUT STD_LOGIC;
        AB_we1 : OUT STD_LOGIC;
        AB_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_a_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component blockmatmul_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component blockmatmul_AB_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    A_U : component blockmatmul_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => grp_blockmatmul_Pipeline_loadA_fu_152_A_d0,
        q0 => A_q0,
        address1 => grp_blockmatmul_Pipeline_loadA_fu_152_A_address1,
        ce1 => A_ce1,
        we1 => A_we1,
        d1 => grp_blockmatmul_Pipeline_loadA_fu_152_A_d1);

    AB_U : component blockmatmul_AB_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => AB_address0,
        ce0 => AB_ce0,
        we0 => AB_we0,
        d0 => AB_d0,
        q0 => AB_q0,
        address1 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address1,
        ce1 => AB_ce1,
        we1 => AB_we1,
        d1 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d1,
        q1 => AB_q1);

    grp_blockmatmul_Pipeline_1_fu_146 : component blockmatmul_blockmatmul_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_blockmatmul_Pipeline_1_fu_146_ap_start,
        ap_done => grp_blockmatmul_Pipeline_1_fu_146_ap_done,
        ap_idle => grp_blockmatmul_Pipeline_1_fu_146_ap_idle,
        ap_ready => grp_blockmatmul_Pipeline_1_fu_146_ap_ready,
        AB_address0 => grp_blockmatmul_Pipeline_1_fu_146_AB_address0,
        AB_ce0 => grp_blockmatmul_Pipeline_1_fu_146_AB_ce0,
        AB_we0 => grp_blockmatmul_Pipeline_1_fu_146_AB_we0,
        AB_d0 => grp_blockmatmul_Pipeline_1_fu_146_AB_d0);

    grp_blockmatmul_Pipeline_loadA_fu_152 : component blockmatmul_blockmatmul_Pipeline_loadA
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_blockmatmul_Pipeline_loadA_fu_152_ap_start,
        ap_done => grp_blockmatmul_Pipeline_loadA_fu_152_ap_done,
        ap_idle => grp_blockmatmul_Pipeline_loadA_fu_152_ap_idle,
        ap_ready => grp_blockmatmul_Pipeline_loadA_fu_152_ap_ready,
        Arows_dout => Arows_dout,
        Arows_empty_n => Arows_empty_n,
        Arows_read => grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read,
        A_address0 => grp_blockmatmul_Pipeline_loadA_fu_152_A_address0,
        A_ce0 => grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0,
        A_we0 => grp_blockmatmul_Pipeline_loadA_fu_152_A_we0,
        A_d0 => grp_blockmatmul_Pipeline_loadA_fu_152_A_d0,
        A_address1 => grp_blockmatmul_Pipeline_loadA_fu_152_A_address1,
        A_ce1 => grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1,
        A_we1 => grp_blockmatmul_Pipeline_loadA_fu_152_A_we1,
        A_d1 => grp_blockmatmul_Pipeline_loadA_fu_152_A_d1);

    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160 : component blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start,
        ap_done => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done,
        ap_idle => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_idle,
        ap_ready => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_ready,
        ABpartial_address0 => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_address0,
        ABpartial_ce0 => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_ce0,
        ABpartial_we0 => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_we0,
        ABpartial_d0 => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_d0,
        AB_address0 => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0,
        AB_ce0 => grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0,
        AB_q0 => AB_q0);

    grp_blockmatmul_Pipeline_ps_i_fu_167 : component blockmatmul_blockmatmul_Pipeline_ps_i
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start,
        ap_done => grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done,
        ap_idle => grp_blockmatmul_Pipeline_ps_i_fu_167_ap_idle,
        ap_ready => grp_blockmatmul_Pipeline_ps_i_fu_167_ap_ready,
        zext_ln23 => trunc_ln24_reg_414,
        AB_address0 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0,
        AB_ce0 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0,
        AB_we0 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0,
        AB_d0 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0,
        AB_q0 => AB_q0,
        AB_address1 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address1,
        AB_ce1 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1,
        AB_we1 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1,
        AB_d1 => grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d1,
        AB_q1 => AB_q1,
        tmp_a_0 => tmp_a_0_reg_419,
        tmp_a_1 => tmp_a_1_reg_454,
        tmp_a_2 => tmp_a_2_reg_459,
        tmp_a_3 => tmp_a_3_reg_424,
        tmp_a_4 => tmp_a_4_reg_429,
        tmp_a_5 => tmp_a_5_reg_434,
        tmp_a_6 => tmp_a_6_reg_464,
        tmp_a_7 => tmp_a_7_reg_469,
        tmp_a_8 => tmp_a_8_reg_474,
        tmp_a_9 => tmp_a_9_reg_479,
        tmp_a_10 => tmp_a_10_reg_484,
        tmp_a_11 => tmp_a_11_reg_489,
        tmp_a_12 => tmp_a_12_reg_494,
        tmp_a_13 => tmp_a_13_reg_439,
        tmp_a_14 => tmp_a_14_reg_444,
        tmp_a_15 => tmp_a_15_reg_449,
        A_address0 => grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0,
        A_ce0 => grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0,
        A_q0 => A_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_blockmatmul_Pipeline_1_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln13_fu_195_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_blockmatmul_Pipeline_1_fu_146_ap_done = ap_const_logic_1))) then 
                    grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_blockmatmul_Pipeline_loadA_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_logic_1 = Bcols_empty_n))) then 
                    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_blockmatmul_Pipeline_ps_i_fu_167_ap_ready = ap_const_logic_1)) then 
                    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln23_fu_209_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                k_fu_130 <= ap_const_lv7_0;
            elsif (((icmp_ln23_fu_209_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                k_fu_130 <= add_ln23_fu_215_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_a_0_reg_419 <= tmp_a_0_fu_230_p1;
                tmp_a_10_reg_484 <= Bcols_dout(351 downto 320);
                tmp_a_11_reg_489 <= Bcols_dout(383 downto 352);
                tmp_a_12_reg_494 <= Bcols_dout(415 downto 384);
                tmp_a_13_reg_439 <= Bcols_dout(447 downto 416);
                tmp_a_14_reg_444 <= Bcols_dout(479 downto 448);
                tmp_a_15_reg_449 <= Bcols_dout(511 downto 480);
                tmp_a_1_reg_454 <= Bcols_dout(63 downto 32);
                tmp_a_2_reg_459 <= Bcols_dout(95 downto 64);
                tmp_a_3_reg_424 <= Bcols_dout(127 downto 96);
                tmp_a_4_reg_429 <= Bcols_dout(159 downto 128);
                tmp_a_5_reg_434 <= Bcols_dout(191 downto 160);
                tmp_a_6_reg_464 <= Bcols_dout(223 downto 192);
                tmp_a_7_reg_469 <= Bcols_dout(255 downto 224);
                tmp_a_8_reg_474 <= Bcols_dout(287 downto 256);
                tmp_a_9_reg_479 <= Bcols_dout(319 downto 288);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_fu_209_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                trunc_ln24_reg_414 <= trunc_ln24_fu_221_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, Bcols_empty_n, ap_CS_fsm_state6, icmp_ln13_fu_195_p2, ap_CS_fsm_state2, ap_CS_fsm_state5, icmp_ln23_fu_209_p2, grp_blockmatmul_Pipeline_1_fu_146_ap_done, grp_blockmatmul_Pipeline_loadA_fu_152_ap_done, grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done, grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln13_fu_195_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_blockmatmul_Pipeline_1_fu_146_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln13_fu_195_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_blockmatmul_Pipeline_1_fu_146_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_blockmatmul_Pipeline_loadA_fu_152_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln23_fu_209_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_logic_1 = Bcols_empty_n))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    AB_address0_assign_proc : process(ap_CS_fsm_state2, grp_blockmatmul_Pipeline_1_fu_146_AB_address0, grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0, grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AB_address0 <= grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            AB_address0 <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            AB_address0 <= grp_blockmatmul_Pipeline_1_fu_146_AB_address0;
        else 
            AB_address0 <= "XXXXXXXX";
        end if; 
    end process;


    AB_ce0_assign_proc : process(ap_CS_fsm_state2, grp_blockmatmul_Pipeline_1_fu_146_AB_ce0, grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0, grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AB_ce0 <= grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            AB_ce0 <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            AB_ce0 <= grp_blockmatmul_Pipeline_1_fu_146_AB_ce0;
        else 
            AB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_ce1_assign_proc : process(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AB_ce1 <= grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1;
        else 
            AB_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    AB_d0_assign_proc : process(ap_CS_fsm_state2, grp_blockmatmul_Pipeline_1_fu_146_AB_d0, grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AB_d0 <= grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            AB_d0 <= grp_blockmatmul_Pipeline_1_fu_146_AB_d0;
        else 
            AB_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_we0_assign_proc : process(ap_CS_fsm_state2, grp_blockmatmul_Pipeline_1_fu_146_AB_we0, grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AB_we0 <= grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            AB_we0 <= grp_blockmatmul_Pipeline_1_fu_146_AB_we0;
        else 
            AB_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_we1_assign_proc : process(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AB_we1 <= grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1;
        else 
            AB_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ABpartial_address0 <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_address0;
    ABpartial_ce0 <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_ce0;
    ABpartial_d0 <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_d0;
    ABpartial_we0 <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_we0;

    A_address0_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_A_address0, grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            A_address0 <= grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_address0 <= grp_blockmatmul_Pipeline_loadA_fu_152_A_address0;
        else 
            A_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0, grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            A_ce0 <= grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_ce0 <= grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_ce1_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_ce1 <= grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1;
        else 
            A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_we0_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_A_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_we0 <= grp_blockmatmul_Pipeline_loadA_fu_152_A_we0;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_we1_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_A_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_we1 <= grp_blockmatmul_Pipeline_loadA_fu_152_A_we1;
        else 
            A_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Arows_read_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Arows_read <= grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read;
        else 
            Arows_read <= ap_const_logic_0;
        end if; 
    end process;


    Bcols_blk_n_assign_proc : process(Bcols_empty_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Bcols_blk_n <= Bcols_empty_n;
        else 
            Bcols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Bcols_read_assign_proc : process(Bcols_empty_n, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_logic_1 = Bcols_empty_n))) then 
            Bcols_read <= ap_const_logic_1;
        else 
            Bcols_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln23_fu_215_p2 <= std_logic_vector(unsigned(k_fu_130) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_blockmatmul_Pipeline_1_fu_146_ap_done)
    begin
        if ((grp_blockmatmul_Pipeline_1_fu_146_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_blockmatmul_Pipeline_loadA_fu_152_ap_done)
    begin
        if ((grp_blockmatmul_Pipeline_loadA_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(Bcols_empty_n)
    begin
        if ((ap_const_logic_0 = Bcols_empty_n)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done)
    begin
        if ((grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done)
    begin
        if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_blockmatmul_Pipeline_1_fu_146_ap_start <= grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg;
    grp_blockmatmul_Pipeline_loadA_fu_152_ap_start <= grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg;
    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start <= grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg;
    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start <= grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg;
    icmp_ln13_fu_195_p2 <= "1" when (trunc_ln5_fu_191_p1 = ap_const_lv2_0) else "0";
    icmp_ln23_fu_209_p2 <= "1" when (k_fu_130 = ap_const_lv7_40) else "0";
    tmp_a_0_fu_230_p1 <= Bcols_dout(32 - 1 downto 0);
    trunc_ln24_fu_221_p1 <= k_fu_130(6 - 1 downto 0);
    trunc_ln5_fu_191_p1 <= it(2 - 1 downto 0);
end behav;
