# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/weinijuan/cpu/IP/myCPU -y /home/weinijuan/cpu/IP/CONFREG -y /home/weinijuan/cpu/IP/AXI_DELAY_RAND -y /home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE -y /home/weinijuan/cpu/IP/AMBA -y /home/weinijuan/cpu/IP/APB_DEV -y /home/weinijuan/cpu/IP/APB_DEV/URT -y /home/weinijuan/cpu/IP/APB_DEV/NAND -y ../testbench -y /home/weinijuan/cpu/chip/soc_demo/sim --trace-fst --error-limit 1000 --trace-structs --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/weinijuan/cpu/IP/myCPU/Comparator.sv /home/weinijuan/cpu/IP/myCPU/Control.sv /home/weinijuan/cpu/IP/myCPU/Forwarding.sv /home/weinijuan/cpu/IP/myCPU/HazardDetect.sv /home/weinijuan/cpu/IP/myCPU/ImmGen.sv /home/weinijuan/cpu/IP/myCPU/Pipeline.sv /home/weinijuan/cpu/IP/myCPU/alu.sv /home/weinijuan/cpu/IP/myCPU/cpu_sram.sv /home/weinijuan/cpu/IP/myCPU/extend_memData.sv /home/weinijuan/cpu/IP/myCPU/mycpu_top.sv /home/weinijuan/cpu/IP/myCPU/regfile.sv /home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv /home/weinijuan/cpu/IP/myCPU/cpu_axi_interface.v /home/weinijuan/cpu/IP/myCPU/div.v /home/weinijuan/cpu/IP/CONFREG/confreg_sim.v /home/weinijuan/cpu/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/weinijuan/cpu/IP/AMBA/axi2apb.v /home/weinijuan/cpu/IP/AMBA/axi_mux_sim.v /home/weinijuan/cpu/IP/APB_DEV/apb_dev_top.v /home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v /home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v /home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v"
S      9436  3020865  1682333758   321437393  1682333758   317437309 "../testbench/difftest.v"
S      4003  3020914  1681923394   139818438  1681923394   139818438 "../testbench/simu_top.v"
S     33567  3020609  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AMBA/axi2apb.v"
S     31969  3020611  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AMBA/axi_mux_sim.v"
S     77690  3020615  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v"
S      2451  3020617  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v"
S      4885  3020618  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_defines.h"
S     11576  3020619  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v"
S     18592  3020620  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v"
S      5178  3020621  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v"
S      2831  3020622  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598  3020623  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v"
S      3471  3020624  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v"
S      8347  3020625  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v"
S     12956  3020626  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/apb_dev_top.v"
S      6307  3020629  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v"
S      4053  3020630  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/APB_DEV/nand_module.v"
S      8630  3020632  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670  3020634  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583  3020638  1681923394    59818362  1681923394    59818362 "/home/weinijuan/cpu/IP/CONFREG/confreg_sim.v"
S       309  3020665  1682515926    69216605  1682515926    69216605 "/home/weinijuan/cpu/IP/myCPU/Comparator.sv"
S     13113  3020666  1682514712   679658665  1682514712   679658665 "/home/weinijuan/cpu/IP/myCPU/Control.sv"
S      2257  3020667  1682587683   871916124  1682587683   871916124 "/home/weinijuan/cpu/IP/myCPU/Forwarding.sv"
S      2004  3020668  1682591362   826698834  1682591362   826698834 "/home/weinijuan/cpu/IP/myCPU/HazardDetect.sv"
S      1219  3020669  1681923394    63818365  1681923394    63818365 "/home/weinijuan/cpu/IP/myCPU/ImmGen.sv"
S      1725  3020670  1681923394    67818369  1681923394    67818369 "/home/weinijuan/cpu/IP/myCPU/Pipeline.sv"
S      5265  3020671  1682592413   954584568  1682592413   954584568 "/home/weinijuan/cpu/IP/myCPU/alu.sv"
S      6949  3020672  1682570283   805349284  1682570283   805349284 "/home/weinijuan/cpu/IP/myCPU/cpu.svh"
S      6537  3020673  1681923394    67818369  1681923394    67818369 "/home/weinijuan/cpu/IP/myCPU/cpu_axi_interface.v"
S     33326  3020674  1682591123    46485713  1682591123    46485713 "/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv"
S      2962  3020675  1681923394    67818369  1681923394    67818369 "/home/weinijuan/cpu/IP/myCPU/div.v"
S      2921  3020676  1681923394    67818369  1681923394    67818369 "/home/weinijuan/cpu/IP/myCPU/extend_memData.sv"
S      4546  3020677  1681923394    67818369  1681923394    67818369 "/home/weinijuan/cpu/IP/myCPU/mycpu_top.sv"
S      1284  3020678  1682516179   541055860  1682516179   541055860 "/home/weinijuan/cpu/IP/myCPU/regfile.sv"
S       228  3020679  1681923394    67818369  1681923394    67818369 "/home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv"
S      3536  3020760  1681923394    91818392  1681923394    91818392 "/home/weinijuan/cpu/chip/soc_demo/sim/config.h"
S     34089  3020761  1681923394    91818392  1681923394    91818392 "/home/weinijuan/cpu/chip/soc_demo/sim/soc_top.v"
S  11259800  2364023  1681976773   888364682  1680199511           0 "/usr/bin/verilator_bin"
T      6620  3152252  1682592446   638905966  1682592446   638905966 "obj_dir/Vsimu_top.cpp"
T      4181  3152251  1682592446   638905966  1682592446   638905966 "obj_dir/Vsimu_top.h"
T      1503  3152337  1682592446   666906243  1682592446   666906243 "obj_dir/Vsimu_top.mk"
T     29942  3152250  1682592446   634905927  1682592446   634905927 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T       684  3152249  1682592446   634905927  1682592446   634905927 "obj_dir/Vsimu_top__Dpi.cpp"
T      2822  3152208  1682592446   634905927  1682592446   634905927 "obj_dir/Vsimu_top__Dpi.h"
T      1505  3152078  1682592446   634905927  1682592446   634905927 "obj_dir/Vsimu_top__Syms.cpp"
T      1354  3152079  1682592446   634905927  1682592446   634905927 "obj_dir/Vsimu_top__Syms.h"
T    250553  3152335  1682592446   666906243  1682592446   666906243 "obj_dir/Vsimu_top__Trace__0.cpp"
T    541061  3152334  1682592446   662906203  1682592446   662906203 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T     70777  3152253  1682592446   638905966  1682592446   638905966 "obj_dir/Vsimu_top___024root.h"
T    794690  3152329  1682592446   654906125  1682592446   654906125 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T       910  3152327  1682592446   638905966  1682592446   638905966 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0__Slow.cpp"
T     96912  3152330  1682592446   654906125  1682592446   654906125 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T    322315  3152328  1682592446   642906006  1682592446   642906006 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T    120536  3152324  1682592446   638905966  1682592446   638905966 "obj_dir/Vsimu_top___024root__Slow.cpp"
T       810  3152254  1682592446   638905966  1682592446   638905966 "obj_dir/Vsimu_top___024unit.h"
T       525  3152332  1682592446   654906125  1682592446   654906125 "obj_dir/Vsimu_top___024unit__DepSet_h82bd2113__0__Slow.cpp"
T     19168  3152333  1682592446   654906125  1682592446   654906125 "obj_dir/Vsimu_top___024unit__DepSet_hf2f07682__0.cpp"
T      1076  3152331  1682592446   654906125  1682592446   654906125 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      2479  3152339  1682592446   666906243  1682592446   666906243 "obj_dir/Vsimu_top__ver.d"
T         0        0  1682592446   666906243  1682592446   666906243 "obj_dir/Vsimu_top__verFiles.dat"
T      1934  3152336  1682592446   666906243  1682592446   666906243 "obj_dir/Vsimu_top_classes.mk"
