// Seed: 2553032698
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd98,
    parameter id_4 = 32'd49
) (
    input supply1 id_0,
    output supply0 _id_1,
    input tri1 id_2,
    output logic id_3,
    input supply0 _id_4
);
  wire [1 : 1] id_6[id_4 : 1 'b0 <=  id_1], id_7;
  parameter id_8 = 1;
  wire id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_6
  );
  final id_3 <= id_0 == -1;
endmodule
