

================================================================
== Vitis HLS Report for 'LADDER3PT_1_Pipeline_VITIS_LOOP_14_1227'
================================================================
* Date:           Tue May 20 14:37:57 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_79_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln14_fu_73_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_275_fu_34              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_275_fu_34              |  4|   0|    4|          0|
    |trunc_ln15_reg_121       |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_14_1227|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_14_1227|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_14_1227|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_14_1227|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_14_1227|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_14_1227|  return value|
|PKB_address0     |  out|    6|   ap_memory|                                      PKB|         array|
|PKB_ce0          |  out|    1|   ap_memory|                                      PKB|         array|
|PKB_q0           |   in|   64|   ap_memory|                                      PKB|         array|
|R2_X_4_address0  |  out|    3|   ap_memory|                                   R2_X_4|         array|
|R2_X_4_ce0       |  out|    1|   ap_memory|                                   R2_X_4|         array|
|R2_X_4_we0       |  out|    1|   ap_memory|                                   R2_X_4|         array|
|R2_X_4_d0        |  out|   64|   ap_memory|                                   R2_X_4|         array|
+-----------------+-----+-----+------------+-----------------------------------------+--------------+

