<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/X86Assembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="ProbeStack.cpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="testmasm.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/X86Assembler.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -28,77 +28,47 @@</span>
  #if ENABLE(ASSEMBLER) &amp;&amp; (CPU(X86) || CPU(X86_64))
  
  #include &quot;AssemblerBuffer.h&quot;
  #include &quot;AssemblerCommon.h&quot;
  #include &quot;JITCompilationEffort.h&quot;
<span class="udiff-line-added">+ #include &quot;RegisterInfo.h&quot;</span>
  #include &lt;limits.h&gt;
  #include &lt;stdint.h&gt;
  #include &lt;wtf/Assertions.h&gt;
  #include &lt;wtf/Vector.h&gt;
  
  namespace JSC {
  
  inline bool CAN_SIGN_EXTEND_8_32(int32_t value) { return value == (int32_t)(signed char)value; }
  
<span class="udiff-line-modified-removed">- namespace X86Registers {</span>
<span class="udiff-line-modified-added">+ namespace RegisterNames {</span>
  
  #if COMPILER(MSVC)
  #define JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE
  #else
  #define JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE : int8_t
  #endif
  
<span class="udiff-line-added">+ #define REGISTER_ID(id, name, res, cs) id,</span>
<span class="udiff-line-added">+ </span>
  typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="udiff-line-modified-removed">-     eax,</span>
<span class="udiff-line-removed">-     ecx,</span>
<span class="udiff-line-removed">-     edx,</span>
<span class="udiff-line-removed">-     ebx,</span>
<span class="udiff-line-removed">-     esp,</span>
<span class="udiff-line-removed">-     ebp,</span>
<span class="udiff-line-removed">-     esi,</span>
<span class="udiff-line-removed">-     edi,</span>
<span class="udiff-line-removed">- #if CPU(X86_64)</span>
<span class="udiff-line-removed">-     r8,</span>
<span class="udiff-line-removed">-     r9,</span>
<span class="udiff-line-removed">-     r10,</span>
<span class="udiff-line-removed">-     r11,</span>
<span class="udiff-line-removed">-     r12,</span>
<span class="udiff-line-removed">-     r13,</span>
<span class="udiff-line-removed">-     r14,</span>
<span class="udiff-line-removed">-     r15,</span>
<span class="udiff-line-removed">- #endif</span>
<span class="udiff-line-modified-added">+     FOR_EACH_GP_REGISTER(REGISTER_ID)</span>
      InvalidGPRReg = -1,
  } RegisterID;
  
  typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="udiff-line-modified-removed">-     eip,</span>
<span class="udiff-line-removed">-     eflags</span>
<span class="udiff-line-modified-added">+     FOR_EACH_SP_REGISTER(REGISTER_ID)</span>
  } SPRegisterID;
  
  typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="udiff-line-modified-removed">-     xmm0,</span>
<span class="udiff-line-removed">-     xmm1,</span>
<span class="udiff-line-removed">-     xmm2,</span>
<span class="udiff-line-removed">-     xmm3,</span>
<span class="udiff-line-removed">-     xmm4,</span>
<span class="udiff-line-removed">-     xmm5,</span>
<span class="udiff-line-removed">-     xmm6,</span>
<span class="udiff-line-removed">-     xmm7,</span>
<span class="udiff-line-removed">- #if CPU(X86_64)</span>
<span class="udiff-line-removed">-     xmm8,</span>
<span class="udiff-line-removed">-     xmm9,</span>
<span class="udiff-line-removed">-     xmm10,</span>
<span class="udiff-line-removed">-     xmm11,</span>
<span class="udiff-line-removed">-     xmm12,</span>
<span class="udiff-line-removed">-     xmm13,</span>
<span class="udiff-line-removed">-     xmm14,</span>
<span class="udiff-line-removed">-     xmm15,</span>
<span class="udiff-line-removed">- #endif</span>
<span class="udiff-line-modified-added">+     FOR_EACH_FP_REGISTER(REGISTER_ID)</span>
      InvalidFPRReg = -1,
  } XMMRegisterID;
  
<span class="udiff-line-modified-removed">- } // namespace X86Register</span>
<span class="udiff-line-modified-added">+ #undef REGISTER_ID</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ } // namespace X86Registers</span>
  
  class X86Assembler {
  public:
      typedef X86Registers::RegisterID RegisterID;
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -135,46 +105,35 @@</span>
  
      static const char* gprName(RegisterID id)
      {
          ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
          static const char* const nameForRegister[numberOfRegisters()] = {
<span class="udiff-line-modified-removed">- #if CPU(X86_64)</span>
<span class="udiff-line-modified-removed">-             &quot;rax&quot;, &quot;rcx&quot;, &quot;rdx&quot;, &quot;rbx&quot;,</span>
<span class="udiff-line-modified-removed">-             &quot;rsp&quot;, &quot;rbp&quot;, &quot;rsi&quot;, &quot;rdi&quot;,</span>
<span class="udiff-line-removed">-             &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;,</span>
<span class="udiff-line-removed">-             &quot;r12&quot;, &quot;r13&quot;, &quot;r14&quot;, &quot;r15&quot;</span>
<span class="udiff-line-removed">- #else</span>
<span class="udiff-line-removed">-             &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;ebx&quot;,</span>
<span class="udiff-line-removed">-             &quot;esp&quot;, &quot;ebp&quot;, &quot;esi&quot;, &quot;edi&quot;,</span>
<span class="udiff-line-removed">- #endif</span>
<span class="udiff-line-modified-added">+ #define REGISTER_NAME(id, name, res, cs) name,</span>
<span class="udiff-line-modified-added">+         FOR_EACH_GP_REGISTER(REGISTER_NAME)</span>
<span class="udiff-line-modified-added">+ #undef REGISTER_NAME</span>
          };
          return nameForRegister[id];
      }
  
      static const char* sprName(SPRegisterID id)
      {
          ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
          static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="udiff-line-modified-removed">- #if CPU(X86_64)</span>
<span class="udiff-line-modified-removed">-             &quot;rip&quot;, &quot;rflags&quot;</span>
<span class="udiff-line-modified-removed">- #else</span>
<span class="udiff-line-removed">-             &quot;eip&quot;, &quot;eflags&quot;</span>
<span class="udiff-line-removed">- #endif</span>
<span class="udiff-line-modified-added">+ #define REGISTER_NAME(id, name, res, cs) name,</span>
<span class="udiff-line-modified-added">+         FOR_EACH_SP_REGISTER(REGISTER_NAME)</span>
<span class="udiff-line-modified-added">+ #undef REGISTER_NAME</span>
          };
          return nameForRegister[id];
      }
  
      static const char* fprName(FPRegisterID reg)
      {
          ASSERT(reg &gt;= firstFPRegister() &amp;&amp; reg &lt;= lastFPRegister());
          static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="udiff-line-modified-removed">-             &quot;xmm0&quot;, &quot;xmm1&quot;, &quot;xmm2&quot;, &quot;xmm3&quot;,</span>
<span class="udiff-line-modified-removed">-             &quot;xmm4&quot;, &quot;xmm5&quot;, &quot;xmm6&quot;, &quot;xmm7&quot;,</span>
<span class="udiff-line-modified-removed">- #if CPU(X86_64)</span>
<span class="udiff-line-removed">-             &quot;xmm8&quot;, &quot;xmm9&quot;, &quot;xmm10&quot;, &quot;xmm11&quot;,</span>
<span class="udiff-line-removed">-             &quot;xmm12&quot;, &quot;xmm13&quot;, &quot;xmm14&quot;, &quot;xmm15&quot;</span>
<span class="udiff-line-removed">- #endif</span>
<span class="udiff-line-modified-added">+ #define REGISTER_NAME(id, name, res, cs) name,</span>
<span class="udiff-line-modified-added">+         FOR_EACH_FP_REGISTER(REGISTER_NAME)</span>
<span class="udiff-line-modified-added">+ #undef REGISTER_NAME</span>
          };
          return nameForRegister[reg];
      }
  
      typedef enum {
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -333,10 +292,12 @@</span>
          OP2_IMUL_GvEv       = 0xAF,
          OP2_CMPXCHGb        = 0xB0,
          OP2_CMPXCHG         = 0xB1,
          OP2_MOVZX_GvEb      = 0xB6,
          OP2_POPCNT          = 0xB8,
<span class="udiff-line-added">+         OP2_GROUP_BT_EvIb   = 0xBA,</span>
<span class="udiff-line-added">+         OP2_BT_EvEv         = 0xA3,</span>
          OP2_BSF             = 0xBC,
          OP2_TZCNT           = 0xBC,
          OP2_BSR             = 0xBD,
          OP2_LZCNT           = 0xBD,
          OP2_MOVSX_GvEb      = 0xBE,
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -421,10 +382,12 @@</span>
          GROUP14_OP_PSLLQ = 6,
          GROUP14_OP_PSRLQ = 2,
  
          ESCAPE_D9_FSTP_singleReal = 3,
          ESCAPE_DD_FSTP_doubleReal = 3,
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+         GROUP_BT_OP_BT = 4,</span>
      } GroupOpcodeID;
  
      class X86InstructionFormatter;
  public:
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -2188,10 +2151,60 @@</span>
          else
              m_formatter.oneByteOp8(OP_GROUP3_EbIb, GROUP3_OP_TEST, dst);
          m_formatter.immediate8(imm);
      }
  
<span class="udiff-line-added">+     void bt_ir(int bitOffset, RegisterID testValue)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, testValue);</span>
<span class="udiff-line-added">+         m_formatter.immediate8(bitOffset);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+     void bt_im(int bitOffset, int offset, RegisterID base)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, base, offset);</span>
<span class="udiff-line-added">+         m_formatter.immediate8(bitOffset);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+     void bt_ir(RegisterID bitOffset, RegisterID testValue)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp(OP2_BT_EvEv, bitOffset, testValue);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+     void bt_im(RegisterID bitOffset, int offset, RegisterID base)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp(OP2_BT_EvEv, bitOffset, base, offset);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ #if CPU(X86_64)</span>
<span class="udiff-line-added">+     void btw_ir(int bitOffset, RegisterID testValue)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp64(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, testValue);</span>
<span class="udiff-line-added">+         m_formatter.immediate8(bitOffset);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+     void btw_im(int bitOffset, int offset, RegisterID base)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp64(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, base, offset);</span>
<span class="udiff-line-added">+         m_formatter.immediate8(bitOffset);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+     void btw_ir(RegisterID bitOffset, RegisterID testValue)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp64(OP2_BT_EvEv, bitOffset, testValue);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+     void btw_im(RegisterID bitOffset, int offset, RegisterID base)</span>
<span class="udiff-line-added">+     {</span>
<span class="udiff-line-added">+         m_formatter.twoByteOp64(OP2_BT_EvEv, bitOffset, base, offset);</span>
<span class="udiff-line-added">+     }</span>
<span class="udiff-line-added">+ #endif</span>
<span class="udiff-line-added">+ </span>
      void setCC_r(Condition cond, RegisterID dst)
      {
          m_formatter.twoByteOp8(setccOpcode(cond), (GroupOpcodeID)0, dst);
      }
  
</pre>
<center><a href="ProbeStack.cpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="testmasm.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>