

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_VITIS_LOOP_348_11'
================================================================
* Date:           Fri Dec 13 13:11:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_348_11  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       85|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       21|      121|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln840_29_fu_125_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln840_30_fu_160_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln840_fu_110_p2     |         +|   0|  0|  14|           7|           1|
    |fixed_buffer_V_d0       |         +|   0|  0|  19|          12|          12|
    |icmp_ln1027_fu_104_p2   |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln840_fu_136_p2     |       xor|   0|  0|   8|           7|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  85|          51|          48|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_9   |   9|          2|    7|         14|
    |i_V_fu_38                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fixed_buffer_V_addr_reg_191  |  11|   0|   11|          0|
    |i_V_fu_38                    |   7|   0|    7|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  21|   0|   21|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|zext_ln840_4                |   in|   11|     ap_none|                         zext_ln840_4|        scalar|
|fixed_buffer_V_address0     |  out|   11|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_ce0          |  out|    1|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_we0          |  out|    1|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_d0           |  out|   12|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_address1     |  out|   11|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_ce1          |  out|    1|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_q1           |   in|   12|   ap_memory|                       fixed_buffer_V|         array|
|conv_out_buffer_V_address0  |  out|    7|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_ce0       |  out|    1|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_q0        |   in|    5|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_address1  |  out|    7|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_ce1       |  out|    1|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_q1        |   in|    5|   ap_memory|                    conv_out_buffer_V|         array|
|icmp_ln1019_16              |   in|    1|     ap_none|                       icmp_ln1019_16|        scalar|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

