INFO-FLOW: Workspace /home/cristian/Documents/ACES/RC-Project/HLS/work/hls opened at Wed May 08 18:23:52 EEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=LinearImageFiltering.cpp' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.file=LinearImageFiltering.cpp' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(4)
Execute     add_files /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp 
INFO: [HLS 200-10] Adding design file '/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags="-std=c++14"' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags="-std=c++14"' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(6)
Execute     add_files * -appendflags -cflags "-std=c++14" 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=LinearImageFilter' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'syn.top=LinearImageFilter' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(5)
Execute     set_top LinearImageFilter 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(3)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(2) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(2)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.description=Linear Image Filtering using HSL' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.description=Linear Image Filtering using HSL' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(14)
Execute     config_export -description Linear Image Filtering using HSL 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Linear Image Filtering' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Linear Image Filtering' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(15)
Execute     config_export -display_name Linear Image Filtering 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.library=Image' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'package.ip.library=Image' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(16)
Execute     config_export -library=Image 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.name=LinearImageFiltering' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'package.ip.name=LinearImageFiltering' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(17)
Execute     config_export -ipname=LinearImageFiltering 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.taxonomy=ImageProcessing' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'package.ip.taxonomy=ImageProcessing' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(18)
Execute     config_export -taxonomy=ImageProcessing 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.vendor=Cristi' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'package.ip.vendor=Cristi' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(19)
Execute     config_export -vendor=Cristi 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.version=0.1.0' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'package.ip.version=0.1.0' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(20)
Execute     config_export -version=0.1.0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=LinearImageFiltering' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=LinearImageFiltering' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(13)
Execute     config_export -output=/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(11)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.pragma_strict_mode=1' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.pragma_strict_mode=1' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(7)
Execute     config_compile -pragma_strict_mode=1 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.unsafe_math_optimizations=1' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.unsafe_math_optimizations=1' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(8)
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_addr64=0' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_addr64=0' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(9)
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.interface.s_axilite_data64=0' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_data64=0' at /home/cristian/Documents/ACES/RC-Project/HLS/synthesys.cfg(10)
Execute     config_interface -s_axilite_data64=0 
Execute   apply_ini /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/cristian/AMD/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/cristian/AMD/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.39 sec.
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.48 sec.
Command   apply_ini done; 0.48 sec.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     AP::get_vpp_package_output_file
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 247.137 MB.
Execute       set_directive_top LinearImageFilter -name=LinearImageFilter 
INFO: [HLS 200-10] Analyzing design file '/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp -foptimization-record-file=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/cristian/AMD/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/all.directive.json -E -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Werror=invalid-hls-pragmas -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/autopilot -I /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -hls-platform-db-name=/home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.cpp.clang.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -hls-platform-db-name=/home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/clang.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp std=c++14" -target fpga  -directive=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/.systemc_flag -fix-errors /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14\" -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.17 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp std=c++14" -target fpga  -directive=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/all.directive.json -fix-errors /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14\" -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp std=c++14" -target fpga  
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14\" -target fpga -fhls -ferror-limit=0 > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14\" -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Werror=invalid-hls-pragmas -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/autopilot -I /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.bc -hls-platform-db-name=/home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.54 seconds. Elapsed time: 1.71 seconds; current allocated memory: 249.234 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.g.bc"  
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.g.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.4 sec.
Execute       run_link_or_opt -opt -out /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter -reflow-float-conversion -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.58 sec.
Execute       run_link_or_opt -out /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter 
INFO-FLOW: run_clang exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/cristian/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LinearImageFilter -mllvm -hls-db-dir -mllvm /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-strict-mode-pragma-check-in-llvm-setting=true -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=10 -x ir /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 174 Compile/Link /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 177 Unroll/Inline (step 1) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 146 Unroll/Inline (step 2) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Unroll/Inline (step 3) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 120 Unroll/Inline (step 4) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Array/Struct (step 1) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Array/Struct (step 2) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Array/Struct (step 3) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Array/Struct (step 4) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 118 Array/Struct (step 5) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Performance (step 1) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Performance (step 2) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Performance (step 3) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 115 Performance (step 4) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 HW Transforms (step 1) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 147 HW Transforms (step 2) /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'image_out' for cosimulation. (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'image_in' for cosimulation. (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:8:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'kernel' for cosimulation. (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Pad(int&, int&, unsigned int, unsigned int, Padding)' into 'LinearImageFilter(float*, float const*, unsigned int, unsigned int, float const*, unsigned int, unsigned int, unsigned int, Padding)' (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< ker_cols_loop> at /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29:32 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.32 seconds; current allocated memory: 251.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.520 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LinearImageFilter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.0.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 251.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.1.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.2.prechk.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.855 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.1.bc to /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.tmp.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:73:21) to (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:85:21) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LinearImageFilter' (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 274.031 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.2.bc -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows_loop'(/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27:28) and 'ker_cols_loop'(/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29:32) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows_loop' (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27:28) in function 'LinearImageFilter'.
WARNING: [HLS 200-960] Cannot flatten loop 'cols_loop' (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23:20) in function 'LinearImageFilter' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'rows_loop' (/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21:13) in function 'LinearImageFilter' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 275.145 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 9.3 sec.
Execute     ap_eval exec zip -j /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LinearImageFilter' ...
Execute       ap_set_top_model LinearImageFilter 
Execute       get_model_list LinearImageFilter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LinearImageFilter 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       get_model_list LinearImageFilter -filter all-wo-channel 
INFO-FLOW: Model list for configure: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop LinearImageFilter
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
INFO-FLOW: Configuring Module : LinearImageFilter ...
Execute       set_default_model LinearImageFilter 
Execute       apply_spec_resource_limit LinearImageFilter 
INFO-FLOW: Model list for preprocess: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop LinearImageFilter
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
INFO-FLOW: Preprocessing Module: LinearImageFilter ...
Execute       set_default_model LinearImageFilter 
Execute       cdfg_preprocess -model LinearImageFilter 
Execute       rtl_gen_preprocess LinearImageFilter 
WARNING: [SYN 201-107] Renaming port name 'LinearImageFilter/kernel_size' to 'LinearImageFilter/kernel_size_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop LinearImageFilter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_loop_ker_cols_loop'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' (loop 'ker_rows_loop_ker_cols_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln25', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25) of variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25 and 'load' operation 32 bit ('sum_load_1', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39) on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' (loop 'ker_rows_loop_ker_cols_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln25', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25) of variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25 and 'load' operation 32 bit ('sum_load_1', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39) on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' (loop 'ker_rows_loop_ker_cols_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln25', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25) of variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25 and 'load' operation 32 bit ('sum_load_1', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39) on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' (loop 'ker_rows_loop_ker_cols_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln25', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25) of variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25 and 'load' operation 32 bit ('sum_load_1', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39) on local variable 'sum', /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_loop_ker_cols_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.320 MB.
Execute       syn_report -verbosereport -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.320 MB.
Execute       syn_report -verbosereport -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter 
Execute       schedule -model LinearImageFilter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 278.320 MB.
Execute       syn_report -verbosereport -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter.
Execute       set_default_model LinearImageFilter 
Execute       bind -model LinearImageFilter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.320 MB.
Execute       syn_report -verbosereport -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter.
Execute       get_model_list LinearImageFilter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       rtl_gen_preprocess LinearImageFilter 
INFO-FLOW: Model list for RTL generation: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop LinearImageFilter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop' pipeline 'ker_rows_loop_ker_cols_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 279.516 MB.
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -style xilinx -f -lang vhdl -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -style xilinx -f -lang vlog -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -f -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -bindview -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop -p /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter -top_prefix  -sub_prefix LinearImageFilter_ -mg_file /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/kernel' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_in_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/kernel_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/kernel_size_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/stride_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/stride_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LinearImageFilter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_out_offset', 'image_in_offset', 'rows', 'cols', 'kernel_offset', 'kernel_size_r', 'stride_row', 'stride_col', 'padding' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_30_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.379 MB.
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter -istop -style xilinx -f -lang vhdl -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter 
Execute       gen_rtl LinearImageFilter -istop -style xilinx -f -lang vlog -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter 
Execute       syn_report -csynth -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter -f -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.adb 
Execute       db_write -model LinearImageFilter -bindview -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter -p /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter 
Execute       export_constraint_db -f -tool general -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute       syn_report -designview -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.design.xml 
Execute       syn_report -csynthDesign -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth.rpt -MHOut /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model LinearImageFilter -o /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.protoinst 
Execute       sc_get_clocks LinearImageFilter 
Execute       sc_get_portdomain LinearImageFilter 
INFO-FLOW: Model list for RTL component generation: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop LinearImageFilter
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop] ... 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component LinearImageFilter_mul_30s_30s_30_2_1.
INFO-FLOW: Append model LinearImageFilter_mul_30s_30s_30_2_1
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter] ... 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model LinearImageFilter_mul_32ns_32ns_64_2_1
INFO-FLOW: Found component LinearImageFilter_mul_32s_32s_32_2_1.
INFO-FLOW: Append model LinearImageFilter_mul_32s_32s_32_2_1
INFO-FLOW: Found component LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
INFO-FLOW: Found component LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.
INFO-FLOW: Append model LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
INFO-FLOW: Found component LinearImageFilter_image_out_m_axi.
INFO-FLOW: Append model LinearImageFilter_image_out_m_axi
INFO-FLOW: Found component LinearImageFilter_image_in_m_axi.
INFO-FLOW: Append model LinearImageFilter_image_in_m_axi
INFO-FLOW: Found component LinearImageFilter_kernel_m_axi.
INFO-FLOW: Append model LinearImageFilter_kernel_m_axi
INFO-FLOW: Found component LinearImageFilter_control_s_axi.
INFO-FLOW: Append model LinearImageFilter_control_s_axi
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop
INFO-FLOW: Append model LinearImageFilter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1 LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1 LinearImageFilter_mul_30s_30s_30_2_1 LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_mul_32ns_32ns_64_2_1 LinearImageFilter_mul_32s_32s_32_2_1 LinearImageFilter_udiv_32ns_32ns_32_36_seq_1 LinearImageFilter_udiv_32ns_32ns_30_36_seq_1 LinearImageFilter_image_out_m_axi LinearImageFilter_image_in_m_axi LinearImageFilter_kernel_m_axi LinearImageFilter_control_s_axi LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop LinearImageFilter
INFO-FLOW: Generating /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model LinearImageFilter_mul_30s_30s_30_2_1
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model LinearImageFilter_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
INFO-FLOW: To file: write model LinearImageFilter_image_out_m_axi
INFO-FLOW: To file: write model LinearImageFilter_image_in_m_axi
INFO-FLOW: To file: write model LinearImageFilter_kernel_m_axi
INFO-FLOW: To file: write model LinearImageFilter_control_s_axi
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop
INFO-FLOW: To file: write model LinearImageFilter
INFO-FLOW: Generating /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/vhdl' dstVlogDir='/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/vlog' tclDir='/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db' modelList='LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
LinearImageFilter_mul_30s_30s_30_2_1
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_mul_32ns_32ns_64_2_1
LinearImageFilter_mul_32s_32s_32_2_1
LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
LinearImageFilter_image_out_m_axi
LinearImageFilter_image_in_m_axi
LinearImageFilter_kernel_m_axi
LinearImageFilter_control_s_axi
LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop
LinearImageFilter
' expOnly='0'
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.compgen.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 289.645 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='LinearImageFilter_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/cristian/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
LinearImageFilter_mul_30s_30s_30_2_1
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_mul_32ns_32ns_64_2_1
LinearImageFilter_mul_32s_32s_32_2_1
LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
LinearImageFilter_image_out_m_axi
LinearImageFilter_image_in_m_axi
LinearImageFilter_kernel_m_axi
LinearImageFilter_control_s_axi
LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop
LinearImageFilter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.tbgen.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute       sc_get_clocks LinearImageFilter 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME image_in_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME image_in DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME image_out_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME image_out DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST LinearImageFilter MODULE2INSTS {LinearImageFilter LinearImageFilter LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206} INST2MODULE {LinearImageFilter LinearImageFilter grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206 LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop} INSTDATA {LinearImageFilter {DEPTH 1 CHILDREN grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206} grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206 {DEPTH 2 CHILDREN {}}} MODULEDATA {LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_322_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27 VARIABLE add_ln27 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_339_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27 VARIABLE add_ln27_1 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_359_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27 VARIABLE newRow LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_479_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27 VARIABLE neg LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_3_fu_496_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:75 VARIABLE newRow_3 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg1_fu_512_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32 VARIABLE neg1 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_2_fu_529_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:83 VARIABLE newCol_2 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_30s_30s_30_2_1_U3 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE mul_ln39 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_677_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_690_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_1 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_621_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_2 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_3_fu_634_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_3 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE mul LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE sum_1 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_659_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29 VARIABLE add_ln29 LOOP ker_rows_loop_ker_cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} LinearImageFilter {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_282_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub16_i_fu_287_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7 VARIABLE sub16_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U26 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7 VARIABLE mul_ln7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME add_fu_314_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21 VARIABLE add LOOP rows_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE mul_ln43 LOOP cols_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_358_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_371_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43_1 LOOP cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_1_fu_333_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23 VARIABLE col_1 LOOP cols_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_3_fu_338_p2 SOURCE /home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21 VARIABLE row_3 LOOP rows_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 12 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 297.676 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LinearImageFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for LinearImageFilter.
Execute       syn_report -model LinearImageFilter -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.43 sec.
Command   csynth_design done; 10.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.7 seconds. CPU system time: 1.02 seconds. Elapsed time: 10.8 seconds; current allocated memory: 50.547 MB.
Execute   export_design -flow none -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor Cristi -library Image -version 0.1.0 -ipname LinearImageFiltering -description {Linear Image Filtering using HSL} -display_name {Linear Image Filtering} -taxonomy ImageProcessing
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=LinearImageFilter xml_exists=0
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LinearImageFilter
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=14 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
LinearImageFilter_mul_30s_30s_30_2_1
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_mul_32ns_32ns_64_2_1
LinearImageFilter_mul_32s_32s_32_2_1
LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
LinearImageFilter_image_out_m_axi
LinearImageFilter_image_in_m_axi
LinearImageFilter_kernel_m_axi
LinearImageFilter_control_s_axi
LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop
LinearImageFilter
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute     sc_get_clocks LinearImageFilter 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LinearImageFilter
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 0_1 /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=LinearImageFilter
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/cristian/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/cristian/Documents/ACES/RC-Project/HLS/work/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s LinearImageFiltering.zip 
INFO: [HLS 200-802] Generated output file LinearImageFiltering.zip
Command   export_design done; 26.93 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15.83 seconds. CPU system time: 0.82 seconds. Elapsed time: 26.93 seconds; current allocated memory: 6.945 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
