# dvsd_pe_1v8 (8 bit Priority Encoder RTL to GDS flow) 
In this project complete RTL to GDS flow has been done for 8 bit Priorty Encoder

# Contents
- Design Overview
- Verilog behavioral design 
- Openlane
	- Installation
	- Adding a new design
	- Setting design configuration
	- Synthesis
	- Floorplan
	- Placement
	- Routing
	- Final Layout 
- RTL functional simulation results
- Pre-layout performance
- Instant count
- Post-layout Area
- Post-layout simulations (GLS)
- Steps to reproduce and explore the design

# Design Overview

# Verilog behavioral design

# Openlane 

## Installation

## Adding new design

## Setting design configuration

## Synthesis

## Floorplan

## Placement

## Routing

## Final Layout

# Steps to perform pre layout simulation

- `iverilog -o dvsd_pe dvsd_pe.v test_dvsd_pe.v`
- `./dvsd_pe`
- `gtkwave dvsd_pe.vcd`

# To perform simulation in yout system

1. Open terminal in your system (preferred Ubuntu OS)

 - `git clone https://github.com/Khalique13/dvsd_pe_1v8.git`
 - `cd dvsd_pe_1v8/pre_layout`

Follow the above steps to get the results

# Prelayout Layout simulation

  Terminal snap (To perform pre-layout simulation)
  
  ![pre_layout_sim_ter](https://user-images.githubusercontent.com/80625515/130051278-4923d434-75f6-44ed-88dd-3a2864a3b84b.png)

  GTKWave output waveform
  
  ![pre_layout_sim](https://user-images.githubusercontent.com/80625515/130084221-8654af3a-aaf5-417f-b290-c65f87536778.png)

# Pre-layout performance

# Instant count

# Post-layout Area

# Post-layout simulations (GLS)

# Steps to reproduce and explore the design

# Keys to remember

# Area of improvement

# References

# Acknowledgement


