module secControl(
	input clk,
	output reg second,
	output reg show
);//分频器
//40MHz -> 1Hz,28位二进制数
//40MHz -> 数码管显示频率
reg[27:0] cnt;
reg[15:0] cnt1;


always@(posedge clk) begin
	if(cnt < 28'b0010011000100101101000000000) begin
		cnt <= cnt + 1;
		second <= 0;
	end
	else begin
		cnt <= 28'b0;
		second <= 1;
	end
	if(cnt1 < 15'd5000) begin
		cnt1 <= cnt1 + 1;
		show <= 0;
	end
	else begin
		show <= 1;
	end
end

endmodule