From ccfecfbfe03cbf1e36b203f1da4d01143591b677 Mon Sep 17 00:00:00 2001
From: Jared Baur <jaredbaur@fastmail.com>
Date: Sat, 18 Nov 2023 09:07:26 -0800
Subject: [PATCH 3/4] Allow for fitImage use on mt8183 and mt8192

---
 src/soc/mediatek/mt8183/memlayout.ld             | 4 ++--
 src/soc/mediatek/mt8192/include/soc/memlayout.ld | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/soc/mediatek/mt8183/memlayout.ld b/src/soc/mediatek/mt8183/memlayout.ld
index c5d9d08324..21c01ef6c1 100644
--- a/src/soc/mediatek/mt8183/memlayout.ld
+++ b/src/soc/mediatek/mt8183/memlayout.ld
@@ -43,8 +43,8 @@ SECTIONS
 
 	DRAM_START(0x40000000)
 	DRAM_DMA(0x40000000, 1M)
-	POSTRAM_CBFS_CACHE(0x40100000, 1M)
-	RAMSTAGE(0x40200000, 2M)
+	POSTRAM_CBFS_CACHE(0x40100000, 10M)
+	RAMSTAGE(0x41100000, 2M)
 
 	BL31(0x54600000, 0x60000)
 }
diff --git a/src/soc/mediatek/mt8192/include/soc/memlayout.ld b/src/soc/mediatek/mt8192/include/soc/memlayout.ld
index b1beef0970..304cb73842 100644
--- a/src/soc/mediatek/mt8192/include/soc/memlayout.ld
+++ b/src/soc/mediatek/mt8192/include/soc/memlayout.ld
@@ -53,8 +53,8 @@ SECTIONS
 
 	DRAM_START(0x40000000)
 	DRAM_DMA(0x40000000, 1M)
-	POSTRAM_CBFS_CACHE(0x40100000, 2M)
-	RAMSTAGE(0x40300000, 2M)
+	POSTRAM_CBFS_CACHE(0x40100000, 10M)
+	RAMSTAGE(0x41100000, 2M)
 
 	BL31(0x54600000, 0x60000)
 }
-- 
2.42.0

