Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Xilinx/multiplier2x2/main_tb_isim_beh.exe -prj D:/Xilinx/multiplier2x2/main_tb_beh.prj work.main_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx/multiplier2x2/HALF_ADDER.vhd" into library work
Parsing VHDL file "D:/Xilinx/multiplier2x2/main.vhd" into library work
Parsing VHDL file "D:/Xilinx/multiplier2x2/main_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:432 - "D:/Xilinx/multiplier2x2/HALF_ADDER.vhd" Line 24: Formal <ci> has no actual or default value.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit main_tb in library work failed
