Version 4
SHEET 1 880 680
WIRE 160 48 128 48
WIRE 160 96 160 48
WIRE 80 112 16 112
WIRE 144 112 80 112
WIRE 272 112 208 112
WIRE 336 112 272 112
WIRE 144 144 80 144
WIRE 80 160 80 144
FLAG 272 112 state[7:0]
FLAG 480 112 state
FLAG 80 112 seed[7:0]
FLAG 80 144 clk
FLAG 80 240 0
FLAG 160 48 reseed
FLAG 48 48 0
SYMBOL lfsr_8bit 176 128 R0
WINDOW 0 0 -32 Bottom 1
SYMATTR InstName X1
SYMBOL dac-8bit-fast 400 112 R0
SYMATTR InstName X2
SYMBOL val-8bit 0 112 R0
WINDOW 39 0 20 Bottom 0
SYMATTR SpiceLine v={seed}
SYMATTR InstName X3
SYMBOL voltage 80 144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 1 10u 10n 10n 1u 2u)
SYMBOL voltage 144 48 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 Invisible 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value PULSE(1 0 5u 10n 1 1)
TEXT 120 272 Left 2 !.tran 550u
TEXT 40 -32 Left 2 !.step param seed list 0 1 128 73 255 100 189
