https://intel.github.io/llvm/design/CompilerAndRuntimeDesign.html?utm_source=chatgpt.com

sch√©mavspirv
https://github.khronos.org/SPIRV-Registry/extensions/ALTERA/SPV_INTEL_fpga_loop_controls.html

https://www.thalesgroup.com/fr/global/groupe/historique

https://www.thalesgroup.com/fr/global/groupe

https://www.thalesgroup.com/en/attack-recce-navigation

https://circt.llvm.org/docs/Passes/

https://www.intel.com/content/www/us/en/docs/programmable/683037/21-2/features-88692.html

https://github.com/hlslibs/ac_types/blob/master/pdfdocs/ac_datatypes_ref.pdf

https://www.intel.fr/content/www/fr/fr/products/details/fpga/development-kits/agilex/agf014.html

https://www.intel.com/content/www/us/en/design-example/839416/agilex-7-fpga-nios-v-processor-with-dma-and-ocm-design-example.html

https://www.intel.com/content/www/us/en/docs/programmable/683366/24-1-1-0-8/about-the-unified-fft-ips.html




