$date
	Tue Aug 30 08:55:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise1iii_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module test $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1%
#20
0%
1$
#30
1"
1!
1%
#40
0%
0$
1#
#50
1%
#60
0%
1$
#70
1%
#80
