energydriven integrated hardwaresoftware optimizations using simplepower emergence plethora embedded portable applications energy dissipation joined throughput area accuracyprecision major design constraint thus designers must concerned optimizing estimating energy consumption circuits architectures software research energy optimization andor estimation focused single components system looked across interacting spectrum hardware software novelty new energy estimation framework simplepower evaluates energy considering system whole rather sum parts concurrently supports compiler architectural experimentation present design use simplepower framework includes transitionsensitive cycleaccurate datapath energy model interfaces analytical transition sensitive energy models memory bus subsystems respectively analyzed energy consumption ten codes multidimensional array domain domain important embedded video signal processing systems applying different compiler architectural optimizations experiments demonstrate early estimates simplepower energy estimation framework help identify system energy hotspots enable architects compiler designers focus efforts areas b introduction 95 current microprocessors going embedded systems need low power design become vital even environments limited battery life power become major constraint due concerns circuit reliability packaging costs increasing need low power systems motivated large body research low power processors research however focuses reducing energy 1 isolated subsystems eg processor core onchip memory etc rather system whole 7 focus research provide insight energy hotspots system evaluate implications applying combination architectural software optimizations overall energy consumption order perform research architecturallevel power estimation tools provide fast evaluation energy impact various optimizations early design cycle essential 2 however prototype research tools methodologies exist support highlevel estimation paper present design architecturallevel energy estimation framework simplepower knowl edge first framework capability evaluate integrated impact hardware software optimizations overall system energy contrast coarse grain current measurementbased techniques 26 17 new tool cycleaccurate provides finegrained energy consumption estimate processor core currently fivestage pipelined instruction set architecture isa also accounting energy consumed memory bus subsystems simplepower also leverages simplescalar toolset 3 executes integer subset simplescalar isa memory subsystem dominant source power dissipation various video signal processing embedded systems 6 existing low power work focused addressing problem design energy efficient memory architectures poweraware software 12 25 23 however efforts study influence energy consumption system components even fewer consider integrated impact hardware software optimizations important evaluate influence optimizations overall system energy savings power distribution across different components system study help identify changes 1 dynamic energy consumed cmos circuits given switching activity lines c capacitive load v supply voltage consider impact leakage power system energy hotspots enable architects compiler designers focus efforts addressing areas study embarks ambitious goal specifically trying answer following questions ffl energy consumed across different parts system possible evaluate energy distribution fast accurate fashion different applications ffl effect stateoftheart performanceoriented compiler optimizations overall system energy consumption individual system compo nent application optimizations cause change energy hotspot system ffl impact power performanceoriented memory system modifications energy consumption compiler optimizations influence effectiveness modifications ffl impact advances process technology energy breakdown system emerging new technologies eg embedded drams 22 result major paradigm shifts focus architects compiler writers knowledge prior effort extensively studied issues unified framework entire system paper sets answer questions using codes drawn multidimensional array domain domain important signal video processing embedded systems rest paper organized follows next section presents design energy estimation frame work simplepower section 3 presents distribution energy across different system components using set benchmark codes influence performanceoriented compiler optimizations system energy examined section 4 section 5 investigates influence energyefficient cache architectures system power section 6 studies implications emerging memory technologies system en ergy finally section 7 summarizes contributions work outlines directions future research 2 simplepoweranenergyestima tion framework answering questions posed section 1 requires tools allow architect compiler writer estimate energy consumed system energy estimation framework developed purpose sim plepower depicted figure 1 purposes work using system consisting processor core onchip instruction data caches offchip memory interconnect buses core caches caches offchip memory need framework tools allow us estimate energy consumed modules system analytical models memory components used successfully several researchers 13 25 study power code energy object file energy io pads memory bus optimization module energy energy energy statistics simplepower simplepower executables simplescalar assembly main memory icache dcache cachebus simulator power estimation interface 50v 20u 08u tables simplepower simplescalar gcc simplescalar gld gas simplescalar optimizations rt level low level compiler optimizations compiler high level optimizations output module figure 1 simplepower energy estimation frame work consists compilation framework energy simulator captures energy consumed fivestage pipeline instruction set archi tecture memory system buses tradeoffs different cachememory configurations models attempt capture analytically energy consumed memory address decoders memory core readwrite circuitry sense amplifiers cache tag match logic models also accommodate low power cache memory optimizations cache block buffering 13 cache subbanking 25 13 bitline segmentation 12 etc analytical models estimate energy consumed per access accommodate energy differences found sequences accesses example since energy consumption impacted switching activ ity two sequential memory accesses may exhibit different address decoder energy consumption however simple analytical energy models memories proved quite reliable 13 approach used simplepower estimate energy consumed memories energy consumption buses depends switching activity bus lines interconnect capacitance bus lines offchip buses much larger capacitive loads onchip buses switching activity captured energy model refer technique transitionsensitive approach contrast example analytical model used memory sub system energy model used simplepower system buses transitionsensitive wide variety techniques proposed reduce system level interconnect energy ranging circuit level optimization using lowswing charge recovery buses architectural level optimizations using segmented buses algorithmic level optimizations using signal encoding en coding data way reduce switching activity buses 11 technology scales deep submicron chip sizes grow multiprocessor chip architectures become norm system level interconnect structures account larger larger portion chip energy delay paper include energy consumed buses memory system energy unless specified otherwise final system module considered processor core support architecture compiler optimization research posed section 1 energy estimation core must transitionsensitive point design process order support whatif experimentation processor core specified architecturallevel rtl level however without structural capacitance information part gatelevel design description obtained via time consuming logic synthesis interconnect capacitance information part physicallevel design description obtained via time consuming vlsi design difficult obtain capacitance values needed estimate energy consumption simplepower solves dilemma using predefined transitionsensitive models functional unit estimate energy consumption datapath approach first proposed mehta irwin owens 20 transitionsensitive models contain switch capacitances functional unit input transition obtained vlsi layouts extensive simulation functional unit models built reused many different architectural configurations simplepower time capturing energy consumed cores datapath developing transitionsensitive models control path would extremely difficult one way model control path power would analytically case simplepower processor core energy consumed datapath much larger energy consumed control logic due relatively simple control logic architecture simulated simplepower paper integer isa simplescalar five stage risc pipeline functional unit energy models 20 08 035 technology developed various units including flipflops adders register files multipliers alus barrel shifters multiplex ors decoders simplepower outputs energy consumed one execution cycle next mines transition sensitive energy models provided functional unit sums estimate energy consumed instruction cycle size energy tables could however become large number inputs bitdependent functional units increase units like registers bit positions switching activity independent thus one small table characterizing one flipflop sufficient solve table size problem partition functional units smaller submodules example register file partitioned five major submodules five 532 decoders wordline drivers write data drivers read senseamplifiers 32 theta 32 cell array energy tables constructed submodule example 1024 entry table indexed pair five current five previous register select address bits developed register file decoder com ponent table shared five decoders register file since write data drivers read sense amplifiers word line dividers array cells bit independent submodules energy tables quite small 32 theta 32 5port register file power estimation approach took much less 01 seconds input transition opposed 55642 seconds required circuit level simulation using hspice machine running hspice simulation simulator sun ultra10 640 mbytes memory transitionsensitive modeling approach validated accurate average error rate 898 using actual current measurements commercial dsp architecture 9 mentioned earlier simplepower currently uses combination analytical transitionsensitive energy models memory system overall energy memory system given energy consumed instruction cache icache data cache dcache edcache evaluated using analytical model validated accurate within 24 error conventional cache systems 13 24 extended model consider energy consumed writes well also parameterized cache models capture different architectural optimiza tions ebuses includes energy consumed address data buses icachedcache datap ath evaluated monitoring switching activity bus lines assuming capacitive load 05pf per line energy consumed io pads external buses main memory caches epads evaluated similarly capacitive load 20pf per line main memory energy emm based model 24 assumes per main memory access energy refered em rest paper 495theta10 gamma9 j based data cypress cy7c1326133 sram chip simplepower framework models influence clock components architecture ie assumes clock gating implemented capture energy consumed clock generation clock distribution network existing clock energy estimation models 19 8 require clock loading physical dimensions design obtained physical design difficult estimate absence structural infor mation however realize important additional component system energy consumption plan address future research 3 energy distribution emergence energy consumption critical constraint system design essential identify energy hotspots system early design cycle significant work estimating optimizing system power 7 however many focused estimat ingoptimizing specific components system capture integrated impact circuit architectural software optimizations existing highlevel rtl energy estimation techniques provide coarse grain measurement resulting 2040 error relative transistor level estimator 2 contrast simplepower provides integrated cycleaccurate energy estimation mechanism captures energy consumed program source arrays input size kb instruction count dcache miss rates dtdtz aps perfect club 17 1605 42119337 0135 bmcm wss perfect club 11 126 89539244 0105 psmoo tfs perfect eflux tfs perfect club 5 297 12856306 0114 amhmtm wss perfect table 1 programs used experiments dcache miss rates 1k direct mapped caches line sizes instruction count dynamic instruction count1030507090 energy consumed components tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm register file pipeline registers arithmetic units energy consumed pipeline stages tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b fetch decode execute memory writeback figure 2 energy distribution major energy consuming data path components b pipeline stages memory pipeline stage energy consumption include icache dcache2060100 energy consumed memory system components tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm buses icache dcache io pads imemory dmemory2060100 energy consumed memory system components tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b buses icache dcache io pads imemory dmemory figure 3 energy distribution memory system 1k 4way dcache b 8k 4way dcache imemory dmemory energies consumed accessing main memory instructions data respectively original unoptimized optimized memory system energy datapath memory system energy energy mj energy mj 1way 2way 4way 8way mj 1way 2way 4way 8way tomcatv 39 4k 758 1711 1727 1754 42 4k 523 346 349 354 btrix 302 4k 10232 5136 4326 3715 288 4k 10930 7188 6411 5932 mxm 343 4k 11239 5227 4053 2675 837 4k 3420 1737 1595 1746 8k 10593 3778 2406 2450 8k 3005 1926 1964 1996 vpenta 16 4k 1096 1129 1136 1138 19 4k 772 606 589 590 8k 784 809 827 874 8k 662 578 574 576 adi 43 4k 1669 1367 1364 1369 52 4k 905 773 831 770 1k 21493 14028 11461 10648 1k 19274 8231 5162 4316 dtdtz 275 4k 8805 8577 8151 8612 312 4k 4281 1802 1801 1368 bmcm 592 4k 10076 6542 5361 3859 900 4k 7244 4168 2898 2275 psmoo 116 4k 3419 3407 3289 3439 161 4k 1257 1024 882 896 3413 2675 2677 2692 8k 918 811 815 841 eflux 86 4k 3830 3649 3686 3796 101 4k 2261 1929 1927 1935 amhmtm 598 4k 6237 2711 2599 2651 665 4k 7489 3033 2870 3000 8k 5783 3084 3019 3098 8k 5513 2175 2327 2653 4472 4037 4032 4118 16k 3682 2905 2876 2976 table 2 energy consumption various dcache configurations cases 8k directmapped icache line sizes writeback policy core based 08 33v technology used different components system section present energy characteristics ten benchmark codes written c language 2 shown table 1 multidimensional array domain important characteristic codes access large arrays using nested loops applications run energyconstrained signal video embedded processing systems exhibit similar characteristics since simplepower currently works integer data types floating point data accessed codes converted operate integer data particular memory access patterns terms temporal spatial locality change order limit simulation times scaled input sizes however benchmarks run completion experimental cache sizes 1k16k used study relatively small focus resourceconstrained embedded systems energy consumed system divided two parts datapath energy memory system energy original codes fortran converted c paying particular attention original data access patterns jor energy consuming components datapath register file pipelined registers functional units eg alu multiplier divider datapath multiplexers memory system energy includes energy consumed icache dcache address data buses address data pads offchip main memory table 2 provides energy consumption mj benchmarks datapath memory system various dcache con figurations cases paper 8k direct mapped icache line sizes 32 bytes dcache icache writeback cache policy core based 08 33v technology used also present single datapath energy value different configurations due efficient stall power reduction techniques eg clock gating pipeline registers employed datapath aggressive clock gating assumed simplepower energy consumed stall cycles observed insignificant simulations example tomcatv expends maximum 1 total datapath energy stalls cache configurations studied observe datapath energy consumption ranges 1577mj 59776mj various codes determined dynamic instruction length switching ac energy consumed components tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm register file pipeline registers arithmetic units energy consumed pipeline stages tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b fetch decode execute memory writeback figure 4 energy distribution major energy consuming data path components b pipeline stages applying code transformations memory pipeline stage energy consumption include icache dcache tivity datapath compared memory system energy datapath energy order two smaller magnitude result corroborates need extensive research optimizing memory system power 25 6 13 7 next zoomin major energy consuming components datapath observed figure 2a pipeline registers register file form energy hotspots datapath contributing 5870 overall datapath energy extensive use pipelining dsp data paths improve performance 1 facilitate circuit optimization voltage scaling exacerbate pipeline register energy consumption also larger multipleport register files required support multiple issue machines increase register file energy consumption core energy distribution also found relatively independent codes analyzed undoubtably impacted simulating integer data op erations energy consumed stage pipeline calculated simplepower shown figure 2b decode stage energy include control logic energy consumption since modeled simplepower pipeline register main contributer energy consumed memory stage since icache dcache energy consumption included execution stage pipeline contains arithmetic units major energy consumer entire datapath since register file energy consumption split decode writeback stages memory system energy consumption generally reduces decrease capacity conflict misses dcache size associativity increased see table 2 yet thirty seven fifty cases move 4way 8way dcache memory system energy consumption creases similar trend observed fifteen forty cases move 8k 16k dcache moving larger cache size higher associtivities increases energy consumption per access however many cases per access cost amortized energy reduction due fewer number accesses main memory course numbers misseshits equal using less sophisticated cache leads lower energy consumption figure 3a shows energy distribution memory system components 1k 4way dcache configuration main memory energy consumption dominates due large number dcache misses btrix amhmtm data accesses per instruction smallest amhmtm majority instruction accesses satisfied icache resulting significant icache energy consumption whereas btrix exhibits relatively poor instruction cache locality number icache misses 100 times next significant benchmark resulting increased energy consumption main memory increase data cache size majority data accesses satified data cache hence overall contribution icache dcache becomes significant observed figure 3b simplepower provides comprehensive framework identifying energy hotspots system helps hardware software designers focus addressing bot tlenecks rest paper evaluates software architectural optimizations targeted addressing energy hotspot system namely energy consumed data accesses 4 impactofcompileroptimizations evaluate impact compiler optimizations overall energy consumption used highlevel compilation framework based loop iteration space data ar ray layout transformations study framework proposed 14 enhanced iteration space tiling loop fusion loop distribution loop unrolling scalar placement thus compiler able apply suitable combination loop data transformations given input code optimization selection criteria similar presented 14 enhanced framework takes input code written c applies optimizations primarily improve temporal spatial data locality tiling technique employed similar one explained 27 selects suitable tile size given code input size cache configuration loop unrolling algorithm carefully weighs advantages increasing register reuse disadvantages larger loop nests selecting optimal degree unrolling similar spirit technique discussed 5 energy consumed memory system components tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm buses icache dcache io pads imemory dmemory2060100 energy consumed memory system components tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b buses icache dcache io pads imemory dmemory figure 5 energy distribution memory system applying code transformations 1k 4way dcache b 8k 4way dcache imemory dmemory energies consumed accessing main memory instructions data respectively numerous studies showing effectiveness optimizations performance eg 21 28 impact energy consumption different parts computing system however remains largely unstudied study important optimizations becoming popular embedded systems keeping pace increased use highlevel languages compilation techniques systems 18 detailed analysis energy variations brought techniques architects see components energy hotspots develop suitable architectural solutions account influence optimizations expectation compiler optimizations particular targeted improving data locality reduce overall energy consumed memory subsys tem side effect reducing number offchip data accesses satisfying majority references cache impact energy consumed datapath hand clear observed section 3 energy consumed memory subsystem much higher consumed datapath might true unoptimized codes due large number offchip accesses would interesting see whether still holds localityenhancing compiler optimizations table also shows resulting datapath memory system energy consumption result applying compiler transformations interesting observation optimizations increase datapath power codes except btrix increase due complex loop structures array subscript expressions result optimizations since optimizing btrix compiler used linear loop transformations ie transformations contain loop permutation loop reversal loop skewing 28 datapath energy increase next observe reduction memory system energy makes datapath power significant ex ample optimizations mxm benchmark datapath power constitutes 29 overall system energy 8k 8way cache configuration compared 123 optimizations fact datapath power becomes larger consumed memory system consider energy expended instruction ac cesses significant optimizations targeted improving data cache performance thus important architects continue look optimizing datapath energy consumption rather focus memory system optimizations compiler optimizations little effect energy distribution datapath components pipeline stages shown figures 4a b however energy distribution shown figure 5 memory system shows distinct differences unoptimized original versions see figure 3 optimized case relative contribution main memory significantly reduced due data cache hits hence observe contribution icache dcache energy consumption becomes significant optimized codes used thus energyefficient icache dcache architectures become important executing compiler optimized codes effectiveness architectural circuit techniques design energyefficient caches discussed section 5 mentioned earlier normally compiler automatically selects suitable set optimizations given code cache topology since uses heuristics guarantee arrive optimal solution addition automatic optimization selection also implemented directivebased optimization scheme relies userprovided directives depending applies necessary loop data transformations next forced compiler using compiler directives apply eight combinations three mainstream loop optimizations 28 namely loop unrolling tiling linear loop transformations mxm benchmark results presented figure 6 reveal best compiler transformation energy perspective varies based cache configuration observation presents new challenge compiler writers embedded systems aggressive optimizations although may lead minimum execution times necessarily result best code energy point view 1way 2way 4way 8way 1way 2way 4way 8way memory energy joules original loop opt unrolled tiled loop optunrolled loop opttiled tiledunrolled tiledloop optunrolled figure energy distribution memory system different dcache configurations result different code transformations original unoptimized program loop opt denotes code optimized using linear loop transformations unrolled denotes version loop unrolling used tiled version tiling applied 5 energy efficient cache architecture study cache energy consumption relatively new optimization techniques broadly classified circuit architectural main circuit optimizations include activating portion cells bit dbl word lines reducing bit line swings using pulsed word lines pwl isolated sense amplifiers ibl charge recycling io buffer 12 application optimizations independent code sequences many architectural techniques proposed optimizations memory system 25 13 16 many techniques introduce new level memory hierarchy cache processor dat apath instance work kin et al 16 proposed accessing small filter cache accessing first level cache idea reduce energy consumption avoiding access larger cache technique negative impact performance result significant energy savings blockbuffering bb mechanism 13 uses similar idea accessing last accessed buffered cache line accessing cache unlike circuit optimizations effectiveness architectural techniques influenced application characteristics compiler optimizations used instance software techniques used improve locality cache line grouping successively accessed data cache buffering scheme exploit improved locality thus increasing spatial locality within cache line software techniques save energy detailed study interactions software optimizations effectiveness energyefficient cache architectures useful compiler writers hardware designers capture impact circuit optimization energy estimation framework measured influence applying different combinations circuit optimizations using four different layouts 05kbits sram using hspice simu lations observed energy consumed reduced average 29 52 compared unoptimized sram applying pwlibl pwlibldbl optimizations conservatively utilize 29 reduction achieved pwlibl scheme capture efficiency circuit optimizations analytical model memory system energy refer pwlibl scheme ibl rest paper convenience first studied interaction compiler optimizations effectiveness bb mechanism order study interaction dcache enhanced include buffer last accessed set cache blocks one block buffer way code exhibits increased spatial temporal locality effectively exploit buffer define relative energy savings ratio optimized code opt unoptimized code orig given hardware optimization hopt relative energy savings ratio energy consumed due execution optimized unoptimized code respectively without hopt e optcodehopt e orighopt corresponding values hopt measure enables us evaluate effectiveness compiler optimizations exploiting hardware optimization technique figure 7 shows relative energy savings ratio bb observed block buffer mechanism effective reducing energy optimized codes except eflux due better spatial temporal locality exhibited compiler optimized codes improved locality results hits block buffer average optimized codes achieve 19 18 energy savings relative original codes using directmapped 4way cache bb reason optimized eflux code take better advantage bb unoptimized code accesses temporal locality unoptimized code better clustered leading increased data reuse block buffer next applied combination ibl bb executed optimized codes find combined effect circuit architectural software optimizations overall memory system energy observed figure 8 dcache energy consumption reduced 588 587 directmapped 4way cache configuration thus architectural circuit techniques working together reduce energy consumption even highly optimized codes sig nificantly bb ibl optimizations effective reducing energy consumed dcache important investigate impact overall memory energy reduction found memory system energy reduces 67 11 using directmapped 4way cache configuration see figure 9 also investigated influence bbibl optimization dcache due reduction energy per main memory access em result emerging technologies embedded dram edram 22 figure 10 shows combined bb ibl technique reduces memory system energy 277 new future tech 7relative energy savings optimized unoptimized codes btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm 03 02 01010305relative energy savings optimized unoptimized codes b btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm figure 7 relative energy savings ratio dcache optimized code unoptimized code using bb 1way dcaches b 4way dcaches nologies potential reduce per access energy order magnitude use em495e10j compared 163 reduction current technology em495e9j simplepower similarly used evaluate influence new technologies energyefficient techniques bb energy consumed system whole individual component particular next evaluated combination recently used wayprediction cache bb mechanism wayprediction caches used address longer cycle time associative caches compared direct mapped caches 4 prior effort focussed wayprediction caches addressing performance problem energy efficiency cache architectures evaluated recently inoue et al 10 work mru recently used algorithm predicts probes single way first used prediction turns fail remaining ways accessed time next cycle refer technique mru scheme caches use mru caches must noted mru caches could increase cache access cycle time 4 15 however work focus energy estimation optimization rather investigating energyperformance tradeoffs study effectiveness combining two different architectural techniques optimize system energy also evaluate impact software optimizations enabled simplepower optimizing compiler mru prediction studied energy savings obtained using mru caches 4way associative cache configurations observed figure 11 optimized codes benefit mru scheme obtain 21 savings original code average increased locality optimized codes increases number successful probes predicted way mru cache also find using mru scheme reduces dcache energy 702 average optimized codes compared using conventional 8k 4way associative caches see figure 12a incremental addition bb ibl provided additional 105 55 energy reduction respectively figure 12b shows energy savings entire memory system 23 242 264 mru bb ibl applied incrementally order 01010305relative energy savings optimized unoptimized codes btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm figure relative energy savings ratio dcache optimized code unoptimized code using mru 4way dcaches study section find optimized codes efficient reducing number costly terms energy accesses main memory also effective exploiting energy efficient architectural mechanisms mru caches bb also find incremental benefits applying bb scheme mru cache significantly smaller compared using techniques individually designer use similar early energy estimates provided simplepower perform energycostperformance tradeoffs new energy efficient techniques 6 implicationsofenergyefficient emerging new technologies combined energyefficient circuit architectural compiler techniques reducing memory system energy potentially create paradigm shift importance energy optimizations memory system datapath units consider influence changes energy consumed per main memory access em changes eminent due new process technologies 22 reduction physical distance main memory datapath table 3 shows memory system energy different values em four different cache organizations using two optimized codes note value used far paper lowest em value experiment section 495 theta 10 gamma11 corresponds dcache energy consumption tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base dcache energy consumption tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figure 8 dcache energy consumption optimized codes using bb ibl 1way 8k dcaches b 4way 8k dcaches01030507memory system energy consumptionj tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base memory system energy consumption tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figure 9 memory system energy optimized codes using bb using 1way 8k dcaches b 4way 8k dcaches01030507 memory system tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base memory system tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figure 10 memory system energy optimized codes using bb using 4way 16k dcaches data cache energy consumption tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base mru memory system energy consumption tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base mru mrubbibl figure 12 energy consumption combination mru bb ibl techniques applied 8k 4way associative cache configuration base dcache b memory system magnitude energy per firstlevel onchip cache access current technology recall datapath energy consumption optimized mxm psmoo codes 837mj 161mj respectively see table 2 considering fact large amounts main memory storage capacity coming closer cpu 22 expect see em values lower future change could make energy consumed datapath larger energy consumed memory example 1k 4way cache energy values datapath becomes larger memory system mxm 7 conclusions need energy efficient architectures become critical ever proliferation embedded devices also increasing complexity emerging systems chip paradigm makes essential make good energyconscious decisions early design cycle help define design parameters eliminate incorrect design paths study introduced comprehensive framework provide early energy estimates architectural level uniqueness framework captures integrated impact hardware software optimizations provides ability study system whole individual component isolation work tried answer questions raised section 1 using framework major findings research following ffl transitionsensitive cycleaccurate architecturallevel approach used provide fast compared circuitlevel simulators relatively accurate estimate energy consumption datapath example register file energy estimates simulator within 2 circuit level simulation ffl energy hotspots datapath identified pipeline registers register file consume 58 70 overall datapath energy executing original unoptimized codes however datapath energy found order two magnitude less memory system energy multidimensional array codes ffl main memory energy consumption accounts almost system energy small cache configurations executing unoptimized codes application highlevel compiler optimizations significantly reduces main memory energy causing dcache icache datapath energy contributions become significant exam ple contribution datapath energy overall system energy 8k 8way dcache increases 123 295 benchmark mxm optimized ffl improved spatial temporal locality optimized codes useful reducing accesses main memory also exploiting energyefficient cache architectures better unoptimized codes optimized codes saved 21 times energy using recently used waypredicting cache scheme compared executing unoptimized codes also save 19 energy using block buffering emerging technologies coupled combination energyefficient circuit architectural compiler optimizations shift energy hotspot found order magnitude reduction main memory energy access made possible edram technology datapath energy consumption becomes larger memory system energy executing optimized mxm code 4way dcache work observed compiler optimizations provided significant energy savings entire system simplepower framework also used evaluating effect highlevel algorithmic architec tural compilation tradeoffs energy also observed energyefficient architectures reduce energy consumed even highly optimized code significantly fact much better unoptimized codes understanding interaction hardware software optimizations system energy gained work help architects compiler writers develop energyefficient systems paper looked small subset issues respect studying integrated impact hardwaresoftware optimizations energy lot issues ripe future research interaction algorithmic selec mxm confi memory energy mj guration 1k 1way 413 819 1326 5382 10452 51011 101712 507311 1k 4way 381 459 558 1343 2326 10184 20009 98600 4k 1way 808 913 1045 2101 3420 13979 27176 132753 4k 4way 862 892 929 1225 1596 4559 8262 37889 psmoo confi memory energy mj guration 1k 1way 131 350 625 2822 5568 27534 54993 274661 1k 4way 94 156 234 858 1637 7873 15668 78026 4k 1way 173 217 272 709 1258 5639 11117 54936 4k 4way 184 213 248 529 882 3702 7230 35421 table 3 impact different em values total memory system energy consumption optimized mxm psmoo tion lowlevel compiler optimizations lowpower memory structures addressed future work 8 acknowledgements authors would like thank anonymous reviewers whose commments helped improve paper work sponsored part grants nsf mip9705128 sun microsystems intel 9 r high performance dsps whats hot whats proceedingsin proceedings international symposium low power electronics designproceedings emerging power management tools processor design simplescalar tool set predictive sequential associative cache custom memory management methodology exploration memory organization embedded multimedia system design low power digital cmos design clock power issues systemonchip designs validation architectural level power analysis technique energy issues multimedia systems trends lowpower ram circuit technologies analytical energy dissipation models low power caches improving locality using loop data transformations integrated framework inexpensive implementations selfassociativity filter cache framework estimating minimizing energy dissipation embedded hwsw systems code generation optimization embedded digital signal processors power consumption estimation cmos vlsi chips energy characterization based clustering advanced compiler design implementation software design low power memory exploration low power cache designs energy efficiency instruction level power analysis optimization software combining loop transformations considering caches scheduling high performance compilers parallel computing tr inexpensive implementations setassociativity instruction level power analysis optimization software energy characterization based clustering combining loop transformations considering caches scheduling analytical energy dissipation models lowpower caches software design low power filter cache unrollandjam using uniformly generated sets framework estimation minimizing energy dissipation embedded hwsw systems validation architectural level power analysis technique high performance dsps whats hot whats emerging power management tools processor design advanced compiler design implementation improving locality using loop data transformations integrated framework waypredicting setassociative cache high performance low energy consumption low power digital cmos design m32rdintegrating dram microprocessor cache designs energy efficiency predictive sequential associative cache clock power issues systemonachip designs code generation optimization embedded digital signal processors ctr g palermo c silvano valsecchi v zaccaria systemlevel methodology fast multiobjective design space exploration proceedings 13th acm great lakes symposium vlsi april 2829 2003 washington c usa l salvemini sami sciuto c silvano v zaccaria r zafalon methodology efficient architectural exploration energydelay tradeoffs embedded systems proceedings acm symposium applied computing march 0912 2003 melbourne florida n vijaykrishnan mahmut kandemir mary jane irwin hyun suk kim wu ye david duarte evaluating integrated hardwaresoftware optimizations using unified energy estimation framework ieee transactions computers v52 n1 p5976 january euiyoung chung luca benini giovanni de micheli automatic source code specialization energy reduction proceedings 2001 international symposium low power electronics design p8083 august 2001 huntington beach california united states gianluca palermo cristina silvano vittorio zaccaria powerperformance systemlevel exploration microsparc2based embedded architecture proceedings conference design automation test europe designers forum p20182 march 0307 nam sung kim taeho kgil valeria bertacco todd austin trevor mudge microarchitectural power modeling techniques deep submicron microprocessors proceedings 2004 international symposium low power electronics design august 0911 2004 newport beach california usa nam sung kim todd austin trevor mudge dirk grunwald challenges architectural level power modeling power aware computing kluwer academic publishers norwell 2002 jun yang rajiv gupta energyefficient load store reuse proceedings 2001 international symposium low power electronics design p7275 august 2001 huntington beach california united states david brooks pradip bose stanley e schuster hans jacobson prabhakar n kudva alper buyuktosunoglu johndavid wellman victor zyuban manish gupta peter w cook poweraware microarchitecture design modeling challenges nextgeneration microprocessors ieee micro v20 n6 p2644 november 2000 peter petrov alex orailoglu data cache energy minimizations programmable tag size matching applications proceedings 14th international symposium systems synthesis september 30october 03 2001 montral pq canada david brooks pradip bose margaret martonosi powerperformance simulation design validation strategies acm sigmetrics performance evaluation review v31 n4 p1318 march 2004 g esakkimuthu n vijaykrishnan kandemir j irwin memory system energy poster session influence hardwaresoftware optimizations proceedings 2000 international symposium low power electronics design p244246 july 2527 2000 rapallo italy todd austin eric larson dan ernst simplescalar infrastructure computer system modeling computer v35 n2 p5967 february 2002 diana marculescu anoop iyer applicationdriven processor design exploration powerperformance tradeoff analysis proceedings 2001 ieeeacm international conference computeraided design november 0408 2001 san jose california kang mahmut kandemir narayanan vijaykrishnan mary jane irwin rajarathnam chandramouli studying energy trade offs offloading computationcompilation javaenabled mobile devices ieee transactions parallel distributed systems v15 n9 p795809 september 2004 lee shidhartha das valeria bertacco todd austin david blaauw trevor mudge circuitaware architectural simulation proceedings 41st annual conference design automation june 0711 2004 san diego ca usa weiping liao lei power modeling reduction vliw processors compilers operating systems low power kluwer academic publishers norwell victor zyuban unified architecture level energyefficiency metric proceedings 12th acm great lakes symposium vlsi april 1819 2002 new york new york usa luis villa michael zhang krste asanovi dynamic zero compression cache energy reduction proceedings 33rd annual acmieee international symposium microarchitecture p214220 december 2000 monterey california united states v delaluz kandemir n vijaykrishnan j irwin sivasubramaniam kolcu compilerdirected array interleaving reducing energy multibank memories proceedings 2002 conference asia south pacific design automationvlsi design p288 january 0711 2002 gianluca palermo cristina silvano vittorio zaccaria multiobjective design space exploration embedded systems journal embedded computing v1 n3 p305316 august 2005 ozgur celebican tajana simunic rosing vincent j mooney iii energy estimation peripheral devices embedded systems proceedings 14th acm great lakes symposium vlsi april 2628 2004 boston usa trevor mudge power firstclass architectural design constraint computer v34 n4 p5258 april 2001 k ananda vardhan n srikant transition aware scheduling increasing continuous idleperiods resource units proceedings 2nd conference computing frontiers may 0406 2005 ischia italy yongxin zhu wengfai wong tefan andrei integrated performance power model superscalar processor designs proceedings 2005 conference asia south pacific design automation january 1821 2005 shanghai china g chen kandemir n vijaykrishnan j irwin w wolf energy savings compression embedded java environments proceedings tenth international symposium hardwaresoftware codesign may 0608 2002 estes park colorado junghi min hojung cha vason p srini dynamic power management dram using accessed physical addresses microprocessors microsystems v31 n1 p1524 february 2007 todd l cignetti kirill komarov carla schlatter ellis energy estimation tools palm g chen mahmut kandemir narayanan vijaykrishnan mary jane irwin mario wolczko adaptive garbage collection batteryoperated environments proceedings 2nd java virtual machine research technology symposium p112 august 0102 2002 kadayif kandemir karakoy energy saving strategy based adaptive loop parallelization proceedings 39th conference design automation june 1014 2002 new orleans louisiana usa kim n vijaykrishnan kandemir j irwin energyefficient instruction cache using pagebased placement proceedings 2001 international conference compilers architecture synthesis embedded systems november 1617 2001 atlanta georgia usa mahmut kandemir n vijaykrishnan mary jane irwin compiler optimizations low power systems power aware computing kluwer academic publishers norwell 2002 giovanni agosta gianluca palermo cristina silvano multiobjective coexploration source code transformations design space architectures lowpower embedded systems proceedings 2004 acm symposium applied computing march 1417 2004 nicosia cyprus kadayif kandemir u sezer integer linear programming based approach parallelizing applications onchip multiprocessors proceedings 39th conference design automation june 1014 2002 new orleans louisiana usa v delaluz sivasubramaniam kandemir n vijaykrishnan j irwin schedulerbased dram energy management proceedings 39th conference design automation june 1014 2002 new orleans louisiana usa ramon canal antonio gonzlez james e smith low power pipelines using significance compression proceedings 33rd annual acmieee international symposium microarchitecture p181190 december 2000 monterey california united states kadayif kandemir tuning insensor data filtering reduce energy consumption wireless sensor networks proceedings conference design automation test europe p20852 february 1620 2004 russ joseph margaret martonosi runtime power estimation high performance microprocessors proceedings 2001 international symposium low power electronics design p135140 august 2001 huntington beach california united states ozturk g chen kandemir karakoy cache miss clustering banked memory systems proceedings 2006 ieeeacm international conference computeraided design november 0509 2006 san jose california gilberto contreras margaret martonosi jinzhan peng roy ju gueiyuan lueh xtrem power simulator intel xscale core acm sigplan notices v39 n7 july 2004 mahmut kandemir j ramanujam choudhary exploiting shared scratch pad memory space embedded multiprocessor systems proceedings 39th conference design automation june 1014 2002 new orleans louisiana usa min zhao bruce childers mary lou soffa predicting impact optimizations embedded systems acm sigplan notices v38 n7 july mats brorsson mikael collin adaptive flexible dictionary code compression embedded applications proceedings 2006 international conference compilers architecture synthesis embedded systems october 2225 2006 seoul korea peter grun nikil dutt alex nicolau apex access pattern based memory architecture exploration proceedings 14th international symposium systems synthesis september 30october 03 2001 montral pq canada john seng eric tune dean tullsen reducing power dynamic critical path information proceedings 34th annual acmieee international symposium microarchitecture december 0105 2001 austin texas huiyang zhou mark c toburen eric rotenberg thomas conte adaptive mode control staticpowerefficient cache design acm transactions embedded computing systems tecs v2 n3 p347372 august brooks p bose v srinivasan k gschwind p g emma g rosenfield new methodology earlystage microarchitecturelevel powerperformance analysis microprocessors ibm journal research development v47 n56 p653670 september viji srinivasan david brooks michael gschwind pradip bose victor zyuban philip n strenski philip g emma optimizing pipelines power performance proceedings 35th annual acmieee international symposium microarchitecture november 1822 2002 istanbul turkey gilberto contreras margaret martonosi jinzhang peng gueiyuan lueh roy ju xtrem power performance simulator intel xscale core design experiences acm transactions embedded computing systems tecs v6 n1 february 2007 lode nachtergaele vivek tiwari nikil dutt system architecturelevel power reduction microprocessorbased communication multimedia applications proceedings 2000 ieeeacm international conference computeraided design november 0509 2000 san jose california kadayif kandemir n vijaykrishnan j irwin j ramanujam morphable cache architectures potential benefits acm sigplan notices v36 n8 p128137 aug 2001 yang wayne wolf n vijaykrishnan n serpanos yuan xie power attack resistant cryptosystem design dynamic voltage frequency switching approach proceedings conference design automation test europe p6469 march 0711 2005 gilles pokam olivier rochecouste andr seznec franois bodin speculative software management datapathwidth energy optimization acm sigplan notices v39 n7 july 2004 kadayif sivasubramaniam kandemir g kandiraju g chen generating physical addresses directly saving instruction tlb energy proceedings 35th annual acmieee international symposium microarchitecture november 1822 2002 istanbul turkey g chen r shetty kandemir n vijaykrishnan j irwin wolczko tuning garbage collection reducing memory system energy embedded java environment acm transactions embedded computing systems tecs v1 n1 p2755 november 2002 eduardo pinheiro ricardo bianchini enrique v carrera taliver heath dynamic cluster reconfiguration power performance compilers operating systems low power kluwer academic publishers norwell daniele folegnani antonio gonzlez energyeffective issue logic acm sigarch computer architecture news v29 n2 p230239 may 2001 michael huang jose renau seungmoon yoo josep torrellas framework dynamic energy efficiency temperature management proceedings 33rd annual acmieee international symposium microarchitecture p202213 december 2000 monterey california united states kadayif sivasubramaniam kandemir g kandiraju g chen optimizing instruction tlb energy using software hardware techniques acm transactions design automation electronic systems todaes v10 n2 p229257 april 2005 j adam butts gurindar sohi static power model architects proceedings 33rd annual acmieee international symposium microarchitecture p191201 december 2000 monterey california united states peter grun nikil dutt alex nicolau access patternbased memory connectivity architecture exploration acm transactions embedded computing systems tecs v2 n1 p3373 february daniele folegnani antonio gonzlez energyeffective issue logic acm sigarch computer architecture news v29 n2 p230239 may 2001 kathleen baynes chris collins eric fiterman brinda ganesh paul kohout christine smit tiebing zhang bruce jacob performance energy consumption three embedded realtime operating systems proceedings 2001 international conference compilers architecture synthesis embedded systems november 1617 2001 atlanta georgia usa jason flinn satyanarayanan managing battery lifetime energyaware adaptation acm transactions computer systems tocs v22 n2 p137179 may 2004 n vijaykrishnan kandemir kim tomar sivasubramaniam j irwin energy behavior java applications memory perspective proceedings javatm virtual machine research technology symposium javatm virtual machine research technology symposium p2323 april 2324 2001 monterey california soontae kim n vijaykrishnan mahmut kandemir anand sivasubramaniam mary jane irwin partitioned instruction cache architecture energy efficiency acm transactions embedded computing systems tecs v2 n2 p163185 may h saputra kandemir n vijaykrishnan j irwin j hu ch hsu u kremer energyconscious compilation based voltage scaling acm sigplan notices v37 n7 july 2002 nikil dutt alex nicolau hiroyuki tomiyama ashok halambi new directions compiler technology embedded systems embedded tutorial proceedings 2001 conference asia south pacific design automation p409414 january 2001 yokohama japan kathleen baynes chris collins eric fiterman brinda ganesh paul kohout christine smit tiebing zhang bruce jacob performance energy consumption embedded realtime operating systems ieee transactions computers v52 n11 p14541469 november victor delaluz mahmut kandemir n vijaykrishnan anand sivasubramaniam mary jane irwin hardware software techniques controlling dram power modes ieee transactions computers v50 n11 p11541173 november 2001 victor de la luz ismail kadayif mahmut kandemir uger sezer access pattern restructuring memory energy ieee transactions parallel distributed systems v15 n4 p289303 april 2004 parikh soontae kim kandemir n vijaykrishnan j irwin instruction scheduling low power journal vlsi signal processing systems v37 n1 p129149 may 2004 victor de la luz mahmut kandemir array regrouping use compiling dataintensive embedded applications ieee transactions computers v53 n1 p119 january 2004 ismail kadayif mahmut kandemir guilin chen ozcan ozturk mustafa karakoy ugur sezer optimizing arrayintensive applications onchip multiprocessors ieee transactions parallel distributed systems v16 n5 p396411 may 2005 pin zhou vivek pandey jagadeesan sundaresan anand raghuraman yuanyuan zhou sanjeev kumar dynamic tracking page miss ratio curve memory management acm sigops operating systems review v38 n5 december 2004 kadayif kandemir g chen n vijaykrishnan j irwin sivasubramaniam compilerdirected highlevel energy estimation optimization acm transactions embedded computing systems tecs v4 n4 p819850 november 2005 ning sudhanva gurumurthi anand sivasubramaniam narayanan vijaykrishnan mahmut kandemir mary jane irwin energyperformance tradeoffs spatial access methods memoryresident data vldb journal international journal large data bases v11 n3 p179197 november 2002