-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 19      
 Total paths improved: 13      
-------------------------

Path 1
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[6]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D
------------------------
Path min-delay slack:     -1157 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D
-------------------------------------
  Pin max-delay slack:     4563 ps
  Min-delay inserted:      1158 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]_CFG1D_TEST


Path 2
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D
------------------------
Path min-delay slack:     -1054 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D
-------------------------------------
  Pin max-delay slack:     4365 ps
  Min-delay inserted:      1064 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]_CFG1C_TEST2
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]_CFG1C_TEST1
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]_CFG1C_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]_CFG1C_TEST


Path 3
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D
------------------------
Path min-delay slack:     -1052 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D
-------------------------------------
  Pin max-delay slack:     4361 ps
  Min-delay inserted:      1193 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]_CFG1C_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]_CFG1D_TEST


Path 4
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D
------------------------
Path min-delay slack:     -1042 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D
-------------------------------------
  Pin max-delay slack:     4360 ps
  Min-delay inserted:      1148 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1A_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1D_TEST


Path 5
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D
------------------------
Path min-delay slack:     -1042 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D
-------------------------------------
  Pin max-delay slack:     4358 ps
  Min-delay inserted:      1139 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]_CFG1C_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]_CFG1D_TEST


Path 6
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[8]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D
------------------------
Path min-delay slack:     -1031 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D
-------------------------------------
  Pin max-delay slack:     4322 ps
  Min-delay inserted:      1178 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]_CFG1A_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]_CFG1D_TEST


Path 7
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[9]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D
------------------------
Path min-delay slack:     -1025 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D
-------------------------------------
  Pin max-delay slack:     4312 ps
  Min-delay inserted:      1122 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]_CFG1A_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]_CFG1C_TEST2
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]_CFG1C_TEST1
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]_CFG1C_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]_CFG1C_TEST


Path 8
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[5]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D
------------------------
Path min-delay slack:     -1020 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D
-------------------------------------
  Pin max-delay slack:     4297 ps
  Min-delay inserted:      1149 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]_CFG1A_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]_CFG1D_TEST


Path 9
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[7]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D
------------------------
Path min-delay slack:     -1006 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D
-------------------------------------
  Pin max-delay slack:     4272 ps
  Min-delay inserted:      1149 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]_CFG1A_TEST
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]_CFG1D_TEST1
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]_CFG1D_TEST0
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]_CFG1D_TEST


Path 10
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D
------------------------
Path min-delay slack:      -832 ps
------------------------
  On sink pin: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D
-------------------------------------
  Pin max-delay slack:     7217 ps
  Min-delay inserted:       922 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1D_TEST0
      mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1D_TEST


Path 11
------------------------
From: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:D
------------------------
Path min-delay slack:      -691 ps
------------------------
  On sink pin: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:D
-------------------------------------
  Pin max-delay slack:     3677 ps
  Min-delay inserted:       798 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1A_TEST
      mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1D_TEST


Path 12
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:      -534 ps
------------------------
  On sink pin: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:A
-------------------------------------
  Pin max-delay slack:    50578 ps
  Min-delay inserted:       669 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_CFG1D_TEST


Path 13
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:D
------------------------
Path min-delay slack:        -1 ps
------------------------
  On sink pin: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:D
-------------------------------------
  Pin max-delay slack:   195095 ps
  Min-delay inserted:       371 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]_CFG1C_TEST


Path 14
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D
------------------------
Path min-delay slack:     -1233 ps
------------------------
... None of the following nets could be modified:
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]
      m2s010_som_sb_0/CCC_0/GL0_net

Path 15
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[10]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D
------------------------
Path min-delay slack:     -1233 ps
------------------------
... None of the following nets could be modified:
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]
      m2s010_som_sb_0/CCC_0/GL0_net

Path 16
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[11]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D
------------------------
Path min-delay slack:     -1165 ps
------------------------
... None of the following nets could be modified:
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]
      m2s010_som_sb_0/CCC_0/GL0_net

Path 17
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:      -322 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7_rgbr_net_1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast
      CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1
      CommsFPGA_top_0/BIT_CLK_0
      CommsFPGA_top_0/MANCHESTER_OUT_5
      CommsFPGA_top_0/tx_preamble_pat_en

Path 18
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:      -309 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7_rgbr_net_1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast
      CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1
      CommsFPGA_top_0/BIT_CLK_0
      CommsFPGA_top_0/MANCHESTER_OUT_5
      CommsFPGA_top_0/TX_PreAmble

Path 19
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:       -51 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7_rgbr_net_1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast
      CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1
      CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1
      CommsFPGA_top_0/BIT_CLK_0
      CommsFPGA_top_0/MANCHESTER_OUT_5
      CommsFPGA_top_0/un19_tx_dataen



-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 7       
 Total paths improved: 0       
-------------------------

Path 1
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D
------------------------
Path min-delay slack:     -1233 ps
------------------------
... None of the following nets could be modified:
      m2s010_som_sb_0/CCC_0/GL0_net
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]

Path 2
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[10]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D
------------------------
Path min-delay slack:     -1233 ps
------------------------
... None of the following nets could be modified:
      m2s010_som_sb_0/CCC_0/GL0_net
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]

Path 3
------------------------
From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[11]:CLK
  To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D
------------------------
Path min-delay slack:     -1165 ps
------------------------
... None of the following nets could be modified:
      m2s010_som_sb_0/CCC_0/GL0_net
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]

Path 4
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:      -322 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/BIT_CLK_0
      CommsFPGA_top_0/tx_preamble_pat_en
      CommsFPGA_top_0/MANCHESTER_OUT_5
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7_rgbr_net_1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast
      CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1

Path 5
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:      -309 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/BIT_CLK_0
      CommsFPGA_top_0/TX_PreAmble
      CommsFPGA_top_0/MANCHESTER_OUT_5
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7_rgbr_net_1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast
      CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1

Path 6
------------------------
From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE
  To: CommsFPGA_top_0/BIT_CLK:ALn
------------------------
Path min-delay slack:      -130 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/bd_reset
      m2s010_som_sb_0/CCC_0/GL0_net
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR
      m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
      m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
      m2s010_som_sb_0_GPIO_28_SW_RESET

Path 7
------------------------
From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK
  To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D
------------------------
Path min-delay slack:       -51 ps
------------------------
... None of the following nets could be modified:
      CommsFPGA_top_0/BIT_CLK_0
      CommsFPGA_top_0/un19_tx_dataen
      CommsFPGA_top_0/MANCHESTER_OUT_5
      CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7_rgbr_net_1
      CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast
      CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1


Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;
         - the sink and driving pins are placed in the same cluster.

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.



