// Seed: 827681491
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output uwire id_6,
    output wire  id_7,
    input  tri1  id_8,
    output wand  id_9,
    input  wire  id_10,
    input  uwire id_11
);
endmodule
module module_1 (
    output wire id_0,
    inout tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output supply0 id_9
);
  assign id_1 = 1;
  xor (id_0, id_5, id_4, id_7, id_2, id_6, id_8, id_1);
  module_0(
      id_1, id_0, id_5, id_1, id_5, id_6, id_1, id_1, id_2, id_1, id_1, id_3
  );
endmodule
