{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650596255039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650596255039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:57:34 2022 " "Processing started: Thu Apr 21 21:57:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650596255039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596255039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596255039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650596255232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650596255232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux " "Found entity 1: n2tmux" {  } { { "01/n2tmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux16 " "Found entity 1: n2tmux16" {  } { { "01/n2tmux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "VGA/clock_divider.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "02/HalfAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "02/FullAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "02/Add16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/alun2t.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/alun2t.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn2t " "Found entity 1: ALUn2t" {  } { { "02/ALUn2t.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rzfpga_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rzfpga_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rzfpga_pc " "Found entity 1: rzfpga_pc" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n8waymux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n8waymux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8WayMux16 " "Found entity 1: n8WayMux16" {  } { { "01/n8WayMux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n8WayMux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_8_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_8_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_8_way " "Found entity 1: dmux_8_way" {  } { { "01/dmux_8_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_4_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_4_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_4_way " "Found entity 1: dmux_4_way" {  } { { "01/dmux_4_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_4_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "01/dmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/register.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "03/BRAM/register.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_8 " "Found entity 1: bram_ram_8" {  } { { "03/BRAM/bram_ram_8.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/slowclktest.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/slowclktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 slowclktest " "Found entity 1: slowclktest" {  } { { "03/slowclktest.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/slowclktest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650596260723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596260723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rzfpga_pc " "Elaborating entity \"rzfpga_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650596260749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 rzfpga_pc.v(109) " "Verilog HDL assignment warning at rzfpga_pc.v(109): truncated value with size 16 to match size of target (3)" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA0 rzfpga_pc.v(28) " "Output port \"SDA0\" at rzfpga_pc.v(28) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA1 rzfpga_pc.v(29) " "Output port \"SDA1\" at rzfpga_pc.v(29) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA2 rzfpga_pc.v(30) " "Output port \"SDA2\" at rzfpga_pc.v(30) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA3 rzfpga_pc.v(31) " "Output port \"SDA3\" at rzfpga_pc.v(31) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA4 rzfpga_pc.v(32) " "Output port \"SDA4\" at rzfpga_pc.v(32) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA5 rzfpga_pc.v(33) " "Output port \"SDA5\" at rzfpga_pc.v(33) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA6 rzfpga_pc.v(34) " "Output port \"SDA6\" at rzfpga_pc.v(34) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA7 rzfpga_pc.v(35) " "Output port \"SDA7\" at rzfpga_pc.v(35) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA8 rzfpga_pc.v(36) " "Output port \"SDA8\" at rzfpga_pc.v(36) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA9 rzfpga_pc.v(37) " "Output port \"SDA9\" at rzfpga_pc.v(37) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA10 rzfpga_pc.v(38) " "Output port \"SDA10\" at rzfpga_pc.v(38) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA11 rzfpga_pc.v(39) " "Output port \"SDA11\" at rzfpga_pc.v(39) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDBS0 rzfpga_pc.v(40) " "Output port \"SDBS0\" at rzfpga_pc.v(40) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDBS1 rzfpga_pc.v(41) " "Output port \"SDBS1\" at rzfpga_pc.v(41) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDLDQM rzfpga_pc.v(42) " "Output port \"SDLDQM\" at rzfpga_pc.v(42) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDUDQM rzfpga_pc.v(43) " "Output port \"SDUDQM\" at rzfpga_pc.v(43) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCKE rzfpga_pc.v(44) " "Output port \"SDCKE\" at rzfpga_pc.v(44) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCLK rzfpga_pc.v(45) " "Output port \"SDCLK\" at rzfpga_pc.v(45) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCS rzfpga_pc.v(46) " "Output port \"SDCS\" at rzfpga_pc.v(46) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAS rzfpga_pc.v(47) " "Output port \"SDRAS\" at rzfpga_pc.v(47) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCAS rzfpga_pc.v(48) " "Output port \"SDCAS\" at rzfpga_pc.v(48) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDWE rzfpga_pc.v(49) " "Output port \"SDWE\" at rzfpga_pc.v(49) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 "|rzfpga_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUn2t ALUn2t:ALU_instance_main " "Elaborating entity \"ALUn2t\" for hierarchy \"ALUn2t:ALU_instance_main\"" {  } { { "rzfpga_pc.v" "ALU_instance_main" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 ALUn2t:ALU_instance_main\|Add16:add16_alu_a " "Elaborating entity \"Add16\" for hierarchy \"ALUn2t:ALU_instance_main\|Add16:add16_alu_a\"" {  } { { "02/ALUn2t.v" "add16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a " "Elaborating entity \"FullAdder\" for hierarchy \"ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\"" {  } { { "02/Add16.v" "full_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a " "Elaborating entity \"HalfAdder\" for hierarchy \"ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a\"" {  } { { "02/FullAdder.v" "half_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux16 ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a " "Elaborating entity \"n2tmux16\" for hierarchy \"ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a\"" {  } { { "02/ALUn2t.v" "mux16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a\|n2tmux:mux16_a " "Elaborating entity \"n2tmux\" for hierarchy \"ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a\|n2tmux:mux16_a\"" {  } { { "01/n2tmux16.v" "mux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "rzfpga_pc.v" "hvsync" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(34) " "Verilog HDL assignment warning at hvsync_generator.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650596260764 "|rzfpga_pc|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(40) " "Verilog HDL assignment warning at hvsync_generator.v(40): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650596260764 "|rzfpga_pc|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_a " "Elaborating entity \"register\" for hierarchy \"register:register_a\"" {  } { { "rzfpga_pc.v" "register_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596260813 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650596261051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ0 " "bidirectional pin \"DQ0\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ1 " "bidirectional pin \"DQ1\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ2 " "bidirectional pin \"DQ2\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ3 " "bidirectional pin \"DQ3\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ4 " "bidirectional pin \"DQ4\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ5 " "bidirectional pin \"DQ5\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ6 " "bidirectional pin \"DQ6\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ7 " "bidirectional pin \"DQ7\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ8 " "bidirectional pin \"DQ8\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ9 " "bidirectional pin \"DQ9\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ10 " "bidirectional pin \"DQ10\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ11 " "bidirectional pin \"DQ11\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ12 " "bidirectional pin \"DQ12\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ13 " "bidirectional pin \"DQ13\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ14 " "bidirectional pin \"DQ14\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ15 " "bidirectional pin \"DQ15\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650596261055 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1650596261055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDA0 GND " "Pin \"SDA0\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA1 GND " "Pin \"SDA1\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA2 GND " "Pin \"SDA2\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA3 GND " "Pin \"SDA3\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA4 GND " "Pin \"SDA4\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA5 GND " "Pin \"SDA5\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA5"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA6 GND " "Pin \"SDA6\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA7 GND " "Pin \"SDA7\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA8 GND " "Pin \"SDA8\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA8"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA9 GND " "Pin \"SDA9\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA9"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA10 GND " "Pin \"SDA10\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA10"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA11 GND " "Pin \"SDA11\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDA11"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDBS0 GND " "Pin \"SDBS0\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDBS0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDBS1 GND " "Pin \"SDBS1\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDBS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDLDQM GND " "Pin \"SDLDQM\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDLDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDUDQM GND " "Pin \"SDUDQM\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDUDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCKE GND " "Pin \"SDCKE\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDCKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCLK GND " "Pin \"SDCLK\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCS GND " "Pin \"SDCS\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAS GND " "Pin \"SDRAS\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDRAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCAS GND " "Pin \"SDCAS\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDCAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDWE GND " "Pin \"SDWE\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650596261066 "|rzfpga_pc|SDWE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650596261066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650596261114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650596262451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650596262451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650596262470 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650596262470 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650596262470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650596262470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650596262470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650596262479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:57:42 2022 " "Processing ended: Thu Apr 21 21:57:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650596262479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650596262479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650596262479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650596262479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650596263379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650596263379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:57:43 2022 " "Processing started: Thu Apr 21 21:57:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650596263379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650596263379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650596263379 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650596263427 ""}
{ "Info" "0" "" "Project  = rzfpga_pc" {  } {  } 0 0 "Project  = rzfpga_pc" 0 0 "Fitter" 0 0 1650596263427 ""}
{ "Info" "0" "" "Revision = rzfpga_pc" {  } {  } 0 0 "Revision = rzfpga_pc" 0 0 "Fitter" 0 0 1650596263427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650596263472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650596263472 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rzfpga_pc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"rzfpga_pc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650596263476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650596263505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650596263505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650596263566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650596263569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650596263638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650596263638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650596263638 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650596263638 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650596263640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650596263640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650596263640 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650596263640 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650596263640 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650596263640 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rzfpga_pc.sdc " "Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650596263899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650596263900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650596263901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650596263901 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650596263901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650596263910 ""}  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650596263910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hvsync_generator:hvsync\|pixel_clk  " "Automatically promoted node hvsync_generator:hvsync\|pixel_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650596263910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|pixel_clk~0 " "Destination node hvsync_generator:hvsync\|pixel_clk~0" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650596263910 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650596263910 ""}  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650596263910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650596264047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650596264047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650596264047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650596264048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650596264048 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650596264049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650596264049 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650596264049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650596264058 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650596264058 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650596264058 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ldg " "Node \"ldg\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ldg" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650596264074 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1650596264074 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650596264074 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650596264076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650596264349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650596264379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650596264387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650596264660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650596264660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650596264803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650596265057 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650596265057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650596265206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650596265206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650596265208 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650596265279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650596265286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650596265376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650596265376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650596265473 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650596265708 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650596265855 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ0 a permanently disabled " "Pin DQ0 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ0 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ1 a permanently disabled " "Pin DQ1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ2 a permanently disabled " "Pin DQ2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ2" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ3 a permanently disabled " "Pin DQ3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ3 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ3" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ4 a permanently disabled " "Pin DQ4 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ4 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ4" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ5 a permanently disabled " "Pin DQ5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ5 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ5" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ6 a permanently disabled " "Pin DQ6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ6 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ6" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ7 a permanently disabled " "Pin DQ7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ7 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ7" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ8 a permanently disabled " "Pin DQ8 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ8 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ8" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ9 a permanently disabled " "Pin DQ9 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ9 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ9" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ10 a permanently disabled " "Pin DQ10 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ10 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ10" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ11 a permanently disabled " "Pin DQ11 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ11 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ11" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ12 a permanently disabled " "Pin DQ12 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ12 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ12" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ13 a permanently disabled " "Pin DQ13 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ13 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ13" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ14 a permanently disabled " "Pin DQ14 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ14 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ14" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ15 a permanently disabled " "Pin DQ15 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DQ15 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ15" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650596265859 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1650596265859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/output_files/rzfpga_pc.fit.smsg " "Generated suppressed messages file C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/output_files/rzfpga_pc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650596265885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5490 " "Peak virtual memory: 5490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650596266080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:57:46 2022 " "Processing ended: Thu Apr 21 21:57:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650596266080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650596266080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650596266080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650596266080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650596266911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650596266912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:57:46 2022 " "Processing started: Thu Apr 21 21:57:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650596266912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650596266912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650596266912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650596267056 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650596267232 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650596267242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650596267328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:57:47 2022 " "Processing ended: Thu Apr 21 21:57:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650596267328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650596267328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650596267328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650596267328 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650596268000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650596268317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650596268318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:57:48 2022 " "Processing started: Thu Apr 21 21:57:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650596268318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rzfpga_pc -c rzfpga_pc " "Command: quartus_sta rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650596268373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650596268474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650596268474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268501 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rzfpga_pc.sdc " "Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650596268583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268584 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hvsync_generator:hvsync\|pixel_clk hvsync_generator:hvsync\|pixel_clk " "create_clock -period 1.000 -name hvsync_generator:hvsync\|pixel_clk hvsync_generator:hvsync\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650596268584 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650596268584 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268584 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268586 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650596268587 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650596268591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650596268604 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650596268604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.163 " "Worst-case setup slack is -4.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.163             -78.633 clk50  " "   -4.163             -78.633 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.177             -41.014 hvsync_generator:hvsync\|pixel_clk  " "   -2.177             -41.014 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.583 " "Worst-case hold slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 clk50  " "    0.583               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 hvsync_generator:hvsync\|pixel_clk  " "    0.640               0.000 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650596268620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650596268623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.993 clk50  " "   -3.000             -60.993 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 hvsync_generator:hvsync\|pixel_clk  " "   -1.487             -34.201 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268625 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650596268649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650596268663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650596268788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650596268821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650596268821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.821 " "Worst-case setup slack is -3.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.821             -66.974 clk50  " "   -3.821             -66.974 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947             -35.953 hvsync_generator:hvsync\|pixel_clk  " "   -1.947             -35.953 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.540 " "Worst-case hold slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 clk50  " "    0.540               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 hvsync_generator:hvsync\|pixel_clk  " "    0.572               0.000 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650596268838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650596268840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.993 clk50  " "   -3.000             -60.993 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 hvsync_generator:hvsync\|pixel_clk  " "   -1.487             -34.201 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268844 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650596268874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650596268952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650596268953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650596268953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.168 " "Worst-case setup slack is -1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168             -14.653 clk50  " "   -1.168             -14.653 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -4.395 hvsync_generator:hvsync\|pixel_clk  " "   -0.344              -4.395 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 clk50  " "    0.231               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 hvsync_generator:hvsync\|pixel_clk  " "    0.266               0.000 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650596268963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650596268966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.621 clk50  " "   -3.000             -44.621 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 hvsync_generator:hvsync\|pixel_clk  " "   -1.000             -23.000 hvsync_generator:hvsync\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650596268970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650596268970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650596269249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650596269249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650596269295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:57:49 2022 " "Processing ended: Thu Apr 21 21:57:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650596269295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650596269295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650596269295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650596269295 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650596269898 ""}
