/** @file
 
  @copyright
  INTEL CONFIDENTIAL
  Copyright 2006 - 2018 Intel Corporation. <BR>
  
  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.
  
  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.
  
  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/
#ifndef _MEM_PERFORMANCE_VALUE_TABLES_H_
#define _MEM_PERFORMANCE_VALUE_TABLES_H_

#include <Library/ProcMemInitChipLib.h>

#if defined(DEBUG_CODE_BLOCK)

#include "MemMcRegs.h"

/* 
  Tables were generated by using emulation performance spreadsheet and the header files containing the
  registers and fields requested. Script was generated to parse both files and generate the structures
  listed below. These structures are divided in register and another structure for field list per IP.
*/
REGISTER_LIST MemTimingRegList[] = 
  {{/* 0,*/                    MEMORY_TIMINGS_ADJ_MCDDC_CTL_REG,                   "MEMORY_TIMINGS_ADJ"},
   {/* 1,*/           MEMORY_TIMINGS_BANK_TCL_TWL_MCDDC_CTL_REG,          "MEMORY_TIMINGS_BANK_TCL_TWL"},
   {/* 2,*/              MEMORY_TIMINGS_BANK_TRCD_MCDDC_CTL_REG,             "MEMORY_TIMINGS_BANK_TRCD"},
   {/* 3,*/  MEMORY_TIMINGS_BANK_TRDA_TWRA_TWRPRE_MCDDC_CTL_REG, "MEMORY_TIMINGS_BANK_TRDA_TWRA_TWRPRE"},
   {/* 4,*/      MEMORY_TIMINGS_BANK_TRP_TRC_TRAS_MCDDC_CTL_REG,     "MEMORY_TIMINGS_BANK_TRP_TRC_TRAS"},
   {/* 5,*/          MEMORY_TIMINGS_BANK_TRTP_TWR_MCDDC_CTL_REG,         "MEMORY_TIMINGS_BANK_TRTP_TWR"},
   {/* 6,*/             MEMORY_TIMINGS_CAS2CAS_DD_MCDDC_CTL_REG,            "MEMORY_TIMINGS_CAS2CAS_DD"},
   {/* 7,*/             MEMORY_TIMINGS_CAS2CAS_DR_MCDDC_CTL_REG,            "MEMORY_TIMINGS_CAS2CAS_DR"},
   {/* 8,*/             MEMORY_TIMINGS_CAS2CAS_DS_MCDDC_CTL_REG,            "MEMORY_TIMINGS_CAS2CAS_DS"},
   {/* 9,*/             MEMORY_TIMINGS_CAS2CAS_SG_MCDDC_CTL_REG,            "MEMORY_TIMINGS_CAS2CAS_SG"},
   {/*10,*/             MEMORY_TIMINGS_CAS2CAS_SR_MCDDC_CTL_REG,            "MEMORY_TIMINGS_CAS2CAS_SR"},
   {/*11,*/      MEMORY_TIMINGS_RANK_TRRD_IMPLPRE_MCDDC_CTL_REG,     "MEMORY_TIMINGS_RANK_TRRD_IMPLPRE"},
   {/*12,*/         MEMORY_TIMINGS_RANK_TRRD_TFAW_MCDDC_CTL_REG,        "MEMORY_TIMINGS_RANK_TRRD_TFAW"},
  };

REGISTER_LIST SchRegList[] = 
  {{/* 0,*/              SCHEDULER_BLOCKING_RULES_MCDDC_CTL_REG,             "SCHEDULER_BLOCKING_RULES"},
   {/* 1,*/              SCHEDULER_CMD_STARVATION_MCDDC_CTL_REG,             "SCHEDULER_CMD_STARVATION"},
   {/* 2,*/                     SCHEDULER_ENABLES_MCDDC_CTL_REG,                    "SCHEDULER_ENABLES"},
   {/* 3,*/                    SCHEDULER_IDLETIME_MCDDC_CTL_REG,                   "SCHEDULER_IDLETIME"},
   {/* 4,*/                   SCHEDULER_IDLETIME2_MCDDC_CTL_REG,                  "SCHEDULER_IDLETIME2"},
   {/* 5,*/                    SCHEDULER_PENDINGQ_MCDDC_CTL_REG,                   "SCHEDULER_PENDINGQ"},
   {/* 6,*/                  SCHEDULER_PREEMPTION_MCDDC_CTL_REG,                 "SCHEDULER_PREEMPTION"},
   {/* 7,*/                    SCHEDULER_QOS_HIGH_MCDDC_CTL_REG,                   "SCHEDULER_QOS_HIGH"},
   {/* 8,*/                     SCHEDULER_QOS_LOW_MCDDC_CTL_REG,                    "SCHEDULER_QOS_LOW"},
   {/* 9,*/                     SCHEDULER_QOS_MED_MCDDC_CTL_REG,                    "SCHEDULER_QOS_MED"},
   {/*10,*/                 SCHEDULER_READ_STARVE_MCDDC_CTL_REG,                "SCHEDULER_READ_STARVE"},
   {/*11,*/                         SCHEDULER_RMM_MCDDC_CTL_REG,                        "SCHEDULER_RMM"},
   {/*12,*/           SCHEDULER_RPQ_PCH0_ENTRY_EN_MCDDC_CTL_REG,          "SCHEDULER_RPQ_PCH0_ENTRY_EN"},
   {/*13,*/           SCHEDULER_RPQ_PCH1_ENTRY_EN_MCDDC_CTL_REG,          "SCHEDULER_RPQ_PCH1_ENTRY_EN"},
   {/*14,*/                         SCHEDULER_WMM_MCDDC_CTL_REG,                        "SCHEDULER_WMM"},
   {/*15,*/           SCHEDULER_WPQ_PCH0_ENTRY_EN_MCDDC_CTL_REG,          "SCHEDULER_WPQ_PCH0_ENTRY_EN"},
   {/*16,*/           SCHEDULER_WPQ_PCH1_ENTRY_EN_MCDDC_CTL_REG,          "SCHEDULER_WPQ_PCH1_ENTRY_EN"},
   {/*17,*/                SCHEDULER_WRITE_STARVE_MCDDC_CTL_REG,               "SCHEDULER_WRITE_STARVE"},
  };

FIELD_LIST MemTimingFieldList[] = 
  {{ 0,                    "read_preamble",  0,  1},
   { 0,                   "write_preamble",  1,  1},
   { 0,                    "t_cwl_adj_neg",  2,  2},
   { 0,                        "t_cwl_adj",  4,  4},
   { 0,                           "en_3ds",  8,  1},
   { 0,                      "cmd_stretch",  9,  2},
   { 0,                  "dparity_latency", 11,  2},
   { 1,                             "t_cl",  0,  6},
   { 1,                             "t_wl", 16,  5},
   { 2,                         "t_rcd_rd",  0,  7},
   { 2,                         "t_rcd_wr",  8,  7},
   { 2,                      "t_rcd_imprd", 15,  7},
   { 2,                      "t_rcd_impwr", 22,  7},
   { 3,                            "t_rda",  0,  7},
   { 3,                            "t_wra",  8,  7},
   { 3,                          "t_wrpre", 16,  7},
   { 4,                             "t_rp",  0,  7},
   { 4,                             "t_rc",  8,  7},
   { 4,                            "t_ras", 24,  7},
   { 5,                            "t_rtp",  0,  7},
   { 5,                             "t_wr",  8,  7},
   { 6,                           "t_rrdd",  0,  5},
   { 6,                           "t_wwdd",  8,  5},
   { 6,                           "t_rwdd", 16,  5},
   { 6,                           "t_wrdd", 24,  5},
   { 7,                           "t_rrdr",  0,  5},
   { 7,                           "t_wwdr",  8,  5},
   { 7,                           "t_rwdr", 16,  5},
   { 7,                           "t_wrdr", 24,  5},
   { 8,                           "t_rrds",  0,  5},
   { 8,                           "t_wwds",  8,  5},
   { 8,                           "t_rwds", 16,  5},
   { 8,                           "t_wrds", 24,  5},
   { 9,                           "t_rrsg",  0,  5},
   { 9,                           "t_wwsg",  8,  5},
   { 9,                           "t_rwsg", 16,  7},
   { 9,                           "t_wrsg", 24,  6},
   {10,                           "t_rrsr",  0,  4},
   {10,                           "t_wwsr",  8,  4},
   {10,                           "t_rwsr", 16,  7},
   {10,                           "t_wrsr", 24,  6},
   {11,                      "t_rrd_s_a2i",  0,  5},
   {11,                      "t_rrd_l_a2i",  8,  5},
   {11,                      "t_rrd_s_i2a", 16,  5},
   {11,                      "t_rrd_l_i2a", 24,  5},
   {12,                          "t_rrd_s",  0,  5},
   {12,                          "t_rrd_l",  8,  5},
   {12,                            "t_faw", 16,  6},
  };

FIELD_LIST SchFieldList[] = 
  {{ 0,                 "top_strv_blck_en",  0,  1},
   { 0, "crit_maj_blck_noncrit_min_rmm_en",  1,  1},
   { 0, "crit_maj_blck_noncrit_min_wmm_en",  2,  1},
   { 0,    "crit_maj_blck_crit_min_rmm_en",  3,  1},
   { 0,    "crit_maj_blck_crit_min_wmm_en",  4,  1},
   { 0, "crit_min_blck_noncrit_maj_rmm_en",  5,  1},
   { 0, "crit_min_blck_noncrit_maj_wmm_en",  6,  1},
   { 1,                       "starved_en",  0,  1},
   { 1,                      "granularity",  4,  2},
   { 1,                   "critical_count",  8,  4},
   { 1,                    "starved_count", 16,  4},
   { 2,               "link_major_mode_en",  1,  1},
   { 2,                   "idle_bypass_en",  2,  1},
   { 2,                       "xpq_llt_en",  3,  1},
   { 2,                  "number_of_banks",  6,  2},
   { 2,             "cpgc_inorder_mode_en", 12,  1},
   { 2,               "cpgc_second_cas_en", 13,  1},
   { 2,                  "implicit_pre_en", 14,  1},
   { 2,       "page_table_index_selection", 20,  2},
   { 2,         "bank_scheduler_selection", 24,  3},
   { 2,         "pseudo_channel_selection", 28,  2},
   { 3,                           "ppc_th",  0, 16},
   { 3,                           "opc_th", 16, 16},
   { 4,                         "win_size",  0, 16},
   { 4,                "idle_page_rst_val", 16, 12},
   { 4,                        "opp_pg_en", 29,  1},
   { 4,           "idle_page_max_limit_en", 30,  1},
   { 4,                    "adapt_pg_clse", 31,  1},
   { 5,                  "rpq_priority_en",  0,  1},
   { 5,                  "wpq_priority_en",  8,  1},
   { 6,            "rdb_preempt_watermark",  0,  5},
   { 6,            "enable_rdb_preemption",  8,  1},
   { 6,        "enable_refresh_preemption",  9,  1},
   { 6,        "enable_omm_hit_preemption", 10,  1},
   { 6,       "enable_omm_miss_preemption", 11,  1},
   { 6,      "enable_rmm_write_preemption", 12,  1},
   { 6,       "enable_wmm_read_preemption", 13,  1},
   { 6,       "enable_critical_preemption", 14,  1},
   { 6,        "enable_critical_promotion", 15,  1},
   { 6,            "wpq_preempt_watermark", 16,  6},
   { 6,            "rpq_preempt_watermark", 24,  6},
#if defined(ICXDE_HOST) || defined(ICX_HOST) || defined(SPR_HOST)
   { 7,                "qos_hightimer_lim",  0, 24},
   { 7,                   "qos_highenable", 24,  1},
   { 8,                 "qos_lowtimer_lim",  0, 24},
   { 8,                    "qos_lowenable", 24,  1},
   { 9,                 "qos_medtimer_lim",  0, 24},
   { 9,                    "qos_medenable", 24,  1},
#elif defined(SNR_HOST)
   { 7,                "qos_hightimer_lim",  0, 12},
   { 7,                   "qos_highenable", 24,  1},
   { 8,                 "qos_lowtimer_lim",  0, 12},
   { 8,                    "qos_lowenable", 24,  1},
   { 9,                 "qos_medtimer_lim",  0, 12},
   { 9,                    "qos_medenable", 24,  1},
#endif // #if defined(ICXDE_HOST) || defined(ICX_HOST) || defined(SPR_HOST)
   {10,                "read_starve_count",  0, 13},
   {10,                  "read_wait_count", 16, 13},
   {11,              "rmm_leaky_bucket_en",  1,  1},
   {11,              "rpq_empty_opp_wr_en",  2,  1},
   {11,         "rmm_opp_write_limit_gran",  3,  1},
   {11,               "rmm_opp_timer_gran",  4,  2},
   {11,              "rmm_opp_write_limit",  8,  4},
   {11,                    "rmm_opp_timer", 12,  4},
   {12,                "rpq_pch0_entry_en",  0, 32},
   {13,                "rpq_pch1_entry_en",  0, 32},
   {14,              "wmm_leaky_bucket_en",  1,  1},
   {14,              "wpq_empty_opp_rd_en",  2,  1},
   {14,          "wmm_opp_read_limit_gran",  3,  1},
   {14,               "wmm_opp_timer_gran",  4,  2},
   {14,               "wmm_opp_read_limit",  8,  4},
   {14,                    "wmm_opp_timer", 12,  4},
   {14,              "wmm_enter_threshold", 16,  6},
   {14,               "wmm_exit_threshold", 24,  6},
   {15,                "wpq_pch0_entry_en",  0, 32},
   {16,                "wpq_pch1_entry_en",  0, 32},
   {17,               "write_starve_count",  0, 13},
   {17,                 "write_wait_count", 16, 13},
  };

#endif // DEBUG_CODE_BLOCK

#endif // #ifndef _MEM_PERFORMANCE_VALUE_TABLES_H_
  