C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe  -osyn H:\ese382\lab04s14\lab04s14\Synplify\rev_1\synwork\task1_compiler.srs  -dfltencoding sequential -encrypt  -pro  -dmgen  H:\ese382\lab04s14\lab04s14\Synplify\rev_1\dm  -lite -ll 2000   -ui -fid2 -ram -sharing on -autosm -ignore_undefined_lib  -lib work H:\ese382\lab04s14\lab04s14\src\converter_case.vhd -loga  H:\ese382\lab04s14\lab04s14\Synplify\rev_1\task1.srr 
rc:0 success:1
H:\ese382\lab04s14\lab04s14\Synplify\rev_1\dm|o|1393944790|0
H:\ese382\lab04s14\lab04s14\Synplify\rev_1\task1.srr|o|1394049467|198
C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe|i|1306333948|1724416
C:\Synopsys\fpga_E201103SP2\bin64\c_vhdl.exe|i|1306334016|5360128
