# Synopsys, Inc. constraint file
# C:/Users/rumney/Desktop/jpl_projects/PFS/code/pfs_develop/driver_board_em2/constraints/synp_timing.sdc
# Written on Wed Jul 19 09:27:26 2017
# by Synplify Pro, L-2016.09-1 Scope Editor

#
# Collections
#

#
# Clocks
#
define_clock   {clk_prv} -name {clk_prv}  -freq 16 -clockgroup default_clkgroup_0
define_clock   {rclk_nxt} -name {rclk_nxt}  -freq 16 -clockgroup default_clkgroup_1
define_clock   {n:clk_1m_gen.out_clk} -name {clk_1m}  -freq 1 -clockgroup default_clkgroup_2

#
# Clock to Clock
#

#
# Inputs/Outputs
#

#
# Registers
#

#
# Delay Paths
#

#
# Attributes
#

#
# I/O Standards
#

#
# Compile Points
#

#
# Other
#
