* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 13 2023 23:02:18

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : arse.divseven.counterZ0Z_1
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_4/in_1

End 

Net : arse.divseven.N_65_i_0
T_2_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_2
T_2_1_sp4_v_t_42
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

End 

Net : arse.divseven.N_65_i_cascade_
T_2_5_wire_logic_cluster/lc_0/ltout
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : arse.divseven.counterZ0Z_0
T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g0_6
T_1_4_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : arse.divseven.counterZ0Z_2
T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_6/in_3

End 

Net : arse.divseven.sevenZ0
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : arse.ddd.Q_RNOZ0
T_24_24_wire_logic_cluster/lc_2/out
T_25_24_sp4_h_l_4
T_29_24_sp4_h_l_7
T_29_24_lc_trk_g0_2
T_29_24_wire_logic_cluster/lc_1/cen

End 

Net : arse.arse.counterZ0Z_3
T_23_24_wire_logic_cluster/lc_0/out
T_24_24_lc_trk_g1_0
T_24_24_wire_logic_cluster/lc_6/in_3

T_23_24_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g1_0
T_23_24_wire_logic_cluster/lc_5/in_0

T_23_24_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g1_0
T_23_24_wire_logic_cluster/lc_0/in_3

End 

Net : arse.un1_counterlto4_0
T_24_24_wire_logic_cluster/lc_6/out
T_24_24_lc_trk_g3_6
T_24_24_wire_logic_cluster/lc_2/in_3

T_24_24_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_7/in_0

T_24_24_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_0/in_1

T_24_24_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_2/in_3

T_24_24_wire_logic_cluster/lc_6/out
T_24_23_lc_trk_g1_6
T_24_23_wire_logic_cluster/lc_6/in_3

End 

Net : arse.arse.counterZ0Z_4
T_23_24_wire_logic_cluster/lc_5/out
T_24_24_lc_trk_g0_5
T_24_24_wire_logic_cluster/lc_6/in_1

T_23_24_wire_logic_cluster/lc_5/out
T_23_24_lc_trk_g0_5
T_23_24_input_2_5
T_23_24_wire_logic_cluster/lc_5/in_2

End 

Net : arse.diveight.counterZ0Z_2
T_31_25_wire_logic_cluster/lc_0/out
T_31_24_lc_trk_g0_0
T_31_24_wire_logic_cluster/lc_1/in_1

T_31_25_wire_logic_cluster/lc_0/out
T_31_25_lc_trk_g1_0
T_31_25_wire_logic_cluster/lc_0/in_3

T_31_25_wire_logic_cluster/lc_0/out
T_32_24_lc_trk_g3_0
T_32_24_wire_logic_cluster/lc_6/in_3

End 

Net : arse.un1_counterlt4_cascade_
T_24_24_wire_logic_cluster/lc_1/ltout
T_24_24_wire_logic_cluster/lc_2/in_2

End 

Net : arse.arse.counterZ0Z_0
T_23_24_wire_logic_cluster/lc_2/out
T_24_24_lc_trk_g0_2
T_24_24_wire_logic_cluster/lc_1/in_3

T_23_24_wire_logic_cluster/lc_2/out
T_23_23_lc_trk_g0_2
T_23_23_wire_logic_cluster/lc_1/in_3

T_23_24_wire_logic_cluster/lc_2/out
T_23_24_lc_trk_g3_2
T_23_24_wire_logic_cluster/lc_2/in_1

T_23_24_wire_logic_cluster/lc_2/out
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_6/in_1

T_23_24_wire_logic_cluster/lc_2/out
T_23_24_lc_trk_g3_2
T_23_24_input_2_7
T_23_24_wire_logic_cluster/lc_7/in_2

End 

Net : arse.arse.counterZ0Z_2
T_24_23_wire_logic_cluster/lc_6/out
T_24_24_lc_trk_g1_6
T_24_24_wire_logic_cluster/lc_1/in_0

T_24_23_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_0/in_0

T_24_23_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_2/in_0

T_24_23_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_5/in_1

T_24_23_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_7/in_1

T_24_23_wire_logic_cluster/lc_6/out
T_24_23_lc_trk_g2_6
T_24_23_input_2_6
T_24_23_wire_logic_cluster/lc_6/in_2

End 

Net : arse.arse.counterZ0Z_1
T_23_24_wire_logic_cluster/lc_7/out
T_24_24_lc_trk_g1_7
T_24_24_wire_logic_cluster/lc_1/in_1

T_23_24_wire_logic_cluster/lc_7/out
T_23_23_lc_trk_g1_7
T_23_23_wire_logic_cluster/lc_1/in_1

T_23_24_wire_logic_cluster/lc_7/out
T_24_23_lc_trk_g3_7
T_24_23_wire_logic_cluster/lc_6/in_0

T_23_24_wire_logic_cluster/lc_7/out
T_23_24_lc_trk_g1_7
T_23_24_wire_logic_cluster/lc_7/in_3

End 

Net : arse.clock_out_i
T_24_24_wire_logic_cluster/lc_7/out
T_24_24_lc_trk_g2_7
T_24_24_wire_logic_cluster/lc_2/in_1

T_24_24_wire_logic_cluster/lc_7/out
T_24_24_lc_trk_g2_7
T_24_24_wire_logic_cluster/lc_7/in_0

End 

Net : arse.diveight.doutZ0Z_1
T_32_24_wire_logic_cluster/lc_6/out
T_33_24_lc_trk_g0_6
T_33_24_wire_io_cluster/io_1/D_OUT_1

End 

Net : arse.divseven.doutZ0Z_1
T_1_4_wire_logic_cluster/lc_3/out
T_0_4_lc_trk_g0_3
T_0_4_wire_io_cluster/io_0/D_OUT_1

T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_3/in_0

End 

Net : arse.divseven.counter_6_sqmuxa_0_a2_1
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/in_0

End 

Net : arse.arse.un2_counter_c2
T_23_23_wire_logic_cluster/lc_1/out
T_23_24_lc_trk_g1_1
T_23_24_input_2_0
T_23_24_wire_logic_cluster/lc_0/in_2

T_23_23_wire_logic_cluster/lc_1/out
T_23_24_lc_trk_g1_1
T_23_24_wire_logic_cluster/lc_5/in_3

End 

Net : arse.divseven.un1_dout_2_sqmuxa_i_o2_0
T_1_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g0_5
T_1_4_input_2_3
T_1_4_wire_logic_cluster/lc_3/in_2

End 

Net : arse.divseven.doutZ0Z_0
T_2_4_wire_logic_cluster/lc_6/out
T_0_4_span4_horz_20
T_0_4_lc_trk_g0_4
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : arse.diveight.doutZ0Z_0
T_31_24_wire_logic_cluster/lc_1/out
T_31_24_sp4_h_l_7
T_33_24_lc_trk_g0_7
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.un1_counterlt4
T_24_24_wire_logic_cluster/lc_1/out
T_24_24_lc_trk_g3_1
T_24_24_wire_logic_cluster/lc_7/in_3

End 

Net : arse.divseven.N_10_cascade_
T_2_5_wire_logic_cluster/lc_4/ltout
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : arse.divseven.N_6_cascade_
T_1_5_wire_logic_cluster/lc_1/ltout
T_1_5_wire_logic_cluster/lc_2/in_2

End 

Net : arse.divseven.un1_dout_2_sqmuxa_i_o2_0_cascade_
T_1_5_wire_logic_cluster/lc_5/ltout
T_1_5_wire_logic_cluster/lc_6/in_2

End 

Net : arse.un1_counterlto4_0_cascade_
T_24_24_wire_logic_cluster/lc_6/ltout
T_24_24_wire_logic_cluster/lc_7/in_2

End 

Net : arse.diveight.counterZ0Z_0
T_31_25_wire_logic_cluster/lc_5/out
T_31_25_lc_trk_g1_5
T_31_25_wire_logic_cluster/lc_0/in_0

T_31_25_wire_logic_cluster/lc_5/out
T_31_25_lc_trk_g1_5
T_31_25_wire_logic_cluster/lc_5/in_3

T_31_25_wire_logic_cluster/lc_5/out
T_31_25_lc_trk_g1_5
T_31_25_wire_logic_cluster/lc_7/in_3

End 

Net : arse.diveight.counterZ0Z_1
T_31_25_wire_logic_cluster/lc_7/out
T_31_25_lc_trk_g1_7
T_31_25_wire_logic_cluster/lc_7/in_1

T_31_25_wire_logic_cluster/lc_7/out
T_31_25_lc_trk_g1_7
T_31_25_input_2_0
T_31_25_wire_logic_cluster/lc_0/in_2

End 

Net : apusync_c
T_33_23_wire_io_cluster/io_1/D_IN_0
T_33_23_span4_horz_4
T_32_23_sp4_v_t_47
T_32_25_lc_trk_g3_2
T_32_25_wire_logic_cluster/lc_2/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp4_h_l_4
T_30_23_sp4_v_t_41
T_29_24_lc_trk_g3_1
T_29_24_wire_logic_cluster/lc_0/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp4_h_l_4
T_30_23_sp4_v_t_41
T_29_25_lc_trk_g1_4
T_29_25_wire_logic_cluster/lc_6/in_3

End 

Net : CONSTANT_ONE_NET
T_12_28_wire_logic_cluster/lc_3/out
T_12_27_sp4_v_t_38
T_13_31_sp4_h_l_9
T_16_31_sp4_v_t_44
T_16_33_lc_trk_g0_1
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_12_28_wire_logic_cluster/lc_3/out
T_12_27_sp4_v_t_38
T_9_31_sp4_h_l_3
T_8_31_sp4_v_t_44
T_8_33_lc_trk_g0_1
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_12_28_wire_logic_cluster/lc_3/out
T_12_27_sp4_v_t_38
T_13_31_sp4_h_l_9
T_17_31_sp4_h_l_5
T_21_31_sp4_h_l_1
T_24_31_sp4_v_t_36
T_24_33_span4_horz_r_0
T_25_33_lc_trk_g0_4
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_12_28_wire_logic_cluster/lc_3/out
T_12_27_sp4_v_t_38
T_13_31_sp4_h_l_9
T_17_31_sp4_h_l_5
T_21_31_sp4_h_l_1
T_24_31_sp4_v_t_36
T_24_33_span4_horz_r_0
T_27_33_lc_trk_g0_4
T_27_33_wire_io_cluster/io_0/D_OUT_0

T_12_28_wire_logic_cluster/lc_3/out
T_6_28_sp12_h_l_1
T_18_28_sp12_h_l_1
T_26_28_sp4_h_l_8
T_29_24_sp4_v_t_39
T_30_24_sp4_h_l_2
T_33_24_lc_trk_g1_7
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_12_28_wire_logic_cluster/lc_3/out
T_6_28_sp12_h_l_1
T_5_16_sp12_v_t_22
T_5_4_sp12_v_t_22
T_0_4_span12_horz_14
T_0_4_lc_trk_g1_6
T_0_4_wire_io_cluster/io_0/OUT_ENB

End 

Net : G_31
T_32_25_wire_logic_cluster/lc_2/out
T_32_25_lc_trk_g2_2
T_32_25_wire_logic_cluster/lc_2/in_0

End 

Net : G_31_cascade_
T_32_25_wire_logic_cluster/lc_2/ltout
T_32_25_wire_logic_cluster/lc_3/in_2

End 

Net : arse.divseven.io_0_D_IN_0
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_9_4_sp12_h_l_0
T_21_4_sp12_h_l_0
T_32_4_sp12_v_t_23
T_32_16_sp12_v_t_23
T_32_25_lc_trk_g3_7
T_32_25_wire_logic_cluster/lc_3/in_3

End 

Net : G_32
T_29_25_wire_logic_cluster/lc_6/out
T_29_25_lc_trk_g2_6
T_29_25_wire_logic_cluster/lc_6/in_0

T_29_25_wire_logic_cluster/lc_6/out
T_29_24_lc_trk_g1_6
T_29_24_wire_logic_cluster/lc_0/in_3

End 

Net : PLLOUTGLOBAL_0
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_0_4_wire_io_cluster/io_0/outclk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_33_24_wire_io_cluster/io_0/outclk

End 

Net : apuclk_c
T_32_25_wire_logic_cluster/lc_3/out
T_32_24_sp4_v_t_38
T_33_28_span4_horz_3
T_33_28_lc_trk_g1_3
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : cpureset_c
T_29_24_wire_logic_cluster/lc_0/out
T_29_24_sp4_h_l_5
T_32_24_sp4_v_t_40
T_32_25_lc_trk_g3_0
T_32_25_wire_logic_cluster/lc_2/in_1

T_29_24_wire_logic_cluster/lc_0/out
T_29_24_sp4_h_l_5
T_33_24_span4_horz_1
T_33_24_span4_vert_t_12
T_33_27_lc_trk_g1_4
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : led7_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_9_33_span4_horz_r_2
T_5_33_span4_horz_r_2
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_12_27_sp12_h_l_0
T_24_27_sp12_h_l_0
T_27_27_sp4_h_l_5
T_30_23_sp4_v_t_40
T_29_25_lc_trk_g0_5
T_29_25_wire_logic_cluster/lc_6/in_1

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_12_27_sp12_h_l_0
T_24_27_sp12_h_l_0
T_27_27_sp4_h_l_5
T_30_23_sp4_v_t_40
T_29_24_lc_trk_g3_0
T_29_24_wire_logic_cluster/lc_0/in_1

End 

Net : masterreset_c
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_44
T_1_7_sp4_v_t_38
T_1_3_sp4_v_t_43
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_6/in_1

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_44
T_1_7_sp4_v_t_38
T_1_3_sp4_v_t_43
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_2/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_0_span12_vert_20
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_5/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_0_span12_vert_20
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_3/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_4_23_sp4_h_l_3
T_3_19_sp4_v_t_38
T_3_22_lc_trk_g1_6
T_3_22_wire_logic_cluster/lc_5/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_18_23_sp4_h_l_5
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_47
T_24_24_lc_trk_g3_7
T_24_24_wire_logic_cluster/lc_7/in_1

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_18_23_sp4_h_l_5
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_47
T_24_24_lc_trk_g3_7
T_24_24_wire_logic_cluster/lc_2/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_24_23_sp4_h_l_11
T_28_23_sp4_h_l_11
T_31_23_sp4_v_t_41
T_31_24_lc_trk_g2_1
T_31_24_wire_logic_cluster/lc_1/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_24_23_sp4_h_l_11
T_28_23_sp4_h_l_11
T_31_23_sp4_v_t_41
T_31_25_lc_trk_g3_4
T_31_25_wire_logic_cluster/lc_5/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_24_23_sp4_h_l_11
T_28_23_sp4_h_l_11
T_31_23_sp4_v_t_41
T_31_25_lc_trk_g3_4
T_31_25_wire_logic_cluster/lc_7/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_2_11_sp12_v_t_23
T_3_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_24_23_sp4_h_l_11
T_28_23_sp4_h_l_11
T_31_23_sp4_v_t_41
T_31_25_lc_trk_g3_4
T_31_25_wire_logic_cluster/lc_0/in_1

End 

Net : masterreset_c_i
T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_2_10_sp12_v_t_22
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_1/in_3

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_2_10_sp12_v_t_22
T_2_0_span12_vert_18
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_2_10_sp12_v_t_22
T_2_11_sp4_v_t_44
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_15_22_sp12_h_l_1
T_25_22_sp4_h_l_10
T_24_22_sp4_v_t_41
T_23_24_lc_trk_g0_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_15_22_sp12_h_l_1
T_25_22_sp4_h_l_10
T_24_22_sp4_v_t_41
T_23_24_lc_trk_g0_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_15_22_sp12_h_l_1
T_25_22_sp4_h_l_10
T_24_22_sp4_v_t_41
T_23_24_lc_trk_g0_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_15_22_sp12_h_l_1
T_25_22_sp4_h_l_10
T_24_22_sp4_v_t_41
T_23_24_lc_trk_g0_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_13_22_sp4_h_l_10
T_17_22_sp4_h_l_6
T_21_22_sp4_h_l_9
T_24_22_sp4_v_t_44
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_5/s_r

T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_13_22_sp4_h_l_10
T_17_22_sp4_h_l_6
T_21_22_sp4_h_l_9
T_25_22_sp4_h_l_9
T_29_22_sp4_h_l_0
T_32_22_sp4_v_t_40
T_32_24_lc_trk_g3_5
T_32_24_wire_logic_cluster/lc_5/s_r

End 

Net : mclkreset_c
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_29_sp12_v_t_23
T_26_17_sp12_v_t_23
T_26_5_sp12_v_t_23
T_26_3_sp4_v_t_47
T_26_0_span4_vert_25
T_22_0_span4_horz_r_0
T_18_0_span4_horz_r_0
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

End 

