// Seed: 3601460059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout supply0 id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_13 = 1;
  supply1  id_16  =  1  ,  id_17  =  -1 'h0 ,  id_18  =  1  *  1  ,  id_19  =  -1  ,  id_20  =  id_15  ,  id_21  =  1 'b0 ,  id_22  =  1  ,  id_23  =  id_13  ,  id_24  =  id_19  ?  -1  :  1 'b0 ,  id_25  =  id_13  ,  id_26  =  id_13  ,  id_27  =  -1  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd21
) (
    input  tri1 _id_0,
    output tri1 id_1,
    output wor  id_2,
    input  wand id_3
);
  wire [id_0 : -1] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5
  );
  logic [~  id_0 : id_0] id_7;
  ;
endmodule
