;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMZ <1, -82
	SUB @127, 106
	JMZ <1, -82
	SUB 0, 10
	SUB 0, 10
	ADD 101, 620
	MOV <-30, 9
	SUB @1, -682
	SUB @1, -682
	SPL 0, <336
	SUB <-127, 100
	SUB @1, -82
	SUB <-127, 100
	ADD @10, @-827
	CMP 602, 200
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	SUB @1, -82
	MOV -7, <-20
	SPL -127, 100
	SPL 0, <336
	SUB 2, 1
	MOV <-30, 9
	SUB -1, <-20
	SPL 0, <336
	SUB 2, 1
	SUB 2, 1
	SUB @121, 106
	SUB @127, 106
	SPL -127, 100
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB #72, @200
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMN 300, 90
	MOV -1, <-20
	SPL 0, <336
	MOV -1, <-20
