[
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5QL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5QL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5QL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5QL", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5LT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5LT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5LT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5LT", 
        "params": {
         "area": "56.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5HQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5HQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5HQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5HQ", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.74", 
         "mae%": "0.68", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5SY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5SY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5SY.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5SY", 
        "params": {
         "area": "28.2", 
         "delay": "0.27", 
         "ep%": "94.14", 
         "mae%": "1.05", 
         "mre%": "2.93", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "800.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_099.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_099.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_099", 
        "params": {
         "area": "25.8", 
         "delay": "0.24", 
         "ep%": "97.07", 
         "mae%": "2.03", 
         "mre%": "6.23", 
         "pwr": "0.0095", 
         "wce%": "6.64", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_006.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_006.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_006", 
        "params": {
         "area": "15.0", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0046", 
         "wce%": "17.97", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_08V", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_4T8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_4T8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_4T8", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_01R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_01R.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_01R", 
        "params": {
         "area": "52.6", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_5EZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5EZ", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_1DK_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_1DK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1DK.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1DK", 
        "params": {
         "area": "53.0", 
         "delay": "0.42", 
         "ep%": "93.75", 
         "mae%": "0.88", 
         "mre%": "2.54", 
         "pwr": "0.016", 
         "wce%": "2.34", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2XT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2XT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2XT", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_09K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_09K.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_09K", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.22", 
         "mae%": "3.38", 
         "mre%": "9.06", 
         "pwr": "0.0075", 
         "wce%": "8.98", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0CA", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "99.22", 
         "mae%": "6.45", 
         "mre%": "16.82", 
         "pwr": "0.0032", 
         "wce%": "16.60", 
         "wcre%": "125.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_08V", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5QL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5QL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5QL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5QL", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5ME_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5ME.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5ME.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5ME", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5G5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5G5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5G5.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5G5", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2XT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2XT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2XT", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0H4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0H4.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0H4", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "98.44", 
         "mae%": "3.40", 
         "mre%": "9.24", 
         "pwr": "0.0075", 
         "wce%": "9.96", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_06A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_06A.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_06A", 
        "params": {
         "area": "11.7", 
         "delay": "0.14", 
         "ep%": "99.41", 
         "mae%": "10.10", 
         "mre%": "22.52", 
         "pwr": "0.0026", 
         "wce%": "37.50", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5NQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5NQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5NQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5NQ", 
        "params": {
         "area": "63.8", 
         "delay": "0.47", 
         "ep%": "34.38", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5QL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5QL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5QL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5QL", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_00Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_00Y.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_00Y", 
        "params": {
         "area": "69.0", 
         "delay": "0.30", 
         "ep%": "49.22", 
         "mae%": "0.76", 
         "mre%": "1.95", 
         "pwr": "0.023", 
         "wce%": "3.91", 
         "wcre%": "66.67"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_5ME_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5ME.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5ME.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5ME", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5G6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5G6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5G6.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5G6", 
        "params": {
         "area": "39.4", 
         "delay": "0.31", 
         "ep%": "85.94", 
         "mae%": "0.72", 
         "mre%": "1.91", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_4T8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_4T8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_4T8", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_01R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_01R.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_01R", 
        "params": {
         "area": "52.6", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_5EZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5EZ", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5G5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5G5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5G5.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5G5", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2XT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2XT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2XT", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_05L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_05L.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_05L", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.22", 
         "mae%": "3.14", 
         "mre%": "8.64", 
         "pwr": "0.0075", 
         "wce%": "7.62", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_006.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_006.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_006", 
        "params": {
         "area": "15.0", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0046", 
         "wce%": "17.97", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_08V", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "evoapprox8b", 
      "figure": "adders/8_unsigned/legacy_evoapprox8b/fig.png", 
      "folder": "adders/8_unsigned/legacy_evoapprox8b", 
      "instances": [
       {
        "files": [
         {
          "file": "add8_CarrySelectAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_CarrySelectAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_CarrySelectAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_CarrySelectAdder", 
        "params": {
         "area": "81.7", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.039", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_CarryLookaheadAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_CarryLookaheadAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_CarryLookaheadAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_CarryLookaheadAdder", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_TreeAdder_With_KnowlesArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_TreeAdder_With_KnowlesArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_TreeAdder_With_KnowlesArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_TreeAdder_With_KnowlesArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_345_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_345.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_345.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_345", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_387_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_387.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_387.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_387", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_243_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_243.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_243.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_243", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_441_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_441.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_441.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_441", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_443_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_443.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_443.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_443", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_146_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_146.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_146.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_146", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_288_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_288.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_288.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_288", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_285_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_285.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_285.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_285", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_400_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_400.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_400.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_400", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_TreeAdder_With_LadnerFischerArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_TreeAdder_With_LadnerFischerArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_TreeAdder_With_LadnerFischerArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_TreeAdder_With_LadnerFischerArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_244_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_244.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_244.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_244", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_186_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_186.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_186.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_186", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_TreeAdder_With_HanCarlsonArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_TreeAdder_With_HanCarlsonArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_TreeAdder_With_HanCarlsonArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_TreeAdder_With_HanCarlsonArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_169_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_169.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_169.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_169", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_065_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_065.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_065.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_065", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_TreeAdder_With_BrentKungArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_TreeAdder_With_BrentKungArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_TreeAdder_With_BrentKungArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_TreeAdder_With_BrentKungArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_319_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_319.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_319.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_319", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_007_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_007.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_007.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_007", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_058_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_058.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_058.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_058", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_318_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_318.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_318.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_318", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_073_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_073.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_073", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_RippleCarryAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_RippleCarryAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_RippleCarryAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_RippleCarryAdder", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_351_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_351.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_351.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_351", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_352_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_352.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_352.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_352", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_357_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_357.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_357.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_357", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_379_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_379.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_379.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_379", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_371_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_371.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_371.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_371", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_TreeAdder_With_SklanskyArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_TreeAdder_With_SklanskyArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_TreeAdder_With_SklanskyArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_TreeAdder_With_SklanskyArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_178_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_178.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_178.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_178", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_177_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_177.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_177.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_177", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_452_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_452.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_452.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_452", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_057_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_057.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_057.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_057", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_216_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_216.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_216.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_216", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_295_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_295.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_295.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_295", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_415_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_415.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_415.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_415", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_321_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_321.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_321.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_321", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_437_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_437.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_437.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_437", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_293_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_293.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_293.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_293", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_213_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_213.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_213.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_213", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_217_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_217.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_217.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_217", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_001_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_001.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_001", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_056_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_056.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_056.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_056", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_029_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_029.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_029.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_029", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_269_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_269.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_269.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_269", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_084_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_084.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_084.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_084", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_068_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_068.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_068.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_068", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_307_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_307.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_307.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_307", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_TreeAdder_With_KoggeStoneArchitecture_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_TreeAdder_With_KoggeStoneArchitecture.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_TreeAdder_With_KoggeStoneArchitecture.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_TreeAdder_With_KoggeStoneArchitecture", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_344_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_344.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_344.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_344", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_361_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_361.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_361.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_361", 
        "params": {
         "area": "74.1", 
         "delay": "0.70", 
         "ep%": "12.50", 
         "mae%": "0.039", 
         "mre%": "0.084", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "1.54"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_140_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_140.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_140.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_140", 
        "params": {
         "area": "74.1", 
         "delay": "0.70", 
         "ep%": "12.50", 
         "mae%": "0.039", 
         "mre%": "0.084", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "1.54"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_159_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_159.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_159.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_159", 
        "params": {
         "area": "74.1", 
         "delay": "0.70", 
         "ep%": "12.50", 
         "mae%": "0.039", 
         "mre%": "0.084", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "1.54"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_198_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_198.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_198.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_198", 
        "params": {
         "area": "74.1", 
         "delay": "0.70", 
         "ep%": "12.50", 
         "mae%": "0.039", 
         "mre%": "0.10", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "3.03"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_161_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_161.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_161.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_161", 
        "params": {
         "area": "69.5", 
         "delay": "0.60", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.22", 
         "pwr": "0.032", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_272_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_272.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_272.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_272", 
        "params": {
         "area": "73.2", 
         "delay": "0.58", 
         "ep%": "34.38", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.031", 
         "wce%": "0.78", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_028_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_028.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_028.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_028", 
        "params": {
         "area": "73.2", 
         "delay": "0.58", 
         "ep%": "34.38", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.031", 
         "wce%": "0.78", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_106_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_106.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_106.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_106", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_038_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_038.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_038.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_038", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_032_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_032.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_032.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_032", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_064_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_064.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_064.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_064", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_316_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_316.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_316.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_316", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_006_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_006.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_006.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_006", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_233_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_233.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_233.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_233", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_112_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_112.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_112.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_112", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_183_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_183.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_183.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_183", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_309_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_309.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_309.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_309", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_348_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_348.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_348.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_348", 
        "params": {
         "area": "66.2", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_346_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_346.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_346.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_346", 
        "params": {
         "area": "69.0", 
         "delay": "0.54", 
         "ep%": "29.69", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.030", 
         "wce%": "1.56", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_449_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_449.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_449.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_449", 
        "params": {
         "area": "70.4", 
         "delay": "0.54", 
         "ep%": "34.38", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.029", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_296_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_296.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_296.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_296", 
        "params": {
         "area": "70.4", 
         "delay": "0.54", 
         "ep%": "34.38", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.029", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_262_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_262.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_262.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_262", 
        "params": {
         "area": "70.4", 
         "delay": "0.54", 
         "ep%": "34.38", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.029", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_390_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_390.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_390.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_390", 
        "params": {
         "area": "66.6", 
         "delay": "0.55", 
         "ep%": "51.56", 
         "mae%": "0.098", 
         "mre%": "0.29", 
         "pwr": "0.029", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_289_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_289.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_289.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_289", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_051_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_051.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_051.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_051", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_353_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_353.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_353.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_353", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_115_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_115.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_115.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_115", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_149_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_149.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_149.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_149", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_278_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_278.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_278.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_278", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_117_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_117.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_117.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_117", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_304_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_304.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_304.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_304", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.12", 
         "mre%": "0.32", 
         "pwr": "0.029", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_425_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_425.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_425.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_425", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "53.12", 
         "mae%": "0.12", 
         "mre%": "0.29", 
         "pwr": "0.029", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_107_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_107.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_107.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_107", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "53.12", 
         "mae%": "0.12", 
         "mre%": "0.29", 
         "pwr": "0.028", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_133_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_133.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_133.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_133", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "53.12", 
         "mae%": "0.12", 
         "mre%": "0.29", 
         "pwr": "0.028", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_113_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_113.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_113.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_113", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "53.12", 
         "mae%": "0.12", 
         "mre%": "0.29", 
         "pwr": "0.028", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_027_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_027.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_027.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_027", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "53.12", 
         "mae%": "0.12", 
         "mre%": "0.29", 
         "pwr": "0.028", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_077_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_077.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_077.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_077", 
        "params": {
         "area": "77.4", 
         "delay": "0.62", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_450_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_450.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_450.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_450", 
        "params": {
         "area": "77.4", 
         "delay": "0.62", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_199_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_199.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_199.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_199", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_123_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_123.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_123.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_123", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_397_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_397.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_397.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_397", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_086_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_086.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_086.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_086", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_137_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_137.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_137.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_137", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "62.50", 
         "mae%": "0.16", 
         "mre%": "0.43", 
         "pwr": "0.028", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_111_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_111.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_111.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_111", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_417_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_417.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_417.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_417", 
        "params": {
         "area": "78.4", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_096_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_096.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_096.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_096", 
        "params": {
         "area": "77.9", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_180_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_180.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_180.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_180", 
        "params": {
         "area": "60.5", 
         "delay": "0.54", 
         "ep%": "43.75", 
         "mae%": "0.12", 
         "mre%": "0.34", 
         "pwr": "0.028", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_120_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_120.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_120.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_120", 
        "params": {
         "area": "77.9", 
         "delay": "0.82", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_325_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_325.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_325.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_325", 
        "params": {
         "area": "77.9", 
         "delay": "0.82", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_148_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_148.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_148.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_148", 
        "params": {
         "area": "77.9", 
         "delay": "0.82", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.028", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_162_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_162.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_162.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_162", 
        "params": {
         "area": "68.0", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.12", 
         "mre%": "0.34", 
         "pwr": "0.027", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_460_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_460.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_460.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_460", 
        "params": {
         "area": "68.0", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.12", 
         "mre%": "0.34", 
         "pwr": "0.027", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_246_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_246.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_246.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_246", 
        "params": {
         "area": "68.0", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.12", 
         "mre%": "0.34", 
         "pwr": "0.027", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_060_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_060.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_060.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_060", 
        "params": {
         "area": "68.0", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.12", 
         "mre%": "0.34", 
         "pwr": "0.027", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_275_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_275.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_275.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_275", 
        "params": {
         "area": "68.0", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.12", 
         "mre%": "0.34", 
         "pwr": "0.027", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_046_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_046.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_046.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_046", 
        "params": {
         "area": "66.6", 
         "delay": "0.64", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.36", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_066_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_066.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_066.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_066", 
        "params": {
         "area": "78.8", 
         "delay": "0.74", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_265_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_265.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_265.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_265", 
        "params": {
         "area": "78.8", 
         "delay": "0.73", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_339_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_339.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_339.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_339", 
        "params": {
         "area": "77.9", 
         "delay": "0.66", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_103_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_103.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_103.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_103", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.36", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_386_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_386.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_386.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_386", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.36", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_336_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_336.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_336.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_336", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.36", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_341_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_341.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_341.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_341", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.36", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_258_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_258.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_258.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_258", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_124_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_124.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_124.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_124", 
        "params": {
         "area": "69.5", 
         "delay": "0.63", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_337_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_337.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_337.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_337", 
        "params": {
         "area": "69.5", 
         "delay": "0.70", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_044_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_044.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_044.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_044", 
        "params": {
         "area": "69.5", 
         "delay": "0.70", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_311_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_311.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_311.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_311", 
        "params": {
         "area": "69.5", 
         "delay": "0.70", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_225_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_225.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_225.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_225", 
        "params": {
         "area": "69.5", 
         "delay": "0.70", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_458_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_458.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_458.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_458", 
        "params": {
         "area": "74.6", 
         "delay": "0.74", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_119_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_119.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_119.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_119", 
        "params": {
         "area": "65.7", 
         "delay": "0.60", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_129_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_129.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_129.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_129", 
        "params": {
         "area": "69.9", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_240_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_240.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_240.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_240", 
        "params": {
         "area": "74.6", 
         "delay": "0.74", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_313_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_313.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_313.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_313", 
        "params": {
         "area": "74.6", 
         "delay": "0.74", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_434_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_434.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_434.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_434", 
        "params": {
         "area": "74.6", 
         "delay": "0.74", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_310_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_310.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_310.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_310", 
        "params": {
         "area": "74.6", 
         "delay": "0.73", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_350_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_350.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_350.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_350", 
        "params": {
         "area": "74.6", 
         "delay": "0.73", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_197_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_197.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_197.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_197", 
        "params": {
         "area": "68.0", 
         "delay": "0.65", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_396_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_396.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_396.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_396", 
        "params": {
         "area": "68.0", 
         "delay": "0.65", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_393_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_393.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_393.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_393", 
        "params": {
         "area": "68.0", 
         "delay": "0.65", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_395_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_395.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_395.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_395", 
        "params": {
         "area": "68.0", 
         "delay": "0.65", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_118_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_118.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_118.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_118", 
        "params": {
         "area": "74.6", 
         "delay": "0.73", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_092_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_092.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_092.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_092", 
        "params": {
         "area": "68.0", 
         "delay": "0.63", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_422_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_422.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_422.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_422", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_075_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_075.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_075.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_075", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_376_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_376.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_376.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_376", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_080_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_080.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_080.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_080", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_308_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_308.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_308.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_308", 
        "params": {
         "area": "74.6", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.027", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_389_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_389.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_389.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_389", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "62.50", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.026", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_122_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_122.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_122.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_122", 
        "params": {
         "area": "68.0", 
         "delay": "0.63", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_126_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_126.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_126.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_126", 
        "params": {
         "area": "68.0", 
         "delay": "0.63", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.37", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_428_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_428.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_428.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_428", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_085_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_085.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_085.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_085", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_098_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_098.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_098.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_098", 
        "params": {
         "area": "73.2", 
         "delay": "0.72", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.38", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_424_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_424.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_424.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_424", 
        "params": {
         "area": "69.9", 
         "delay": "0.67", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_220_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_220.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_220.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_220", 
        "params": {
         "area": "69.9", 
         "delay": "0.67", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_050_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_050.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_050.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_050", 
        "params": {
         "area": "69.9", 
         "delay": "0.67", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_219_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_219.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_219.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_219", 
        "params": {
         "area": "68.0", 
         "delay": "0.65", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_166_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_166.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_166.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_166", 
        "params": {
         "area": "72.3", 
         "delay": "0.67", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_287_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_287.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_287.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_287", 
        "params": {
         "area": "72.3", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_444_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_444.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_444.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_444", 
        "params": {
         "area": "72.3", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_014_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_014.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_014.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_014", 
        "params": {
         "area": "72.3", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_130_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_130.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_130.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_130", 
        "params": {
         "area": "72.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_253_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_253.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_253.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_253", 
        "params": {
         "area": "72.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_374_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_374.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_374.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_374", 
        "params": {
         "area": "76.5", 
         "delay": "0.69", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_022_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_022.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_022.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_022", 
        "params": {
         "area": "76.5", 
         "delay": "0.69", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_053_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_053.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_053.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_053", 
        "params": {
         "area": "68.5", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_035_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_035.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_035.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_035", 
        "params": {
         "area": "76.5", 
         "delay": "0.69", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_156_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_156.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_156.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_156", 
        "params": {
         "area": "76.5", 
         "delay": "0.69", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_412_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_412.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_412.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_412", 
        "params": {
         "area": "76.5", 
         "delay": "0.69", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_432_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_432.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_432.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_432", 
        "params": {
         "area": "70.9", 
         "delay": "0.71", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_254_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_254.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_254.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_254", 
        "params": {
         "area": "68.5", 
         "delay": "0.68", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_037_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_037.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_037.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_037", 
        "params": {
         "area": "54.9", 
         "delay": "0.51", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.62", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_356_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_356.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_356.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_356", 
        "params": {
         "area": "53.5", 
         "delay": "0.51", 
         "ep%": "75.00", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.026", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_228_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_228.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_228.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_228", 
        "params": {
         "area": "63.8", 
         "delay": "0.47", 
         "ep%": "34.38", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_314_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_314.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_314.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_314", 
        "params": {
         "area": "63.8", 
         "delay": "0.47", 
         "ep%": "34.38", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_067_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_067.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_067", 
        "params": {
         "area": "63.8", 
         "delay": "0.47", 
         "ep%": "34.38", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_116_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_116.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_116.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_116", 
        "params": {
         "area": "64.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_433_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_433.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_433.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_433", 
        "params": {
         "area": "62.4", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.14", 
         "mre%": "0.39", 
         "pwr": "0.026", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_145_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_145.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_145.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_145", 
        "params": {
         "area": "61.9", 
         "delay": "0.47", 
         "ep%": "81.25", 
         "mae%": "0.25", 
         "mre%": "0.67", 
         "pwr": "0.025", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_464_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_464.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_464.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_464", 
        "params": {
         "area": "59.6", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.23", 
         "mre%": "0.67", 
         "pwr": "0.025", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_306_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_306.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_306.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_306", 
        "params": {
         "area": "59.6", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.23", 
         "mre%": "0.67", 
         "pwr": "0.025", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_121_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_121.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_121.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_121", 
        "params": {
         "area": "59.6", 
         "delay": "0.47", 
         "ep%": "81.25", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.025", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_391_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_391.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_391.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_391", 
        "params": {
         "area": "60.1", 
         "delay": "0.47", 
         "ep%": "71.88", 
         "mae%": "0.23", 
         "mre%": "0.64", 
         "pwr": "0.025", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_286_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_286.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_286.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_286", 
        "params": {
         "area": "68.5", 
         "delay": "0.54", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.89", 
         "pwr": "0.025", 
         "wce%": "1.37", 
         "wcre%": "62.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_005_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_005.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_005.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_005", 
        "params": {
         "area": "71.3", 
         "delay": "0.56", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.025", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_138_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_138.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_138.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_138", 
        "params": {
         "area": "77.4", 
         "delay": "0.64", 
         "ep%": "71.83", 
         "mae%": "0.35", 
         "mre%": "0.93", 
         "pwr": "0.024", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_011_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_011.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_011.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_011", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.18", 
         "mre%": "0.47", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_079_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_079.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_079.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_079", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.18", 
         "mre%": "0.47", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_087_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_087.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_087.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_087", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.18", 
         "mre%": "0.47", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_164_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_164.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_164.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_164", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_157_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_157.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_157.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_157", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "70.31", 
         "mae%": "0.23", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.78", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_088_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_088.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_088.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_088", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "70.31", 
         "mae%": "0.23", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.78", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_270_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_270.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_270.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_270", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_210_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_210.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_210.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_210", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.18", 
         "mre%": "0.51", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_090_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_090.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_090.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_090", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "64.84", 
         "mae%": "0.20", 
         "mre%": "0.51", 
         "pwr": "0.024", 
         "wce%": "0.78", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_170_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_170.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_170.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_170", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "71.88", 
         "mae%": "0.23", 
         "mre%": "0.65", 
         "pwr": "0.024", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_403_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_403.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_403.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_403", 
        "params": {
         "area": "56.8", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_189_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_189.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_189.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_189", 
        "params": {
         "area": "56.8", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_251_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_251.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_251.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_251", 
        "params": {
         "area": "56.8", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_226_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_226.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_226.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_226", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.18", 
         "mre%": "0.47", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_405_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_405.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_405.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_405", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "79.69", 
         "mae%": "0.31", 
         "mre%": "0.81", 
         "pwr": "0.024", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_039_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_039.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_039.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_039", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "79.69", 
         "mae%": "0.29", 
         "mre%": "0.79", 
         "pwr": "0.024", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_410_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_410.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_410.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_410", 
        "params": {
         "area": "52.6", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "75.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_036_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_036.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_036.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_036", 
        "params": {
         "area": "54.9", 
         "delay": "0.46", 
         "ep%": "77.34", 
         "mae%": "0.35", 
         "mre%": "0.96", 
         "pwr": "0.023", 
         "wce%": "1.37", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_234_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_234.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_234.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_234", 
        "params": {
         "area": "72.7", 
         "delay": "0.56", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.023", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_421_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_421.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_421.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_421", 
        "params": {
         "area": "51.6", 
         "delay": "0.46", 
         "ep%": "76.56", 
         "mae%": "0.31", 
         "mre%": "0.84", 
         "pwr": "0.023", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_034_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_034.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_034.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_034", 
        "params": {
         "area": "51.6", 
         "delay": "0.46", 
         "ep%": "78.12", 
         "mae%": "0.31", 
         "mre%": "0.90", 
         "pwr": "0.023", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_420_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_420.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_420.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_420", 
        "params": {
         "area": "64.3", 
         "delay": "0.60", 
         "ep%": "70.70", 
         "mae%": "0.29", 
         "mre%": "0.81", 
         "pwr": "0.023", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_223_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_223.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_223.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_223", 
        "params": {
         "area": "71.3", 
         "delay": "0.66", 
         "ep%": "71.68", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.023", 
         "wce%": "1.56", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_195_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_195.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_195.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_195", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "81.25", 
         "mae%": "0.31", 
         "mre%": "0.87", 
         "pwr": "0.023", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_330_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_330.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_330.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_330", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "81.25", 
         "mae%": "0.31", 
         "mre%": "0.87", 
         "pwr": "0.023", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_362_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_362.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_362.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_362", 
        "params": {
         "area": "57.3", 
         "delay": "0.39", 
         "ep%": "85.94", 
         "mae%": "0.51", 
         "mre%": "1.40", 
         "pwr": "0.023", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_185_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_185.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_185.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_185", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "76.56", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_204_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_204.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_204.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_204", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "76.56", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_114_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_114.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_114.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_114", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "76.56", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_370_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_370.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_370.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_370", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "76.56", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_411_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_411.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_411.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_411", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "76.56", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_409_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_409.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_409.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_409", 
        "params": {
         "area": "63.4", 
         "delay": "0.55", 
         "ep%": "70.31", 
         "mae%": "0.31", 
         "mre%": "0.85", 
         "pwr": "0.023", 
         "wce%": "1.17", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_366_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_366.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_366.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_366", 
        "params": {
         "area": "54.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.31", 
         "mre%": "0.82", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_298_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_298.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_298.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_298", 
        "params": {
         "area": "59.1", 
         "delay": "0.56", 
         "ep%": "71.88", 
         "mae%": "0.29", 
         "mre%": "0.81", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_399_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_399.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_399.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_399", 
        "params": {
         "area": "57.7", 
         "delay": "0.56", 
         "ep%": "71.09", 
         "mae%": "0.31", 
         "mre%": "0.81", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_020_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_020.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_020.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_020", 
        "params": {
         "area": "57.7", 
         "delay": "0.56", 
         "ep%": "71.09", 
         "mae%": "0.31", 
         "mre%": "0.81", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_062_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_062.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_062.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_062", 
        "params": {
         "area": "57.7", 
         "delay": "0.55", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.85", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_031_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_031.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_031", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_384_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_384.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_384.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_384", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_462_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_462.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_462.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_462", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "81.25", 
         "mae%": "0.31", 
         "mre%": "0.86", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_245_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_245.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_245.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_245", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_430_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_430.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_430.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_430", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "81.25", 
         "mae%": "0.31", 
         "mre%": "0.86", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_206_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_206.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_206.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_206", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "81.25", 
         "mae%": "0.31", 
         "mre%": "0.86", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_009_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_009.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_009.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_009", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "78.12", 
         "mae%": "0.29", 
         "mre%": "0.81", 
         "pwr": "0.022", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_312_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_312.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_312.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_312", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "81.25", 
         "mae%": "0.33", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_134_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_134.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_134.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_134", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_132_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_132.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_132.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_132", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_144_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_144.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_144.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_144", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "81.25", 
         "mae%": "0.31", 
         "mre%": "0.86", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_468_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_468.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_468.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_468", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_004_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_004.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_004.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_004", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_214_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_214.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_214.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_214", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "79.69", 
         "mae%": "0.31", 
         "mre%": "0.85", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_408_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_408.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_408.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_408", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_048_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_048.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_048.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_048", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_128_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_128.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_128.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_128", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_342_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_342.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_342.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_342", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "76.56", 
         "mae%": "0.27", 
         "mre%": "0.74", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_082_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_082.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_082.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_082", 
        "params": {
         "area": "61.5", 
         "delay": "0.57", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.89", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_343_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_343.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_343.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_343", 
        "params": {
         "area": "61.5", 
         "delay": "0.58", 
         "ep%": "70.31", 
         "mae%": "0.31", 
         "mre%": "0.85", 
         "pwr": "0.022", 
         "wce%": "1.17", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_187_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_187.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_187.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_187", 
        "params": {
         "area": "57.7", 
         "delay": "0.54", 
         "ep%": "70.31", 
         "mae%": "0.29", 
         "mre%": "0.78", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_043_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_043.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_043.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_043", 
        "params": {
         "area": "57.7", 
         "delay": "0.54", 
         "ep%": "70.31", 
         "mae%": "0.29", 
         "mre%": "0.78", 
         "pwr": "0.022", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_002_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_002.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_002.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_002", 
        "params": {
         "area": "62.4", 
         "delay": "0.52", 
         "ep%": "71.48", 
         "mae%": "0.33", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_457_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_457.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_457.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_457", 
        "params": {
         "area": "56.8", 
         "delay": "0.55", 
         "ep%": "81.25", 
         "mae%": "0.33", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_368_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_368.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_368.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_368", 
        "params": {
         "area": "55.4", 
         "delay": "0.55", 
         "ep%": "81.25", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_359_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_359.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_359.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_359", 
        "params": {
         "area": "55.4", 
         "delay": "0.55", 
         "ep%": "81.25", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_165_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_165.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_165.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_165", 
        "params": {
         "area": "69.5", 
         "delay": "0.65", 
         "ep%": "71.78", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_465_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_465.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_465.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_465", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.33", 
         "mre%": "0.84", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_091_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_091.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_091.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_091", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.33", 
         "mre%": "0.84", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_207_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_207.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_207.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_207", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.33", 
         "mre%": "0.84", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_049_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_049.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_049.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_049", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "79.69", 
         "mae%": "0.33", 
         "mre%": "0.89", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_404_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_404.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_404.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_404", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.35", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_024_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_024.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_024.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_024", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.35", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_290_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_290.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_290.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_290", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.35", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_456_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_456.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_456.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_456", 
        "params": {
         "area": "69.5", 
         "delay": "0.65", 
         "ep%": "71.78", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_335_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_335.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_335.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_335", 
        "params": {
         "area": "61.5", 
         "delay": "0.60", 
         "ep%": "71.09", 
         "mae%": "0.31", 
         "mre%": "0.83", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_026_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_026.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_026.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_026", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "71.78", 
         "mae%": "0.35", 
         "mre%": "0.93", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_453_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_453.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_453.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_453", 
        "params": {
         "area": "60.5", 
         "delay": "0.54", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.90", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_218_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_218.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_218.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_218", 
        "params": {
         "area": "58.2", 
         "delay": "0.51", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.86", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_248_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_248.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_248.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_248", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.33", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_324_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_324.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_324.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_324", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.33", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_250_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_250.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_250.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_250", 
        "params": {
         "area": "55.4", 
         "delay": "0.56", 
         "ep%": "78.91", 
         "mae%": "0.33", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_394_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_394.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_394.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_394", 
        "params": {
         "area": "64.3", 
         "delay": "0.60", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.89", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_000.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_000", 
        "params": {
         "area": "56.8", 
         "delay": "0.51", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_196_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_196.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_196.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_196", 
        "params": {
         "area": "57.3", 
         "delay": "0.51", 
         "ep%": "81.25", 
         "mae%": "0.35", 
         "mre%": "0.96", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_255_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_255.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_255.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_255", 
        "params": {
         "area": "66.2", 
         "delay": "0.69", 
         "ep%": "71.48", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.022", 
         "wce%": "1.56", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_184_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_184.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_184.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_184", 
        "params": {
         "area": "66.2", 
         "delay": "0.62", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.90", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_447_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_447.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_447.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_447", 
        "params": {
         "area": "55.4", 
         "delay": "0.54", 
         "ep%": "78.12", 
         "mae%": "0.31", 
         "mre%": "0.87", 
         "pwr": "0.022", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_238_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_238.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_238.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_238", 
        "params": {
         "area": "55.4", 
         "delay": "0.54", 
         "ep%": "78.12", 
         "mae%": "0.31", 
         "mre%": "0.87", 
         "pwr": "0.022", 
         "wce%": "1.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_041_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_041.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_041.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_041", 
        "params": {
         "area": "66.2", 
         "delay": "0.62", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.90", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_406_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_406.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_406.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_406", 
        "params": {
         "area": "59.1", 
         "delay": "0.57", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.90", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_175_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_175.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_175.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_175", 
        "params": {
         "area": "65.2", 
         "delay": "0.64", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_317_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_317.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_317.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_317", 
        "params": {
         "area": "61.9", 
         "delay": "0.59", 
         "ep%": "71.48", 
         "mae%": "0.33", 
         "mre%": "0.87", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_236_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_236.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_236.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_236", 
        "params": {
         "area": "65.2", 
         "delay": "0.65", 
         "ep%": "71.68", 
         "mae%": "0.35", 
         "mre%": "0.91", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_193_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_193.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_193.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_193", 
        "params": {
         "area": "62.9", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.93", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_378_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_378.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_378.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_378", 
        "params": {
         "area": "60.5", 
         "delay": "0.63", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.88", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_301_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_301.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_301.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_301", 
        "params": {
         "area": "65.2", 
         "delay": "0.65", 
         "ep%": "71.68", 
         "mae%": "0.35", 
         "mre%": "0.92", 
         "pwr": "0.022", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_188_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_188.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_188.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_188", 
        "params": {
         "area": "60.5", 
         "delay": "0.62", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.89", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_340_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_340.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_340.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_340", 
        "params": {
         "area": "54.4", 
         "delay": "0.51", 
         "ep%": "81.25", 
         "mae%": "0.37", 
         "mre%": "0.98", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_401_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_401.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_401.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_401", 
        "params": {
         "area": "57.7", 
         "delay": "0.43", 
         "ep%": "85.35", 
         "mae%": "0.59", 
         "mre%": "1.64", 
         "pwr": "0.021", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_252_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_252.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_252.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_252", 
        "params": {
         "area": "53.0", 
         "delay": "0.43", 
         "ep%": "89.06", 
         "mae%": "0.74", 
         "mre%": "1.98", 
         "pwr": "0.021", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_423_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_423.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_423.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_423", 
        "params": {
         "area": "53.0", 
         "delay": "0.43", 
         "ep%": "89.06", 
         "mae%": "0.74", 
         "mre%": "1.98", 
         "pwr": "0.021", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_329_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_329.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_329.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_329", 
        "params": {
         "area": "55.4", 
         "delay": "0.43", 
         "ep%": "88.28", 
         "mae%": "0.62", 
         "mre%": "1.77", 
         "pwr": "0.021", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_418_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_418.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_418.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_418", 
        "params": {
         "area": "55.4", 
         "delay": "0.43", 
         "ep%": "88.28", 
         "mae%": "0.62", 
         "mre%": "1.77", 
         "pwr": "0.021", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_332.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_332", 
        "params": {
         "area": "61.0", 
         "delay": "0.39", 
         "ep%": "71.68", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_382_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_382.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_382.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_382", 
        "params": {
         "area": "56.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_021_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_021.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_021.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_021", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "82.03", 
         "mae%": "0.43", 
         "mre%": "1.13", 
         "pwr": "0.019", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_017_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_017.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_017.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_017", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.43", 
         "mre%": "1.18", 
         "pwr": "0.019", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_136_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_136.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_136.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_136", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_102_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_102.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_102.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_102", 
        "params": {
         "area": "50.2", 
         "delay": "0.39", 
         "ep%": "89.06", 
         "mae%": "0.78", 
         "mre%": "2.07", 
         "pwr": "0.019", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_413_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_413.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_413.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_413", 
        "params": {
         "area": "50.2", 
         "delay": "0.39", 
         "ep%": "89.06", 
         "mae%": "0.78", 
         "mre%": "2.07", 
         "pwr": "0.019", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_142_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_142.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_142.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_142", 
        "params": {
         "area": "47.4", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.51", 
         "mre%": "1.41", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_232_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_232.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_232.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_232", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "83.01", 
         "mae%": "0.43", 
         "mre%": "1.10", 
         "pwr": "0.019", 
         "wce%": "1.76", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_369_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_369.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_369.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_369", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.39", 
         "mre%": "1.05", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_163_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_163.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_163.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_163", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.37", 
         "mre%": "1.04", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_147_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_147.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_147.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_147", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.37", 
         "mre%": "1.04", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_099_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_099.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_099.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_099", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.37", 
         "mre%": "1.04", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_299_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_299.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_299.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_299", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.37", 
         "mre%": "1.04", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_431_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_431.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_431.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_431", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "90.62", 
         "mae%": "0.53", 
         "mre%": "1.43", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_018_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_018.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_018.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_018", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "81.25", 
         "mae%": "0.37", 
         "mre%": "1.04", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_101_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_101.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_101.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_101", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.57", 
         "mre%": "1.49", 
         "pwr": "0.019", 
         "wce%": "2.15", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_202_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_202.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_202.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_202", 
        "params": {
         "area": "46.0", 
         "delay": "0.39", 
         "ep%": "91.41", 
         "mae%": "0.70", 
         "mre%": "1.89", 
         "pwr": "0.019", 
         "wce%": "1.95", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_010_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_010.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_010.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_010", 
        "params": {
         "area": "52.6", 
         "delay": "0.38", 
         "ep%": "86.33", 
         "mae%": "0.76", 
         "mre%": "2.10", 
         "pwr": "0.019", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_154_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_154.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_154.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_154", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_179_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_179.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_179.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_179", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_367_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_367.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_367.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_367", 
        "params": {
         "area": "42.7", 
         "delay": "0.38", 
         "ep%": "85.94", 
         "mae%": "0.61", 
         "mre%": "1.65", 
         "pwr": "0.018", 
         "wce%": "1.76", 
         "wcre%": "75.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_191_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_191.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_191.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_191", 
        "params": {
         "area": "42.7", 
         "delay": "0.38", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.68", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_302_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_302.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_302.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_302", 
        "params": {
         "area": "42.7", 
         "delay": "0.38", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.68", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_461_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_461.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_461.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_461", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_221_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_221.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_221.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_221", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "85.16", 
         "mae%": "0.57", 
         "mre%": "1.50", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_069_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_069.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_069", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_354_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_354.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_354.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_354", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "85.16", 
         "mae%": "0.57", 
         "mre%": "1.50", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_338_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_338.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_338.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_338", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_463_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_463.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_463.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_463", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_194_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_194.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_194.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_194", 
        "params": {
         "area": "52.1", 
         "delay": "0.48", 
         "ep%": "85.35", 
         "mae%": "0.61", 
         "mre%": "1.64", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_305_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_305.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_305.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_305", 
        "params": {
         "area": "52.1", 
         "delay": "0.48", 
         "ep%": "85.35", 
         "mae%": "0.61", 
         "mre%": "1.64", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_283_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_283.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_283.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_283", 
        "params": {
         "area": "46.5", 
         "delay": "0.42", 
         "ep%": "84.77", 
         "mae%": "0.57", 
         "mre%": "1.51", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_205_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_205.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_205.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_205", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_375_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_375.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_375.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_375", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_095_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_095.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_095.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_095", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.62", 
         "mre%": "1.67", 
         "pwr": "0.018", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_168_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_168.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_168.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_168", 
        "params": {
         "area": "55.4", 
         "delay": "0.45", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.87", 
         "pwr": "0.018", 
         "wce%": "2.73", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_076_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_076.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_076.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_076", 
        "params": {
         "area": "52.6", 
         "delay": "0.46", 
         "ep%": "85.94", 
         "mae%": "0.66", 
         "mre%": "1.77", 
         "pwr": "0.018", 
         "wce%": "2.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_448_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_448.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_448.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_448", 
        "params": {
         "area": "54.9", 
         "delay": "0.48", 
         "ep%": "85.79", 
         "mae%": "0.70", 
         "mre%": "1.79", 
         "pwr": "0.018", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_023_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_023.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_023.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_023", 
        "params": {
         "area": "48.8", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.75", 
         "pwr": "0.018", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_097_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_097.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_097.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_097", 
        "params": {
         "area": "48.8", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.75", 
         "pwr": "0.018", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_377_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_377.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_377.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_377", 
        "params": {
         "area": "48.8", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.75", 
         "pwr": "0.018", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_030_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_030.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_030.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_030", 
        "params": {
         "area": "44.1", 
         "delay": "0.42", 
         "ep%": "90.62", 
         "mae%": "0.68", 
         "mre%": "1.85", 
         "pwr": "0.017", 
         "wce%": "2.15", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_454_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_454.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_454.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_454", 
        "params": {
         "area": "44.1", 
         "delay": "0.42", 
         "ep%": "90.62", 
         "mae%": "0.68", 
         "mre%": "1.87", 
         "pwr": "0.017", 
         "wce%": "2.15", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_471_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_471.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_471.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_471", 
        "params": {
         "area": "51.6", 
         "delay": "0.44", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.82", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_249_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_249.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_249.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_249", 
        "params": {
         "area": "51.6", 
         "delay": "0.44", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.82", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_100_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_100.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_100.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_100", 
        "params": {
         "area": "51.2", 
         "delay": "0.44", 
         "ep%": "85.64", 
         "mae%": "0.66", 
         "mre%": "1.73", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_055_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_055.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_055.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_055", 
        "params": {
         "area": "48.8", 
         "delay": "0.46", 
         "ep%": "84.77", 
         "mae%": "0.59", 
         "mre%": "1.60", 
         "pwr": "0.017", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_328_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_328.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_328.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_328", 
        "params": {
         "area": "48.8", 
         "delay": "0.46", 
         "ep%": "85.55", 
         "mae%": "0.61", 
         "mre%": "1.64", 
         "pwr": "0.017", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_072_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_072.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_072.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_072", 
        "params": {
         "area": "48.8", 
         "delay": "0.46", 
         "ep%": "84.77", 
         "mae%": "0.59", 
         "mre%": "1.60", 
         "pwr": "0.017", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_158_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_158.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_158.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_158", 
        "params": {
         "area": "48.8", 
         "delay": "0.46", 
         "ep%": "84.77", 
         "mae%": "0.59", 
         "mre%": "1.60", 
         "pwr": "0.017", 
         "wce%": "2.15", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_373_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_373.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_373.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_373", 
        "params": {
         "area": "58.7", 
         "delay": "0.55", 
         "ep%": "85.55", 
         "mae%": "0.70", 
         "mre%": "1.87", 
         "pwr": "0.017", 
         "wce%": "2.73", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_383_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_383.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_383.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_383", 
        "params": {
         "area": "48.8", 
         "delay": "0.47", 
         "ep%": "85.35", 
         "mae%": "0.64", 
         "mre%": "1.67", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_380_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_380.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_380.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_380", 
        "params": {
         "area": "54.0", 
         "delay": "0.48", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.86", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_398_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_398.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_398.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_398", 
        "params": {
         "area": "54.0", 
         "delay": "0.48", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.86", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_385_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_385.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_385.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_385", 
        "params": {
         "area": "52.6", 
         "delay": "0.52", 
         "ep%": "85.35", 
         "mae%": "0.66", 
         "mre%": "1.74", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_274_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_274.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_274.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_274", 
        "params": {
         "area": "53.5", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.83", 
         "pwr": "0.017", 
         "wce%": "2.73", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_331_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_331.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_331.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_331", 
        "params": {
         "area": "50.2", 
         "delay": "0.50", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.87", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_284_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_284.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_284.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_284", 
        "params": {
         "area": "54.0", 
         "delay": "0.48", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.88", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_446_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_446.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_446.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_446", 
        "params": {
         "area": "52.6", 
         "delay": "0.52", 
         "ep%": "85.35", 
         "mae%": "0.66", 
         "mre%": "1.71", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_013_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_013.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_013", 
        "params": {
         "area": "52.6", 
         "delay": "0.52", 
         "ep%": "85.35", 
         "mae%": "0.66", 
         "mre%": "1.71", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_291_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_291.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_291.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_291", 
        "params": {
         "area": "52.6", 
         "delay": "0.52", 
         "ep%": "85.74", 
         "mae%": "0.66", 
         "mre%": "1.74", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_440_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_440.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_440.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_440", 
        "params": {
         "area": "49.3", 
         "delay": "0.43", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.76", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_261_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_261.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_261.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_261", 
        "params": {
         "area": "49.3", 
         "delay": "0.43", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.76", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_402_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_402.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_402.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_402", 
        "params": {
         "area": "49.3", 
         "delay": "0.43", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.76", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_078_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_078.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_078.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_078", 
        "params": {
         "area": "49.3", 
         "delay": "0.43", 
         "ep%": "85.94", 
         "mae%": "0.68", 
         "mre%": "1.76", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_438_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_438.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_438.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_438", 
        "params": {
         "area": "57.7", 
         "delay": "0.56", 
         "ep%": "85.94", 
         "mae%": "0.72", 
         "mre%": "1.87", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_237_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_237.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_237.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_237", 
        "params": {
         "area": "57.3", 
         "delay": "0.61", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.86", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_268_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_268.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_268.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_268", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.64", 
         "mae%": "0.68", 
         "mre%": "1.77", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_263_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_263.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_263.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_263", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.64", 
         "mae%": "0.68", 
         "mre%": "1.77", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_239_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_239.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_239.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_239", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.64", 
         "mae%": "0.68", 
         "mre%": "1.77", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_300_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_300.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_300.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_300", 
        "params": {
         "area": "51.6", 
         "delay": "0.31", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.87", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_365_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_365.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_365.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_365", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.74", 
         "mae%": "0.68", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_414_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_414.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_414.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_414", 
        "params": {
         "area": "54.0", 
         "delay": "0.51", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.86", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_264_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_264.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_264.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_264", 
        "params": {
         "area": "54.0", 
         "delay": "0.51", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.85", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_247_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_247.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_247.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_247", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_211_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_211.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_211.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_211", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_273_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_273.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_273.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_273", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_171_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_171.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_171.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_171", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.82", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_203_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_203.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_203.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_203", 
        "params": {
         "area": "54.0", 
         "delay": "0.51", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.87", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_040_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_040.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_040.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_040", 
        "params": {
         "area": "50.2", 
         "delay": "0.47", 
         "ep%": "85.94", 
         "mae%": "0.70", 
         "mre%": "1.84", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_260_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_260.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_260.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_260", 
        "params": {
         "area": "42.7", 
         "delay": "0.32", 
         "ep%": "92.77", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.016", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_257_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_257.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_257.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_257", 
        "params": {
         "area": "42.7", 
         "delay": "0.32", 
         "ep%": "92.77", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.016", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_426_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_426.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_426.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_426", 
        "params": {
         "area": "42.7", 
         "delay": "0.32", 
         "ep%": "92.97", 
         "mae%": "0.98", 
         "mre%": "2.61", 
         "pwr": "0.016", 
         "wce%": "3.12", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_320_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_320.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_320.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_320", 
        "params": {
         "area": "42.7", 
         "delay": "0.32", 
         "ep%": "92.77", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.016", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_094_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_094.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_094.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_094", 
        "params": {
         "area": "42.7", 
         "delay": "0.32", 
         "ep%": "92.77", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.016", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_242_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_242.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_242", 
        "params": {
         "area": "43.2", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.88", 
         "mre%": "2.35", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_435_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_435.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_435.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_435", 
        "params": {
         "area": "43.2", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.94", 
         "mre%": "2.48", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_135_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_135.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_135.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_135", 
        "params": {
         "area": "43.2", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.88", 
         "mre%": "2.35", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_012_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_012.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_012.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_012", 
        "params": {
         "area": "43.2", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.94", 
         "mre%": "2.48", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_201_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_201.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_201.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_201", 
        "params": {
         "area": "44.1", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.90", 
         "mre%": "2.41", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_416_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_416.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_416.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_416", 
        "params": {
         "area": "44.1", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.90", 
         "mre%": "2.41", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_358_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_358.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_358.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_358", 
        "params": {
         "area": "44.1", 
         "delay": "0.32", 
         "ep%": "92.38", 
         "mae%": "0.90", 
         "mre%": "2.41", 
         "pwr": "0.016", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_231_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_231.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_231.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_231", 
        "params": {
         "area": "40.8", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.11", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_281_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_281.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_281.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_281", 
        "params": {
         "area": "40.8", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.11", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_276_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_276.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_276.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_276", 
        "params": {
         "area": "39.4", 
         "delay": "0.31", 
         "ep%": "94.04", 
         "mae%": "1.09", 
         "mre%": "2.95", 
         "pwr": "0.015", 
         "wce%": "3.32", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_297_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_297.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_297.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_297", 
        "params": {
         "area": "40.8", 
         "delay": "0.31", 
         "ep%": "91.46", 
         "mae%": "0.80", 
         "mre%": "2.20", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_192_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_192.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_192.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_192", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "94.24", 
         "mae%": "1.13", 
         "mre%": "3.05", 
         "pwr": "0.015", 
         "wce%": "3.32", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_360_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_360.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_360.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_360", 
        "params": {
         "area": "41.3", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "0.96", 
         "mre%": "2.55", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_093_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_093.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_093", 
        "params": {
         "area": "41.3", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "0.96", 
         "mre%": "2.55", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_160_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_160.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_160.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_160", 
        "params": {
         "area": "38.5", 
         "delay": "0.31", 
         "ep%": "91.02", 
         "mae%": "0.78", 
         "mre%": "2.14", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_209_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_209.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_209.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_209", 
        "params": {
         "area": "38.5", 
         "delay": "0.31", 
         "ep%": "91.02", 
         "mae%": "0.84", 
         "mre%": "2.28", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_472_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_472.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_472.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_472", 
        "params": {
         "area": "38.5", 
         "delay": "0.31", 
         "ep%": "91.02", 
         "mae%": "0.78", 
         "mre%": "2.14", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_303_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_303.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_303.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_303", 
        "params": {
         "area": "38.5", 
         "delay": "0.31", 
         "ep%": "91.02", 
         "mae%": "0.82", 
         "mre%": "2.23", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_108_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_108.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_108.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_108", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.90", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_071_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_071.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_071.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_071", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "95.41", 
         "mae%": "1.27", 
         "mre%": "3.42", 
         "pwr": "0.015", 
         "wce%": "3.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_388_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_388.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_388.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_388", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.95", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_224_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_224.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_224.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_224", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "94.24", 
         "mae%": "1.13", 
         "mre%": "3.07", 
         "pwr": "0.015", 
         "wce%": "3.32", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_442_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_442.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_442.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_442", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.90", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_469_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_469.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_469.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_469", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.05", 
         "mre%": "2.90", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_042_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_042.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_042.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_042", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.11", 
         "mre%": "3.03", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_151_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_151.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_151.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_151", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.90", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_259_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_259.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_259.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_259", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "94.24", 
         "mae%": "1.13", 
         "mre%": "3.08", 
         "pwr": "0.015", 
         "wce%": "3.32", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_215_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_215.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_215.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_215", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.95", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_131_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_131.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_131.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_131", 
        "params": {
         "area": "37.5", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.90", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_363_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_363.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_363.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_363", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "94.14", 
         "mae%": "1.13", 
         "mre%": "3.03", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_322_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_322.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_322.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_322", 
        "params": {
         "area": "39.4", 
         "delay": "0.31", 
         "ep%": "85.94", 
         "mae%": "0.72", 
         "mre%": "1.91", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_381_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_381.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_381.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_381", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_282_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_282.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_282.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_282", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "1.04", 
         "mre%": "2.72", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_267_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_267.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_267.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_267", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_407_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_407.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_407.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_407", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "0.98", 
         "mre%": "2.63", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_256_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_256.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_256.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_256", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "93.16", 
         "mae%": "0.98", 
         "mre%": "2.64", 
         "pwr": "0.015", 
         "wce%": "3.32", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_172_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_172.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_172.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_172", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "1.04", 
         "mre%": "2.72", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_052_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_052.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_052.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_052", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "0.94", 
         "mre%": "2.53", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_451_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_451.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_451.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_451", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "0.98", 
         "mre%": "2.63", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_033_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_033.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_033.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_033", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "0.96", 
         "mre%": "2.56", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_173_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_173.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_173.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_173", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "0.98", 
         "mre%": "2.63", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_455_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_455.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_455.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_455", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "1.04", 
         "mre%": "2.72", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_294_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_294.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_294.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_294", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "1.00", 
         "mre%": "2.64", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_327_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_327.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_327.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_327", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.58", 
         "mae%": "1.00", 
         "mre%": "2.64", 
         "pwr": "0.015", 
         "wce%": "3.12", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_326_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_326.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_326.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_326", 
        "params": {
         "area": "36.1", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.76", 
         "mre%": "4.84", 
         "pwr": "0.015", 
         "wce%": "4.49", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_467_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_467.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_467.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_467", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "1.00", 
         "mre%": "2.77", 
         "pwr": "0.014", 
         "wce%": "3.32", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_429_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_429.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_429.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_429", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "92.97", 
         "mae%": "1.00", 
         "mre%": "2.71", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_427_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_427.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_427.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_427", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.11", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_054_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_054.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_054.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_054", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.82", 
         "mre%": "2.19", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_063_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_063", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.11", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_323_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_323.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_323.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_323", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_227_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_227.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_227.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_227", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "93.75", 
         "mae%": "0.90", 
         "mre%": "2.47", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_200_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_200.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_200.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_200", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.43", 
         "pwr": "0.014", 
         "wce%": "4.69", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_315_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_315.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_315.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_315", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "96.09", 
         "mae%": "1.48", 
         "mre%": "3.99", 
         "pwr": "0.014", 
         "wce%": "3.32", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_016_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_016.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_016.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_016", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "93.75", 
         "mae%": "1.04", 
         "mre%": "2.82", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_083_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_083.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_083.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_083", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "96.48", 
         "mae%": "1.50", 
         "mre%": "4.08", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_025_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_025.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_025.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_025", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "93.75", 
         "mae%": "0.90", 
         "mre%": "2.47", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_372_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_372.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_372.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_372", 
        "params": {
         "area": "35.7", 
         "delay": "0.30", 
         "ep%": "95.80", 
         "mae%": "1.35", 
         "mre%": "3.63", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_181_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_181.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_181.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_181", 
        "params": {
         "area": "35.7", 
         "delay": "0.30", 
         "ep%": "95.80", 
         "mae%": "1.35", 
         "mre%": "3.63", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_110_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_110.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_110.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_110", 
        "params": {
         "area": "35.7", 
         "delay": "0.30", 
         "ep%": "96.29", 
         "mae%": "1.43", 
         "mre%": "3.89", 
         "pwr": "0.014", 
         "wce%": "4.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_279_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_279.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_279.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_279", 
        "params": {
         "area": "35.7", 
         "delay": "0.30", 
         "ep%": "94.63", 
         "mae%": "1.31", 
         "mre%": "3.45", 
         "pwr": "0.014", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_152_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_152.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_152.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_152", 
        "params": {
         "area": "35.7", 
         "delay": "0.30", 
         "ep%": "94.63", 
         "mae%": "1.31", 
         "mre%": "3.46", 
         "pwr": "0.014", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_104_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_104.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_104.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_104", 
        "params": {
         "area": "35.7", 
         "delay": "0.30", 
         "ep%": "96.00", 
         "mae%": "1.37", 
         "mre%": "3.65", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_364_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_364.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_364.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_364", 
        "params": {
         "area": "36.1", 
         "delay": "0.30", 
         "ep%": "93.95", 
         "mae%": "1.31", 
         "mre%": "3.44", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_182_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_182.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_182.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_182", 
        "params": {
         "area": "36.1", 
         "delay": "0.30", 
         "ep%": "93.95", 
         "mae%": "1.31", 
         "mre%": "3.44", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_241_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_241.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_241.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_241", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "94.24", 
         "mae%": "1.13", 
         "mre%": "3.08", 
         "pwr": "0.014", 
         "wce%": "3.32", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_222_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_222.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_222.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_222", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.07", 
         "mre%": "2.93", 
         "pwr": "0.014", 
         "wce%": "3.12", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_436_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_436.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_436.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_436", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "93.95", 
         "mae%": "1.09", 
         "mre%": "2.97", 
         "pwr": "0.014", 
         "wce%": "3.12", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_347_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_347.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_347.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_347", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "95.31", 
         "mae%": "1.29", 
         "mre%": "3.47", 
         "pwr": "0.014", 
         "wce%": "3.52", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_230_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_230.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_230.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_230", 
        "params": {
         "area": "34.7", 
         "delay": "0.29", 
         "ep%": "96.09", 
         "mae%": "1.80", 
         "mre%": "4.89", 
         "pwr": "0.014", 
         "wce%": "4.49", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_445_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_445.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_445.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_445", 
        "params": {
         "area": "35.2", 
         "delay": "0.31", 
         "ep%": "94.53", 
         "mae%": "1.21", 
         "mre%": "3.25", 
         "pwr": "0.014", 
         "wce%": "4.10", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_061_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_061.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_061.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_061", 
        "params": {
         "area": "35.2", 
         "delay": "0.31", 
         "ep%": "94.53", 
         "mae%": "1.21", 
         "mre%": "3.25", 
         "pwr": "0.014", 
         "wce%": "4.10", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_176_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_176.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_176.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_176", 
        "params": {
         "area": "35.2", 
         "delay": "0.31", 
         "ep%": "95.31", 
         "mae%": "1.29", 
         "mre%": "3.43", 
         "pwr": "0.014", 
         "wce%": "3.71", 
         "wcre%": "250.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_070_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_070.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_070.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_070", 
        "params": {
         "area": "35.2", 
         "delay": "0.31", 
         "ep%": "94.53", 
         "mae%": "1.23", 
         "mre%": "3.27", 
         "pwr": "0.014", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_141_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_141.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_141.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_141", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.35", 
         "mre%": "3.61", 
         "pwr": "0.014", 
         "wce%": "3.52", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_143_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_143.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_143.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_143", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "95.31", 
         "mae%": "1.33", 
         "mre%": "3.51", 
         "pwr": "0.014", 
         "wce%": "4.10", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_355_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_355.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_355.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_355", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.35", 
         "mre%": "3.62", 
         "pwr": "0.014", 
         "wce%": "3.52", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_174_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_174.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_174.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_174", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.35", 
         "mre%": "3.61", 
         "pwr": "0.014", 
         "wce%": "3.52", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_008_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_008.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_008.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_008", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.35", 
         "mre%": "3.61", 
         "pwr": "0.014", 
         "wce%": "3.52", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_047_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_047.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_047.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_047", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "97.85", 
         "mae%": "1.35", 
         "mre%": "3.59", 
         "pwr": "0.014", 
         "wce%": "3.32", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_349_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_349.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_349", 
        "params": {
         "area": "33.3", 
         "delay": "0.30", 
         "ep%": "96.48", 
         "mae%": "1.45", 
         "mre%": "3.92", 
         "pwr": "0.014", 
         "wce%": "4.30", 
         "wcre%": "175.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_419_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_419.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_419.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_419", 
        "params": {
         "area": "31.4", 
         "delay": "0.29", 
         "ep%": "97.66", 
         "mae%": "1.88", 
         "mre%": "5.16", 
         "pwr": "0.013", 
         "wce%": "4.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_292_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_292.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_292.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_292", 
        "params": {
         "area": "31.4", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.88", 
         "mre%": "5.19", 
         "pwr": "0.013", 
         "wce%": "4.69", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_003_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_003.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_003", 
        "params": {
         "area": "31.4", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.88", 
         "mre%": "5.21", 
         "pwr": "0.013", 
         "wce%": "4.69", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_153_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_153.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_153.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_153", 
        "params": {
         "area": "31.0", 
         "delay": "0.30", 
         "ep%": "96.09", 
         "mae%": "1.66", 
         "mre%": "4.58", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_235_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_235.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_235.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_235", 
        "params": {
         "area": "31.0", 
         "delay": "0.30", 
         "ep%": "96.09", 
         "mae%": "1.70", 
         "mre%": "4.67", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_125_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_125.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_125.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_125", 
        "params": {
         "area": "31.0", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.88", 
         "mre%": "5.12", 
         "pwr": "0.013", 
         "wce%": "4.88", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_229_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_229.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_229.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_229", 
        "params": {
         "area": "30.5", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.82", 
         "mre%": "4.98", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_280_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_280.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_280.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_280", 
        "params": {
         "area": "30.5", 
         "delay": "0.30", 
         "ep%": "96.58", 
         "mae%": "1.62", 
         "mre%": "4.47", 
         "pwr": "0.013", 
         "wce%": "4.88", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_271_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_271.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_271.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_271", 
        "params": {
         "area": "30.5", 
         "delay": "0.30", 
         "ep%": "96.58", 
         "mae%": "1.62", 
         "mre%": "4.47", 
         "pwr": "0.013", 
         "wce%": "4.88", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_139_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_139.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_139.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_139", 
        "params": {
         "area": "30.5", 
         "delay": "0.30", 
         "ep%": "96.88", 
         "mae%": "1.82", 
         "mre%": "4.98", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_277_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_277.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_277.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_277", 
        "params": {
         "area": "31.4", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.88", 
         "mre%": "5.12", 
         "pwr": "0.013", 
         "wce%": "4.69", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_109_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_109.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_109.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_109", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_105_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_105.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_105.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_105", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_167_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_167.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_167.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_167", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_466_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_466.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_466.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_466", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_266_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_266.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_266.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_266", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.66", 
         "mre%": "4.58", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_439_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_439.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_439.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_439", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_208_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_208.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_208.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_208", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.68", 
         "mre%": "4.64", 
         "pwr": "0.013", 
         "wce%": "4.69", 
         "wcre%": "1000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_019_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_019.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_019.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_019", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_190_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_190.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_190.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_190", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_059_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_059.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_059.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_059", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_074_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_074.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_074.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_074", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_333_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_333.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_333.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_333", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.76", 
         "mre%": "4.82", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_089_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_089.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_089.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_089", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_392_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_392.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_392.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_392", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_155_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_155.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_155.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_155", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_150_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_150.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_150.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_150", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_459_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_459.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_459.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_459", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.70", 
         "mre%": "4.66", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_081_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_081.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_081.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_081", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_470_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_470.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_470.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_470", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.74", 
         "mre%": "4.78", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_015_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_015.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_015.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_015", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_045_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_045.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_045.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_045", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_127_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_127.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_127.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_127", 
        "params": {
         "area": "29.1", 
         "delay": "0.29", 
         "ep%": "96.88", 
         "mae%": "1.91", 
         "mre%": "5.22", 
         "pwr": "0.013", 
         "wce%": "4.49", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_334_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_334.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_334.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_334", 
        "params": {
         "area": "28.2", 
         "delay": "0.27", 
         "ep%": "94.14", 
         "mae%": "1.05", 
         "mre%": "2.93", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8_212_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8_212.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8_212.c", 
          "type": "C file"
         }
        ], 
        "name": "add8_212", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "98.44", 
         "mae%": "1.56", 
         "mre%": "4.28", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned adders", 
    "folder": "adders/8_unsigned", 
    "items": 534
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_20A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_20A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_20A", 
        "params": {
         "area": "97.1", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047", 
         "wce%": "0.012", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_13K_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_13K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_13K.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_13K", 
        "params": {
         "area": "88.2", 
         "delay": "0.80", 
         "ep%": "81.25", 
         "mae%": "0.018", 
         "mre%": "0.051", 
         "pwr": "0.042", 
         "wce%": "0.049", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_1QE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1QE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1QE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1QE", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "96.88", 
         "mae%": "0.049", 
         "mre%": "0.14", 
         "pwr": "0.036", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0XE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0XE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0XE", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "97.22", 
         "mae%": "0.13", 
         "mre%": "0.37", 
         "pwr": "0.028", 
         "wce%": "0.44", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_1SA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1SA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1SA.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1SA", 
        "params": {
         "area": "44.6", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.39", 
         "mre%": "1.08", 
         "pwr": "0.021", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_3NY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_3NY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_3NY.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_3NY", 
        "params": {
         "area": "35.7", 
         "delay": "0.35", 
         "ep%": "99.90", 
         "mae%": "0.78", 
         "mre%": "2.15", 
         "pwr": "0.017", 
         "wce%": "1.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_1KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1KC", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2X6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2X6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2X6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2X6", 
        "params": {
         "area": "91.5", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_08A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_08A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_08A", 
        "params": {
         "area": "80.3", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.041", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0JF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0JF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0JF", 
        "params": {
         "area": "62.4", 
         "delay": "0.60", 
         "ep%": "96.88", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.031", 
         "wce%": "0.21", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_32E_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_32E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_32E.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_32E", 
        "params": {
         "area": "53.5", 
         "delay": "0.51", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.026", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0FY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0FY.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0FY", 
        "params": {
         "area": "44.6", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.46", 
         "mre%": "1.26", 
         "pwr": "0.021", 
         "wce%": "1.34", 
         "wcre%": "101.56"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2L7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2L7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2L7.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2L7", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.98", 
         "mae%": "1.56", 
         "mre%": "4.26", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_1KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1KC", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_20A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_20A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_20A", 
        "params": {
         "area": "97.1", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047", 
         "wce%": "0.012", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_08A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_08A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_08A", 
        "params": {
         "area": "80.3", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.041", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_17B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_17B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_17B", 
        "params": {
         "area": "68.5", 
         "delay": "0.63", 
         "ep%": "94.92", 
         "mae%": "0.073", 
         "mre%": "0.20", 
         "pwr": "0.032", 
         "wce%": "0.22", 
         "wcre%": "1600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_013", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.82", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0HR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0HR.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0HR", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.019", 
         "wce%": "1.67", 
         "wcre%": "9600.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2PX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2PX.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2PX", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.81", 
         "mae%": "1.62", 
         "mre%": "4.44", 
         "pwr": "0.012", 
         "wce%": "4.49", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_09M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_09M.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_09M", 
        "params": {
         "area": "108.9", 
         "delay": "0.79", 
         "ep%": "18.75", 
         "mae%": "0.0098", 
         "mre%": "0.025", 
         "pwr": "0.049", 
         "wce%": "0.049", 
         "wcre%": "50.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_00H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_00H.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_00H", 
        "params": {
         "area": "105.6", 
         "delay": "0.76", 
         "ep%": "34.38", 
         "mae%": "0.026", 
         "mre%": "0.072", 
         "pwr": "0.048", 
         "wce%": "0.098", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0J8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0J8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0J8", 
        "params": {
         "area": "99.5", 
         "delay": "0.54", 
         "ep%": "50.00", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.047", 
         "wce%": "0.39", 
         "wcre%": "3200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_02S.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_02S.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_02S", 
        "params": {
         "area": "101.8", 
         "delay": "0.47", 
         "ep%": "58.98", 
         "mae%": "0.23", 
         "mre%": "0.64", 
         "pwr": "0.040", 
         "wce%": "0.83", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_054.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_054.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_054", 
        "params": {
         "area": "92.5", 
         "delay": "0.45", 
         "ep%": "89.56", 
         "mae%": "6.35", 
         "mre%": "16.19", 
         "pwr": "0.033", 
         "wce%": "14.55", 
         "wcre%": "4000.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2X6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2X6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2X6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2X6", 
        "params": {
         "area": "91.5", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0T9_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_0T9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0T9.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0T9", 
        "params": {
         "area": "72.7", 
         "delay": "0.68", 
         "ep%": "90.62", 
         "mae%": "0.037", 
         "mre%": "0.10", 
         "pwr": "0.036", 
         "wce%": "0.098", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0XY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0XY.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0XY", 
        "params": {
         "area": "62.4", 
         "delay": "0.60", 
         "ep%": "96.88", 
         "mae%": "0.10", 
         "mre%": "0.28", 
         "pwr": "0.031", 
         "wce%": "0.24", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_013", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.82", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0HR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0HR.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0HR", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.019", 
         "wce%": "1.67", 
         "wcre%": "9600.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2H0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2H0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2H0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2H0", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "1.56", 
         "mre%": "4.27", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_1KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1KC", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }
    ], 
    "description": "12-bit unsigned adders", 
    "folder": "adders/12_unsigned", 
    "items": 46
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0AV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0AV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0AV", 
        "params": {
         "area": "146.9", 
         "delay": "1.27", 
         "ep%": "6.25", 
         "mae%": "0.00015", 
         "mre%": "0.00053", 
         "pwr": "0.073", 
         "wce%": "0.0031", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0EM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0EM.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0EM", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "87.50", 
         "mae%": "0.0018", 
         "mre%": "0.005", 
         "pwr": "0.057", 
         "wce%": "0.0053", 
         "wcre%": "400.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0Q7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0Q7.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0Q7", 
        "params": {
         "area": "100.4", 
         "delay": "0.95", 
         "ep%": "96.88", 
         "mae%": "0.0063", 
         "mre%": "0.018", 
         "pwr": "0.051", 
         "wce%": "0.018", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_073.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_073", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.74", 
         "mae%": "0.021", 
         "mre%": "0.056", 
         "pwr": "0.043", 
         "wce%": "0.079", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M0.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M0", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DL", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0GK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0GK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0GK", 
        "params": {
         "area": "45.5", 
         "delay": "0.35", 
         "ep%": "99.98", 
         "mae%": "0.91", 
         "mre%": "2.49", 
         "pwr": "0.018", 
         "wce%": "2.90", 
         "wcre%": "1503.12"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_02E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_02E.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_02E", 
        "params": {
         "area": "31.9", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "3.52", 
         "mre%": "9.54", 
         "pwr": "0.011", 
         "wce%": "9.74", 
         "wcre%": "700.20"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0RN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0RN.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0RN", 
        "params": {
         "area": "115.9", 
         "delay": "1.08", 
         "ep%": "93.75", 
         "mae%": "0.0015", 
         "mre%": "0.0042", 
         "pwr": "0.060", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_08F.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_08F.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_08F", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "95.70", 
         "mae%": "0.0048", 
         "mre%": "0.013", 
         "pwr": "0.052", 
         "wce%": "0.014", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_02T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_02T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_02T", 
        "params": {
         "area": "82.6", 
         "delay": "0.78", 
         "ep%": "99.95", 
         "mae%": "0.024", 
         "mre%": "0.068", 
         "pwr": "0.041", 
         "wce%": "0.049", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_09P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_09P.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_09P", 
        "params": {
         "area": "73.7", 
         "delay": "0.68", 
         "ep%": "99.71", 
         "mae%": "0.05", 
         "mre%": "0.14", 
         "pwr": "0.036", 
         "wce%": "0.13", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KY.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KY", 
        "params": {
         "area": "55.8", 
         "delay": "0.54", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.027", 
         "wce%": "0.46", 
         "wcre%": "700.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0B4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0B4.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0B4", 
        "params": {
         "area": "46.9", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.46", 
         "mre%": "1.28", 
         "pwr": "0.022", 
         "wce%": "1.54", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QG", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KC", 
        "params": {
         "area": "20.2", 
         "delay": "0.19", 
         "ep%": "100.00", 
         "mae%": "4.69", 
         "mre%": "12.64", 
         "pwr": "0.0079", 
         "wce%": "9.49", 
         "wcre%": "9500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0AV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0AV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0AV", 
        "params": {
         "area": "146.9", 
         "delay": "1.27", 
         "ep%": "6.25", 
         "mae%": "0.00015", 
         "mre%": "0.00053", 
         "pwr": "0.073", 
         "wce%": "0.0031", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DF.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DF", 
        "params": {
         "area": "144.5", 
         "delay": "1.11", 
         "ep%": "18.75", 
         "mae%": "0.00061", 
         "mre%": "0.0016", 
         "pwr": "0.069", 
         "wce%": "0.0031", 
         "wcre%": "50.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0NK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NK", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0FJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0FJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0FJ", 
        "params": {
         "area": "98.1", 
         "delay": "0.92", 
         "ep%": "96.89", 
         "mae%": "0.0071", 
         "mre%": "0.02", 
         "pwr": "0.050", 
         "wce%": "0.021", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_073.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_073", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.74", 
         "mae%": "0.021", 
         "mre%": "0.056", 
         "pwr": "0.043", 
         "wce%": "0.079", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M0.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M0", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DL", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0GK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0GK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0GK", 
        "params": {
         "area": "45.5", 
         "delay": "0.35", 
         "ep%": "99.98", 
         "mae%": "0.91", 
         "mre%": "2.49", 
         "pwr": "0.018", 
         "wce%": "2.90", 
         "wcre%": "1503.12"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QG", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0AV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0AV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0AV", 
        "params": {
         "area": "146.9", 
         "delay": "1.27", 
         "ep%": "6.25", 
         "mae%": "0.00015", 
         "mre%": "0.00053", 
         "pwr": "0.073", 
         "wce%": "0.0031", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DF.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DF", 
        "params": {
         "area": "144.5", 
         "delay": "1.11", 
         "ep%": "18.75", 
         "mae%": "0.00061", 
         "mre%": "0.0016", 
         "pwr": "0.069", 
         "wce%": "0.0031", 
         "wcre%": "50.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0EZ", 
        "params": {
         "area": "132.8", 
         "delay": "0.81", 
         "ep%": "50.00", 
         "mae%": "0.39", 
         "mre%": "1.07", 
         "pwr": "0.065", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_04T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_04T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_04T", 
        "params": {
         "area": "148.3", 
         "delay": "0.55", 
         "ep%": "67.71", 
         "mae%": "4.01", 
         "mre%": "10.53", 
         "pwr": "0.064", 
         "wce%": "14.16", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_04S.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_04S.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_04S", 
        "params": {
         "area": "138.4", 
         "delay": "0.60", 
         "ep%": "69.82", 
         "mae%": "0.10", 
         "mre%": "0.28", 
         "pwr": "0.061", 
         "wce%": "0.24", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0NK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NK", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0NK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NK", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0Q7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0Q7.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0Q7", 
        "params": {
         "area": "100.4", 
         "delay": "0.95", 
         "ep%": "96.88", 
         "mae%": "0.0063", 
         "mre%": "0.018", 
         "pwr": "0.051", 
         "wce%": "0.018", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QC", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.83", 
         "mae%": "0.019", 
         "mre%": "0.054", 
         "pwr": "0.043", 
         "wce%": "0.068", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M0.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M0", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DL", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M6.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M6", 
        "params": {
         "area": "46.9", 
         "delay": "0.43", 
         "ep%": "99.96", 
         "mae%": "0.54", 
         "mre%": "1.50", 
         "pwr": "0.022", 
         "wce%": "1.80", 
         "wcre%": "700.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QG", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KC", 
        "params": {
         "area": "20.2", 
         "delay": "0.19", 
         "ep%": "100.00", 
         "mae%": "4.69", 
         "mre%": "12.64", 
         "pwr": "0.0079", 
         "wce%": "9.49", 
         "wcre%": "9500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }
    ], 
    "description": "16-bit unsigned adders", 
    "folder": "adders/16_unsigned", 
    "items": 44
   }
  ], 
  "description": "Adders (unsigned)", 
  "folder": "adders", 
  "id": 0, 
  "items": 624
 }, 
 {
  "datasets": [
   {
    "bitwidth": 7, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_069", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_013", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_069", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_06J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_06J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_06J", 
        "params": {
         "area": "375.0", 
         "delay": "1.28", 
         "ep%": "95.21", 
         "mae%": "0.27", 
         "mre%": "5.62", 
         "pwr": "0.173", 
         "wce%": "0.94", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_013", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_05K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_05K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_05K", 
        "params": {
         "area": "403.6", 
         "delay": "1.37", 
         "ep%": "92.60", 
         "mae%": "0.12", 
         "mre%": "2.84", 
         "pwr": "0.207", 
         "wce%": "0.49", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03K", 
        "params": {
         "area": "364.2", 
         "delay": "1.40", 
         "ep%": "96.04", 
         "mae%": "0.23", 
         "mre%": "4.91", 
         "pwr": "0.180", 
         "wce%": "0.96", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0GG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0GG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0GG", 
        "params": {
         "area": "295.7", 
         "delay": "1.05", 
         "ep%": "97.31", 
         "mae%": "0.45", 
         "mre%": "8.23", 
         "pwr": "0.152", 
         "wce%": "1.92", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_00M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_00M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_00M", 
        "params": {
         "area": "76.0", 
         "delay": "0.47", 
         "ep%": "98.41", 
         "mae%": "3.63", 
         "mre%": "36.98", 
         "pwr": "0.019", 
         "wce%": "14.44", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CZ", 
        "params": {
         "area": "492.3", 
         "delay": "1.28", 
         "ep%": "77.61", 
         "mae%": "0.025", 
         "mre%": "0.72", 
         "pwr": "0.263", 
         "wce%": "0.092", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_08B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_08B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_08B", 
        "params": {
         "area": "473.5", 
         "delay": "1.28", 
         "ep%": "79.54", 
         "mae%": "0.027", 
         "mre%": "0.76", 
         "pwr": "0.254", 
         "wce%": "0.092", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B2", 
        "params": {
         "area": "446.8", 
         "delay": "1.22", 
         "ep%": "85.08", 
         "mae%": "0.058", 
         "mre%": "1.68", 
         "pwr": "0.238", 
         "wce%": "0.19", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0ED", 
        "params": {
         "area": "399.4", 
         "delay": "1.19", 
         "ep%": "92.88", 
         "mae%": "0.13", 
         "mre%": "3.06", 
         "pwr": "0.204", 
         "wce%": "0.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_069", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_013", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "7-bit unsigned multiplier", 
    "folder": "multiplers/7x7_unsigned", 
    "items": 47
   }, 
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_Y48.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_Y48.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_Y48", 
        "params": {
         "area": "682.8", 
         "delay": "1.41", 
         "ep%": "6.25", 
         "mae%": "0.00019", 
         "mre%": "0.0053", 
         "pwr": "0.390", 
         "wce%": "0.0031", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_EXZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_EXZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_EXZ", 
        "params": {
         "area": "663.6", 
         "delay": "1.40", 
         "ep%": "19.53", 
         "mae%": "0.0014", 
         "mre%": "0.033", 
         "pwr": "0.380", 
         "wce%": "0.015", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_150Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_150Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_150Q", 
        "params": {
         "area": "660.3", 
         "delay": "1.39", 
         "ep%": "37.30", 
         "mae%": "0.0076", 
         "mre%": "0.15", 
         "pwr": "0.360", 
         "wce%": "0.064", 
         "wcre%": "40.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2AC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2AC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2AC", 
        "params": {
         "area": "508.3", 
         "delay": "1.39", 
         "ep%": "98.12", 
         "mae%": "0.037", 
         "mre%": "1.25", 
         "pwr": "0.311", 
         "wce%": "0.12", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_185Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_185Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_185Q", 
        "params": {
         "area": "427.5", 
         "delay": "1.41", 
         "ep%": "98.05", 
         "mae%": "0.18", 
         "mre%": "4.16", 
         "pwr": "0.206", 
         "wce%": "0.79", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_FTA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_FTA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_FTA", 
        "params": {
         "area": "214.5", 
         "delay": "0.95", 
         "ep%": "98.74", 
         "mae%": "0.89", 
         "mre%": "13.96", 
         "pwr": "0.084", 
         "wce%": "4.29", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_13QR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_13QR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_13QR", 
        "params": {
         "area": "41.3", 
         "delay": "0.20", 
         "ep%": "99.20", 
         "mae%": "4.83", 
         "mre%": "44.00", 
         "pwr": "0.0085", 
         "wce%": "19.46", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2P7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2P7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2P7", 
        "params": {
         "area": "676.3", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.386", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_KEM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_KEM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_KEM", 
        "params": {
         "area": "637.8", 
         "delay": "1.40", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.370", 
         "wce%": "0.017", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_CK5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_CK5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_CK5", 
        "params": {
         "area": "604.5", 
         "delay": "1.41", 
         "ep%": "87.54", 
         "mae%": "0.017", 
         "mre%": "0.59", 
         "pwr": "0.345", 
         "wce%": "0.061", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2HH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2HH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2HH", 
        "params": {
         "area": "542.5", 
         "delay": "1.44", 
         "ep%": "97.72", 
         "mae%": "0.057", 
         "mre%": "2.56", 
         "pwr": "0.302", 
         "wce%": "0.18", 
         "wcre%": "8300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_19DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_19DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_19DB", 
        "params": {
         "area": "395.6", 
         "delay": "1.34", 
         "ep%": "98.37", 
         "mae%": "0.18", 
         "mre%": "4.42", 
         "pwr": "0.206", 
         "wce%": "0.66", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17KS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17KS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17KS", 
        "params": {
         "area": "239.3", 
         "delay": "1.00", 
         "ep%": "98.99", 
         "mae%": "0.56", 
         "mre%": "10.85", 
         "pwr": "0.104", 
         "wce%": "2.41", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_JV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_JV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_JV3", 
        "params": {
         "area": "110.8", 
         "delay": "0.58", 
         "ep%": "99.16", 
         "mae%": "2.15", 
         "mre%": "39.78", 
         "pwr": "0.034", 
         "wce%": "8.21", 
         "wcre%": "7100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17QU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17QU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17QU", 
        "params": {
         "area": "13.1", 
         "delay": "0.10", 
         "ep%": "99.22", 
         "mae%": "8.01", 
         "mre%": "59.69", 
         "pwr": "0.0017", 
         "wce%": "27.24", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_125K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_125K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_125K", 
        "params": {
         "area": "674.9", 
         "delay": "1.42", 
         "ep%": "17.19", 
         "mae%": "0.00095", 
         "mre%": "0.023", 
         "pwr": "0.384", 
         "wce%": "0.0092", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_14VP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_14VP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_14VP", 
        "params": {
         "area": "654.2", 
         "delay": "1.38", 
         "ep%": "39.26", 
         "mae%": "0.0076", 
         "mre%": "0.14", 
         "pwr": "0.364", 
         "wce%": "0.064", 
         "wcre%": "40.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_ZFB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_ZFB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_ZFB", 
        "params": {
         "area": "590.4", 
         "delay": "1.13", 
         "ep%": "69.26", 
         "mae%": "0.059", 
         "mre%": "0.80", 
         "pwr": "0.304", 
         "wce%": "0.45", 
         "wcre%": "43.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_12N4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_12N4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_12N4", 
        "params": {
         "area": "390.5", 
         "delay": "1.09", 
         "ep%": "87.31", 
         "mae%": "0.43", 
         "mre%": "4.20", 
         "pwr": "0.142", 
         "wce%": "2.15", 
         "wcre%": "80.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_QKX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_QKX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_QKX", 
        "params": {
         "area": "112.2", 
         "delay": "0.18", 
         "ep%": "97.47", 
         "mae%": "5.09", 
         "mre%": "21.95", 
         "pwr": "0.029", 
         "wce%": "49.23", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1446.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1446.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1446", 
        "params": {
         "area": "683.3", 
         "delay": "1.35", 
         "ep%": "9.38", 
         "mae%": "0.018", 
         "mre%": "0.13", 
         "pwr": "0.388", 
         "wce%": "0.29", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_JQQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_JQQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_JQQ", 
        "params": {
         "area": "661.2", 
         "delay": "1.36", 
         "ep%": "19.82", 
         "mae%": "1.12", 
         "mre%": "2.64", 
         "pwr": "0.371", 
         "wce%": "15.53", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_GS2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_GS2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_GS2", 
        "params": {
         "area": "632.6", 
         "delay": "1.38", 
         "ep%": "29.93", 
         "mae%": "0.057", 
         "mre%": "0.51", 
         "pwr": "0.356", 
         "wce%": "1.14", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_7C1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_7C1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_7C1", 
        "params": {
         "area": "606.8", 
         "delay": "1.36", 
         "ep%": "39.93", 
         "mae%": "0.13", 
         "mre%": "1.04", 
         "pwr": "0.329", 
         "wce%": "2.38", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_96D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_96D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_96D", 
        "params": {
         "area": "604.9", 
         "delay": "1.26", 
         "ep%": "49.93", 
         "mae%": "0.36", 
         "mre%": "2.06", 
         "pwr": "0.309", 
         "wce%": "5.24", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_PKY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_PKY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_PKY", 
        "params": {
         "area": "506.8", 
         "delay": "1.42", 
         "ep%": "64.73", 
         "mae%": "0.25", 
         "mre%": "1.99", 
         "pwr": "0.254", 
         "wce%": "2.79", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_L40.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_L40.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_L40", 
        "params": {
         "area": "437.4", 
         "delay": "1.48", 
         "ep%": "74.91", 
         "mae%": "1.54", 
         "mre%": "7.46", 
         "pwr": "0.189", 
         "wce%": "13.92", 
         "wcre%": "152.38"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_YX7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_YX7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_YX7", 
        "params": {
         "area": "220.6", 
         "delay": "0.26", 
         "ep%": "88.71", 
         "mae%": "4.84", 
         "mre%": "15.66", 
         "pwr": "0.061", 
         "wce%": "49.22", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2P7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2P7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2P7", 
        "params": {
         "area": "676.3", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.386", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_KEM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_KEM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_KEM", 
        "params": {
         "area": "637.8", 
         "delay": "1.40", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.370", 
         "wce%": "0.017", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_QJD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_QJD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_QJD", 
        "params": {
         "area": "624.2", 
         "delay": "1.40", 
         "ep%": "74.80", 
         "mae%": "0.017", 
         "mre%": "0.51", 
         "pwr": "0.344", 
         "wce%": "0.082", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_NGR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_NGR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_NGR", 
        "params": {
         "area": "511.5", 
         "delay": "1.37", 
         "ep%": "96.37", 
         "mae%": "0.065", 
         "mre%": "1.90", 
         "pwr": "0.276", 
         "wce%": "0.25", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_DM1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_DM1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_DM1", 
        "params": {
         "area": "401.7", 
         "delay": "1.52", 
         "ep%": "98.16", 
         "mae%": "0.20", 
         "mre%": "4.73", 
         "pwr": "0.195", 
         "wce%": "0.89", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1AGV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1AGV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1AGV", 
        "params": {
         "area": "228.5", 
         "delay": "1.08", 
         "ep%": "99.05", 
         "mae%": "0.67", 
         "mre%": "12.14", 
         "pwr": "0.095", 
         "wce%": "2.94", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_18DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_18DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_18DU", 
        "params": {
         "area": "96.7", 
         "delay": "0.53", 
         "ep%": "99.16", 
         "mae%": "2.28", 
         "mre%": "28.42", 
         "pwr": "0.031", 
         "wce%": "9.08", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17C8", 
        "params": {
         "area": "15.5", 
         "delay": "0.10", 
         "ep%": "99.21", 
         "mae%": "7.41", 
         "mre%": "57.81", 
         "pwr": "0.0019", 
         "wce%": "25.78", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "evoapprox8b", 
      "figure": "multiplers/8x8_unsigned/legacy_evoapprox8b/fig.png", 
      "folder": "multiplers/8x8_unsigned/legacy_evoapprox8b", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8_006_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_006.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_006.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_006", 
        "params": {
         "area": "910.4", 
         "delay": "1.21", 
         "ep%": "0.026", 
         "mae%": "0.00046", 
         "mre%": "0.014", 
         "pwr": "0.508", 
         "wce%": "1.56", 
         "wcre%": "199.61"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_455_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_455.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_455.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_455", 
        "params": {
         "area": "865.9", 
         "delay": "1.32", 
         "ep%": "24.80", 
         "mae%": "0.00031", 
         "mre%": "0.018", 
         "pwr": "0.503", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_109_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_109.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_109.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_109", 
        "params": {
         "area": "886.0", 
         "delay": "1.27", 
         "ep%": "0.30", 
         "mae%": "0.0056", 
         "mre%": "0.068", 
         "pwr": "0.498", 
         "wce%": "4.69", 
         "wcre%": "99.90"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_103_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_103.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_103.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_103", 
        "params": {
         "area": "893.5", 
         "delay": "1.13", 
         "ep%": "73.86", 
         "mae%": "0.17", 
         "mre%": "1.65", 
         "pwr": "0.497", 
         "wce%": "3.16", 
         "wcre%": "223.14"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_142_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_142.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_142.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_142", 
        "params": {
         "area": "883.2", 
         "delay": "1.15", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.494", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_400_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_400.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_400.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_400", 
        "params": {
         "area": "862.1", 
         "delay": "1.14", 
         "ep%": "0.098", 
         "mae%": "0.00031", 
         "mre%": "0.0063", 
         "pwr": "0.493", 
         "wce%": "0.39", 
         "wcre%": "49.90"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_351_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_351.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_351.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_351", 
        "params": {
         "area": "863.5", 
         "delay": "1.14", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.493", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_141_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_141.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_141.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_141", 
        "params": {
         "area": "850.4", 
         "delay": "1.17", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_314_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_314.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_314.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_314", 
        "params": {
         "area": "880.4", 
         "delay": "1.22", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_240_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_240.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_240.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_240", 
        "params": {
         "area": "880.4", 
         "delay": "1.22", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_086_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_086.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_086.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_086", 
        "params": {
         "area": "880.4", 
         "delay": "1.22", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_087_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_087.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_087.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_087", 
        "params": {
         "area": "880.4", 
         "delay": "1.22", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_177_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_177.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_177.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_177", 
        "params": {
         "area": "880.4", 
         "delay": "1.22", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_041_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_041.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_041.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_041", 
        "params": {
         "area": "859.3", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.490", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_263_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_263.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_263.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_263", 
        "params": {
         "area": "850.4", 
         "delay": "1.17", 
         "ep%": "25.00", 
         "mae%": "0.0031", 
         "mre%": "0.089", 
         "pwr": "0.489", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_453_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_453.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_453.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_453", 
        "params": {
         "area": "884.2", 
         "delay": "1.22", 
         "ep%": "12.50", 
         "mae%": "0.20", 
         "mre%": "1.15", 
         "pwr": "0.489", 
         "wce%": "1.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_398_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_398.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_398.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_398", 
        "params": {
         "area": "848.5", 
         "delay": "1.16", 
         "ep%": "12.76", 
         "mae%": "0.01", 
         "mre%": "0.18", 
         "pwr": "0.486", 
         "wce%": "1.61", 
         "wcre%": "132.99"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_344_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_344.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_344.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_344", 
        "params": {
         "area": "843.3", 
         "delay": "1.35", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.485", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_248_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_248.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_248.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_248", 
        "params": {
         "area": "843.3", 
         "delay": "1.35", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.485", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_357_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_357.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_357.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_357", 
        "params": {
         "area": "843.3", 
         "delay": "1.35", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.485", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_206_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_206.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_206.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_206", 
        "params": {
         "area": "843.3", 
         "delay": "1.35", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.485", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_318_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_318.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_318.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_318", 
        "params": {
         "area": "828.8", 
         "delay": "1.04", 
         "ep%": "0.098", 
         "mae%": "0.00031", 
         "mre%": "0.0063", 
         "pwr": "0.484", 
         "wce%": "0.39", 
         "wcre%": "49.90"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_016_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_016.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_016.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_016", 
        "params": {
         "area": "848.0", 
         "delay": "1.24", 
         "ep%": "5.08", 
         "mae%": "0.02", 
         "mre%": "0.33", 
         "pwr": "0.483", 
         "wce%": "0.39", 
         "wcre%": "99.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_153_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_153.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_153.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_153", 
        "params": {
         "area": "845.2", 
         "delay": "1.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.482", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_012_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_012.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_012.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_012", 
        "params": {
         "area": "845.2", 
         "delay": "1.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.482", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_235_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_235.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_235.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_235", 
        "params": {
         "area": "845.2", 
         "delay": "1.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.482", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_407_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_407.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_407.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_407", 
        "params": {
         "area": "832.1", 
         "delay": "1.37", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.479", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_070_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_070.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_070.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_070", 
        "params": {
         "area": "825.0", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.479", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_239_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_239.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_239.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_239", 
        "params": {
         "area": "846.6", 
         "delay": "1.16", 
         "ep%": "77.72", 
         "mae%": "0.47", 
         "mre%": "3.38", 
         "pwr": "0.472", 
         "wce%": "3.92", 
         "wcre%": "127.85"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_052_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_052.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_052.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_052", 
        "params": {
         "area": "844.3", 
         "delay": "1.16", 
         "ep%": "77.74", 
         "mae%": "0.47", 
         "mre%": "3.39", 
         "pwr": "0.472", 
         "wce%": "3.92", 
         "wcre%": "130.03"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_394_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_394.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_394.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_394", 
        "params": {
         "area": "876.7", 
         "delay": "1.18", 
         "ep%": "76.42", 
         "mae%": "0.12", 
         "mre%": "2.15", 
         "pwr": "0.471", 
         "wce%": "0.83", 
         "wcre%": "355.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_136_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_136.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_136.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_136", 
        "params": {
         "area": "830.7", 
         "delay": "1.32", 
         "ep%": "30.88", 
         "mae%": "0.12", 
         "mre%": "1.50", 
         "pwr": "0.471", 
         "wce%": "0.98", 
         "wcre%": "393.85"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_007_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_007.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_007.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_007", 
        "params": {
         "area": "840.0", 
         "delay": "1.22", 
         "ep%": "62.54", 
         "mae%": "0.11", 
         "mre%": "1.22", 
         "pwr": "0.468", 
         "wce%": "0.99", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_277_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_277.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_277.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_277", 
        "params": {
         "area": "876.2", 
         "delay": "1.28", 
         "ep%": "85.44", 
         "mae%": "0.12", 
         "mre%": "2.25", 
         "pwr": "0.461", 
         "wce%": "0.83", 
         "wcre%": "355.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_132_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_132.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_132.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_132", 
        "params": {
         "area": "768.2", 
         "delay": "1.30", 
         "ep%": "37.50", 
         "mae%": "0.0012", 
         "mre%": "0.032", 
         "pwr": "0.458", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_491_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_491.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_491.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_491", 
        "params": {
         "area": "780.4", 
         "delay": "1.21", 
         "ep%": "69.82", 
         "mae%": "0.23", 
         "mre%": "2.07", 
         "pwr": "0.455", 
         "wce%": "3.92", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder", 
        "params": {
         "area": "738.2", 
         "delay": "1.36", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.454", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_282_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_282.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_282.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_282", 
        "params": {
         "area": "763.6", 
         "delay": "1.30", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.453", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_289_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_289.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_289.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_289", 
        "params": {
         "area": "763.6", 
         "delay": "1.30", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.453", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_484_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_484.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_484.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_484", 
        "params": {
         "area": "756.5", 
         "delay": "1.23", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.452", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder", 
        "params": {
         "area": "726.0", 
         "delay": "1.50", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.446", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_026_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_026.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_026.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_026", 
        "params": {
         "area": "794.1", 
         "delay": "1.12", 
         "ep%": "93.25", 
         "mae%": "0.28", 
         "mre%": "3.77", 
         "pwr": "0.442", 
         "wce%": "2.75", 
         "wcre%": "781.82"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_463_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_463.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_463.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_463", 
        "params": {
         "area": "738.7", 
         "delay": "1.33", 
         "ep%": "28.91", 
         "mae%": "0.018", 
         "mre%": "0.24", 
         "pwr": "0.440", 
         "wce%": "0.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_000.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_000", 
        "params": {
         "area": "763.1", 
         "delay": "1.24", 
         "ep%": "86.49", 
         "mae%": "0.15", 
         "mre%": "2.00", 
         "pwr": "0.438", 
         "wce%": "1.25", 
         "wcre%": "560.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_442_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_442.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_442.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_442", 
        "params": {
         "area": "755.6", 
         "delay": "1.14", 
         "ep%": "86.66", 
         "mae%": "0.036", 
         "mre%": "0.83", 
         "pwr": "0.432", 
         "wce%": "0.48", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_035_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_035.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_035.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_035", 
        "params": {
         "area": "727.9", 
         "delay": "1.13", 
         "ep%": "73.16", 
         "mae%": "0.044", 
         "mre%": "1.10", 
         "pwr": "0.432", 
         "wce%": "0.43", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_076_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_076.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_076.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_076", 
        "params": {
         "area": "749.0", 
         "delay": "1.43", 
         "ep%": "84.96", 
         "mae%": "0.046", 
         "mre%": "1.10", 
         "pwr": "0.429", 
         "wce%": "0.20", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_021_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_021.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_021.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_021", 
        "params": {
         "area": "711.5", 
         "delay": "1.54", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.428", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_031_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_031", 
        "params": {
         "area": "746.2", 
         "delay": "1.18", 
         "ep%": "78.04", 
         "mae%": "0.30", 
         "mre%": "3.21", 
         "pwr": "0.427", 
         "wce%": "1.67", 
         "wcre%": "588.11"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_037_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_037.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_037.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_037", 
        "params": {
         "area": "842.9", 
         "delay": "1.02", 
         "ep%": "88.92", 
         "mae%": "0.60", 
         "mre%": "5.21", 
         "pwr": "0.427", 
         "wce%": "4.89", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_080_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_080.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_080.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_080", 
        "params": {
         "area": "726.9", 
         "delay": "1.08", 
         "ep%": "66.04", 
         "mae%": "0.12", 
         "mre%": "2.15", 
         "pwr": "0.424", 
         "wce%": "0.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_299_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_299.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_299.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_299", 
        "params": {
         "area": "702.1", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.424", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_244_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_244.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_244.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_244", 
        "params": {
         "area": "756.5", 
         "delay": "0.99", 
         "ep%": "78.49", 
         "mae%": "0.59", 
         "mre%": "4.84", 
         "pwr": "0.423", 
         "wce%": "3.50", 
         "wcre%": "133.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_348_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_348.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_348.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_348", 
        "params": {
         "area": "703.5", 
         "delay": "1.35", 
         "ep%": "0.39", 
         "mae%": "0.00031", 
         "mre%": "0.0082", 
         "pwr": "0.423", 
         "wce%": "0.098", 
         "wcre%": "49.61"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_027_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_027.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_027.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_027", 
        "params": {
         "area": "707.2", 
         "delay": "1.47", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.423", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_218_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_218.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_218.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_218", 
        "params": {
         "area": "724.1", 
         "delay": "1.14", 
         "ep%": "63.65", 
         "mae%": "0.041", 
         "mre%": "1.02", 
         "pwr": "0.420", 
         "wce%": "0.45", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_392_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_392.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_392.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_392", 
        "params": {
         "area": "779.0", 
         "delay": "1.07", 
         "ep%": "78.47", 
         "mae%": "0.59", 
         "mre%": "4.83", 
         "pwr": "0.419", 
         "wce%": "3.49", 
         "wcre%": "133.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_498_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_498.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_498.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_498", 
        "params": {
         "area": "702.5", 
         "delay": "1.49", 
         "ep%": "84.47", 
         "mae%": "0.053", 
         "mre%": "1.23", 
         "pwr": "0.415", 
         "wce%": "0.16", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_375_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_375.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_375.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_375", 
        "params": {
         "area": "708.2", 
         "delay": "1.53", 
         "ep%": "43.75", 
         "mae%": "0.021", 
         "mre%": "0.49", 
         "pwr": "0.413", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_034_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_034.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_034.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_034", 
        "params": {
         "area": "786.5", 
         "delay": "1.05", 
         "ep%": "93.57", 
         "mae%": "0.61", 
         "mre%": "5.37", 
         "pwr": "0.412", 
         "wce%": "4.31", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_268_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_268.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_268.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_268", 
        "params": {
         "area": "754.6", 
         "delay": "1.00", 
         "ep%": "82.43", 
         "mae%": "0.59", 
         "mre%": "4.92", 
         "pwr": "0.411", 
         "wce%": "3.50", 
         "wcre%": "133.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_157_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_157.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_157.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_157", 
        "params": {
         "area": "734.9", 
         "delay": "2.50", 
         "ep%": "45.75", 
         "mae%": "0.0064", 
         "mre%": "0.16", 
         "pwr": "0.411", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_127_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_127.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_127.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_127", 
        "params": {
         "area": "736.3", 
         "delay": "2.47", 
         "ep%": "45.41", 
         "mae%": "0.0063", 
         "mre%": "0.16", 
         "pwr": "0.410", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_060_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_060.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_060.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_060", 
        "params": {
         "area": "734.0", 
         "delay": "2.48", 
         "ep%": "43.46", 
         "mae%": "0.0063", 
         "mre%": "0.16", 
         "pwr": "0.410", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_473_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_473.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_473.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_473", 
        "params": {
         "area": "740.6", 
         "delay": "2.34", 
         "ep%": "44.68", 
         "mae%": "0.0064", 
         "mre%": "0.16", 
         "pwr": "0.407", 
         "wce%": "0.055", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_452_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_452.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_452.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_452", 
        "params": {
         "area": "803.0", 
         "delay": "1.13", 
         "ep%": "88.33", 
         "mae%": "0.57", 
         "mre%": "5.15", 
         "pwr": "0.406", 
         "wce%": "3.72", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_436_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_436.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_436.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_436", 
        "params": {
         "area": "812.4", 
         "delay": "1.16", 
         "ep%": "88.38", 
         "mae%": "0.57", 
         "mre%": "5.15", 
         "pwr": "0.406", 
         "wce%": "3.74", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_322_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_322.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_322.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_322", 
        "params": {
         "area": "735.4", 
         "delay": "2.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.405", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_213_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_213.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_213.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_213", 
        "params": {
         "area": "735.4", 
         "delay": "2.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.405", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_RippleCarryArrayMultiplier_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_RippleCarryArrayMultiplier.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_RippleCarryArrayMultiplier.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_RippleCarryArrayMultiplier", 
        "params": {
         "area": "735.4", 
         "delay": "2.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.405", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_168_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_168.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_168.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_168", 
        "params": {
         "area": "735.4", 
         "delay": "2.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.405", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_171_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_171.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_171.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_171", 
        "params": {
         "area": "733.0", 
         "delay": "2.31", 
         "ep%": "43.60", 
         "mae%": "0.0066", 
         "mre%": "0.16", 
         "pwr": "0.404", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_363_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_363.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_363.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_363", 
        "params": {
         "area": "803.0", 
         "delay": "1.15", 
         "ep%": "88.24", 
         "mae%": "0.57", 
         "mre%": "5.15", 
         "pwr": "0.403", 
         "wce%": "3.74", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_125_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_125.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_125.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_125", 
        "params": {
         "area": "727.4", 
         "delay": "2.34", 
         "ep%": "43.46", 
         "mae%": "0.0063", 
         "mre%": "0.16", 
         "pwr": "0.403", 
         "wce%": "0.055", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_320_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_320.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_320.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_320", 
        "params": {
         "area": "724.6", 
         "delay": "1.98", 
         "ep%": "6.25", 
         "mae%": "0.00031", 
         "mre%": "0.011", 
         "pwr": "0.402", 
         "wce%": "0.0061", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_316_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_316.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_316.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_316", 
        "params": {
         "area": "754.2", 
         "delay": "2.45", 
         "ep%": "45.81", 
         "mae%": "0.0069", 
         "mre%": "0.17", 
         "pwr": "0.400", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_091_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_091.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_091.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_091", 
        "params": {
         "area": "721.3", 
         "delay": "2.21", 
         "ep%": "44.48", 
         "mae%": "0.0072", 
         "mre%": "0.17", 
         "pwr": "0.400", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder", 
        "params": {
         "area": "724.1", 
         "delay": "1.42", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.399", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_165_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_165.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_165.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_165", 
        "params": {
         "area": "724.6", 
         "delay": "2.28", 
         "ep%": "39.75", 
         "mae%": "0.0069", 
         "mre%": "0.16", 
         "pwr": "0.399", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_470_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_470.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_470.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_470", 
        "params": {
         "area": "735.9", 
         "delay": "1.97", 
         "ep%": "40.62", 
         "mae%": "0.0027", 
         "mre%": "0.093", 
         "pwr": "0.399", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_055_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_055.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_055.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_055", 
        "params": {
         "area": "722.3", 
         "delay": "2.27", 
         "ep%": "42.29", 
         "mae%": "0.007", 
         "mre%": "0.17", 
         "pwr": "0.399", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_312_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_312.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_312.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_312", 
        "params": {
         "area": "744.3", 
         "delay": "0.92", 
         "ep%": "85.11", 
         "mae%": "0.58", 
         "mre%": "5.04", 
         "pwr": "0.399", 
         "wce%": "3.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_039_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_039.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_039.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_039", 
        "params": {
         "area": "688.0", 
         "delay": "1.29", 
         "ep%": "92.94", 
         "mae%": "0.099", 
         "mre%": "2.43", 
         "pwr": "0.399", 
         "wce%": "0.31", 
         "wcre%": "250.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_065_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_065.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_065.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_065", 
        "params": {
         "area": "759.3", 
         "delay": "1.25", 
         "ep%": "95.76", 
         "mae%": "0.25", 
         "mre%": "3.24", 
         "pwr": "0.398", 
         "wce%": "1.62", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_272_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_272.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_272.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_272", 
        "params": {
         "area": "741.0", 
         "delay": "2.44", 
         "ep%": "45.46", 
         "mae%": "0.0072", 
         "mre%": "0.17", 
         "pwr": "0.398", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_013_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_013", 
        "params": {
         "area": "725.5", 
         "delay": "1.11", 
         "ep%": "87.54", 
         "mae%": "0.34", 
         "mre%": "3.91", 
         "pwr": "0.398", 
         "wce%": "2.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_050_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_050.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_050.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_050", 
        "params": {
         "area": "713.8", 
         "delay": "2.20", 
         "ep%": "43.95", 
         "mae%": "0.0072", 
         "mre%": "0.17", 
         "pwr": "0.396", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_174_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_174.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_174.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_174", 
        "params": {
         "area": "695.5", 
         "delay": "1.95", 
         "ep%": "37.50", 
         "mae%": "0.0023", 
         "mre%": "0.097", 
         "pwr": "0.395", 
         "wce%": "0.0061", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_477_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_477.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_477.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_477", 
        "params": {
         "area": "770.6", 
         "delay": "1.04", 
         "ep%": "88.13", 
         "mae%": "0.57", 
         "mre%": "5.13", 
         "pwr": "0.395", 
         "wce%": "3.73", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_152_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_152.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_152.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_152", 
        "params": {
         "area": "669.2", 
         "delay": "1.21", 
         "ep%": "73.47", 
         "mae%": "0.12", 
         "mre%": "1.76", 
         "pwr": "0.395", 
         "wce%": "0.81", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_342_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_342.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_342.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_342", 
        "params": {
         "area": "722.3", 
         "delay": "2.35", 
         "ep%": "43.80", 
         "mae%": "0.007", 
         "mre%": "0.17", 
         "pwr": "0.393", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_093_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_093", 
        "params": {
         "area": "724.1", 
         "delay": "2.20", 
         "ep%": "58.38", 
         "mae%": "0.014", 
         "mre%": "0.33", 
         "pwr": "0.391", 
         "wce%": "0.11", 
         "wcre%": "188.24"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_340_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_340.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_340.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_340", 
        "params": {
         "area": "704.9", 
         "delay": "2.04", 
         "ep%": "51.51", 
         "mae%": "0.0075", 
         "mre%": "0.20", 
         "pwr": "0.391", 
         "wce%": "0.073", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_159_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_159.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_159.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_159", 
        "params": {
         "area": "702.5", 
         "delay": "2.07", 
         "ep%": "42.19", 
         "mae%": "0.0058", 
         "mre%": "0.17", 
         "pwr": "0.391", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_414_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_414.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_414.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_414", 
        "params": {
         "area": "702.5", 
         "delay": "2.07", 
         "ep%": "42.19", 
         "mae%": "0.0058", 
         "mre%": "0.17", 
         "pwr": "0.391", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_433_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_433.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_433.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_433", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_364_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_364.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_364.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_364", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_098_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_098.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_098.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_098", 
        "params": {
         "area": "725.1", 
         "delay": "1.96", 
         "ep%": "56.84", 
         "mae%": "0.007", 
         "mre%": "0.22", 
         "pwr": "0.390", 
         "wce%": "0.031", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_118_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_118.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_118.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_118", 
        "params": {
         "area": "729.8", 
         "delay": "1.95", 
         "ep%": "57.32", 
         "mae%": "0.0075", 
         "mre%": "0.24", 
         "pwr": "0.390", 
         "wce%": "0.031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_154_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_154.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_154.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_154", 
        "params": {
         "area": "690.3", 
         "delay": "2.15", 
         "ep%": "54.92", 
         "mae%": "0.0082", 
         "mre%": "0.21", 
         "pwr": "0.388", 
         "wce%": "0.07", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_238_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_238.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_238.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_238", 
        "params": {
         "area": "770.1", 
         "delay": "0.94", 
         "ep%": "88.88", 
         "mae%": "0.58", 
         "mre%": "5.51", 
         "pwr": "0.387", 
         "wce%": "3.36", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_123_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_123.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_123.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_123", 
        "params": {
         "area": "725.5", 
         "delay": "2.40", 
         "ep%": "58.96", 
         "mae%": "0.016", 
         "mre%": "0.37", 
         "pwr": "0.386", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_496_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_496.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_496.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_496", 
        "params": {
         "area": "698.3", 
         "delay": "2.05", 
         "ep%": "68.39", 
         "mae%": "0.016", 
         "mre%": "0.41", 
         "pwr": "0.386", 
         "wce%": "0.093", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_286_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_286.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_286.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_286", 
        "params": {
         "area": "689.9", 
         "delay": "1.39", 
         "ep%": "95.89", 
         "mae%": "0.064", 
         "mre%": "1.50", 
         "pwr": "0.386", 
         "wce%": "0.31", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_418_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_418.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_418.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_418", 
        "params": {
         "area": "652.8", 
         "delay": "1.38", 
         "ep%": "94.07", 
         "mae%": "0.10", 
         "mre%": "2.51", 
         "pwr": "0.384", 
         "wce%": "0.38", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_346_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_346.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_346.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_346", 
        "params": {
         "area": "696.4", 
         "delay": "2.18", 
         "ep%": "69.17", 
         "mae%": "0.015", 
         "mre%": "0.32", 
         "pwr": "0.383", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_378_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_378.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_378.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_378", 
        "params": {
         "area": "689.4", 
         "delay": "2.15", 
         "ep%": "58.67", 
         "mae%": "0.015", 
         "mre%": "0.34", 
         "pwr": "0.383", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_459_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_459.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_459.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_459", 
        "params": {
         "area": "692.7", 
         "delay": "2.18", 
         "ep%": "51.56", 
         "mae%": "0.0099", 
         "mre%": "0.24", 
         "pwr": "0.383", 
         "wce%": "0.073", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_432_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_432.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_432.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_432", 
        "params": {
         "area": "680.5", 
         "delay": "2.15", 
         "ep%": "66.48", 
         "mae%": "0.0099", 
         "mre%": "0.29", 
         "pwr": "0.382", 
         "wce%": "0.064", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_303_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_303.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_303.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_303", 
        "params": {
         "area": "697.8", 
         "delay": "2.14", 
         "ep%": "51.56", 
         "mae%": "0.0099", 
         "mre%": "0.24", 
         "pwr": "0.382", 
         "wce%": "0.085", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_339_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_339.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_339.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_339", 
        "params": {
         "area": "727.4", 
         "delay": "0.92", 
         "ep%": "93.44", 
         "mae%": "0.60", 
         "mre%": "5.45", 
         "pwr": "0.380", 
         "wce%": "4.84", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_276_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_276.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_276.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_276", 
        "params": {
         "area": "702.5", 
         "delay": "2.03", 
         "ep%": "57.42", 
         "mae%": "0.016", 
         "mre%": "0.34", 
         "pwr": "0.379", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_365_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_365.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_365.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_365", 
        "params": {
         "area": "687.5", 
         "delay": "2.02", 
         "ep%": "61.35", 
         "mae%": "0.01", 
         "mre%": "0.28", 
         "pwr": "0.379", 
         "wce%": "0.082", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_116_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_116.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_116.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_116", 
        "params": {
         "area": "695.5", 
         "delay": "2.04", 
         "ep%": "74.45", 
         "mae%": "0.021", 
         "mre%": "0.64", 
         "pwr": "0.376", 
         "wce%": "0.11", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_368_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_368.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_368.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_368", 
        "params": {
         "area": "674.9", 
         "delay": "1.98", 
         "ep%": "77.86", 
         "mae%": "0.032", 
         "mre%": "0.82", 
         "pwr": "0.376", 
         "wce%": "0.16", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_114_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_114.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_114.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_114", 
        "params": {
         "area": "678.1", 
         "delay": "2.09", 
         "ep%": "67.97", 
         "mae%": "0.017", 
         "mre%": "0.43", 
         "pwr": "0.372", 
         "wce%": "0.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_029_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_029.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_029.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_029", 
        "params": {
         "area": "668.8", 
         "delay": "1.95", 
         "ep%": "69.48", 
         "mae%": "0.021", 
         "mre%": "0.48", 
         "pwr": "0.371", 
         "wce%": "0.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_083_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_083.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_083.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_083", 
        "params": {
         "area": "671.6", 
         "delay": "2.00", 
         "ep%": "74.22", 
         "mae%": "0.018", 
         "mre%": "0.51", 
         "pwr": "0.370", 
         "wce%": "0.076", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_192_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_192.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_192.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_192", 
        "params": {
         "area": "665.9", 
         "delay": "1.99", 
         "ep%": "74.22", 
         "mae%": "0.015", 
         "mre%": "0.44", 
         "pwr": "0.368", 
         "wce%": "0.076", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_460_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_460.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_460.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_460", 
        "params": {
         "area": "684.7", 
         "delay": "1.84", 
         "ep%": "83.08", 
         "mae%": "0.029", 
         "mre%": "0.71", 
         "pwr": "0.368", 
         "wce%": "0.18", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_193_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_193.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_193.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_193", 
        "params": {
         "area": "660.3", 
         "delay": "1.26", 
         "ep%": "88.53", 
         "mae%": "0.058", 
         "mre%": "1.38", 
         "pwr": "0.367", 
         "wce%": "0.25", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_362_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_362.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_362.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_362", 
        "params": {
         "area": "652.8", 
         "delay": "2.57", 
         "ep%": "88.03", 
         "mae%": "0.022", 
         "mre%": "0.60", 
         "pwr": "0.366", 
         "wce%": "0.14", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_301_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_301.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_301.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_301", 
        "params": {
         "area": "707.7", 
         "delay": "1.12", 
         "ep%": "94.71", 
         "mae%": "0.24", 
         "mre%": "3.81", 
         "pwr": "0.366", 
         "wce%": "4.01", 
         "wcre%": "229.06"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_450_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_450.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_450.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_450", 
        "params": {
         "area": "655.6", 
         "delay": "2.55", 
         "ep%": "88.23", 
         "mae%": "0.027", 
         "mre%": "0.74", 
         "pwr": "0.364", 
         "wce%": "0.15", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_111_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_111.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_111.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_111", 
        "params": {
         "area": "661.7", 
         "delay": "2.51", 
         "ep%": "88.31", 
         "mae%": "0.024", 
         "mre%": "0.64", 
         "pwr": "0.364", 
         "wce%": "0.15", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_119_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_119.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_119.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_119", 
        "params": {
         "area": "658.9", 
         "delay": "2.57", 
         "ep%": "88.89", 
         "mae%": "0.024", 
         "mre%": "0.66", 
         "pwr": "0.362", 
         "wce%": "0.15", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_101_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_101.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_101.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_101", 
        "params": {
         "area": "658.9", 
         "delay": "1.35", 
         "ep%": "90.42", 
         "mae%": "0.11", 
         "mre%": "2.48", 
         "pwr": "0.362", 
         "wce%": "0.54", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_130_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_130.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_130.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_130", 
        "params": {
         "area": "636.4", 
         "delay": "2.49", 
         "ep%": "87.88", 
         "mae%": "0.024", 
         "mre%": "0.65", 
         "pwr": "0.362", 
         "wce%": "0.15", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_204_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_204.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_204.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_204", 
        "params": {
         "area": "696.9", 
         "delay": "1.12", 
         "ep%": "94.71", 
         "mae%": "0.25", 
         "mre%": "3.85", 
         "pwr": "0.359", 
         "wce%": "4.01", 
         "wcre%": "229.06"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_042_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_042.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_042.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_042", 
        "params": {
         "area": "633.6", 
         "delay": "2.07", 
         "ep%": "90.73", 
         "mae%": "0.023", 
         "mre%": "0.63", 
         "pwr": "0.356", 
         "wce%": "0.13", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_307_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_307.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_307.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_307", 
        "params": {
         "area": "633.6", 
         "delay": "2.05", 
         "ep%": "89.36", 
         "mae%": "0.029", 
         "mre%": "0.82", 
         "pwr": "0.355", 
         "wce%": "0.18", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_032_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_032.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_032.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_032", 
        "params": {
         "area": "638.2", 
         "delay": "2.49", 
         "ep%": "87.76", 
         "mae%": "0.029", 
         "mre%": "0.77", 
         "pwr": "0.355", 
         "wce%": "0.16", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_422_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_422.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_422.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_422", 
        "params": {
         "area": "622.3", 
         "delay": "2.50", 
         "ep%": "89.50", 
         "mae%": "0.03", 
         "mre%": "0.70", 
         "pwr": "0.354", 
         "wce%": "0.30", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_156_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_156.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_156.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_156", 
        "params": {
         "area": "623.7", 
         "delay": "2.57", 
         "ep%": "88.23", 
         "mae%": "0.029", 
         "mre%": "0.78", 
         "pwr": "0.352", 
         "wce%": "0.16", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_474_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_474.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_474.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_474", 
        "params": {
         "area": "584.7", 
         "delay": "1.79", 
         "ep%": "95.19", 
         "mae%": "0.12", 
         "mre%": "2.06", 
         "pwr": "0.342", 
         "wce%": "0.65", 
         "wcre%": "540.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_302_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_302.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_302.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_302", 
        "params": {
         "area": "605.9", 
         "delay": "2.34", 
         "ep%": "89.54", 
         "mae%": "0.035", 
         "mre%": "0.82", 
         "pwr": "0.341", 
         "wce%": "0.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_266_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_266.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_266.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_266", 
        "params": {
         "area": "681.4", 
         "delay": "0.94", 
         "ep%": "96.34", 
         "mae%": "0.29", 
         "mre%": "4.16", 
         "pwr": "0.339", 
         "wce%": "2.24", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_262_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_262.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_262.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_262", 
        "params": {
         "area": "594.6", 
         "delay": "2.36", 
         "ep%": "90.58", 
         "mae%": "0.036", 
         "mre%": "0.84", 
         "pwr": "0.339", 
         "wce%": "0.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_305_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_305.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_305.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_305", 
        "params": {
         "area": "593.2", 
         "delay": "2.35", 
         "ep%": "90.58", 
         "mae%": "0.036", 
         "mre%": "0.84", 
         "pwr": "0.339", 
         "wce%": "0.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_449_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_449.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_449.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_449", 
        "params": {
         "area": "678.6", 
         "delay": "0.94", 
         "ep%": "97.39", 
         "mae%": "0.29", 
         "mre%": "4.20", 
         "pwr": "0.338", 
         "wce%": "2.15", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_148_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_148.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_148.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_148", 
        "params": {
         "area": "636.4", 
         "delay": "1.13", 
         "ep%": "96.90", 
         "mae%": "0.16", 
         "mre%": "2.97", 
         "pwr": "0.334", 
         "wce%": "1.49", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_440_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_440.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_440.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_440", 
        "params": {
         "area": "665.9", 
         "delay": "0.95", 
         "ep%": "96.75", 
         "mae%": "0.30", 
         "mre%": "4.34", 
         "pwr": "0.334", 
         "wce%": "2.15", 
         "wcre%": "146.41"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_317_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_317.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_317.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_317", 
        "params": {
         "area": "567.4", 
         "delay": "1.77", 
         "ep%": "94.66", 
         "mae%": "0.04", 
         "mre%": "0.95", 
         "pwr": "0.333", 
         "wce%": "0.30", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_092_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_092.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_092.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_092", 
        "params": {
         "area": "595.1", 
         "delay": "1.77", 
         "ep%": "90.55", 
         "mae%": "0.036", 
         "mre%": "0.85", 
         "pwr": "0.333", 
         "wce%": "0.34", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_189_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_189.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_189.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_189", 
        "params": {
         "area": "645.8", 
         "delay": "1.13", 
         "ep%": "96.98", 
         "mae%": "0.16", 
         "mre%": "2.92", 
         "pwr": "0.331", 
         "wce%": "1.02", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_196_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_196.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_196.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_196", 
        "params": {
         "area": "580.5", 
         "delay": "2.10", 
         "ep%": "91.27", 
         "mae%": "0.044", 
         "mre%": "1.02", 
         "pwr": "0.329", 
         "wce%": "0.34", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_104_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_104.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_104.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_104", 
        "params": {
         "area": "577.2", 
         "delay": "1.90", 
         "ep%": "92.83", 
         "mae%": "0.056", 
         "mre%": "1.37", 
         "pwr": "0.329", 
         "wce%": "0.46", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_208_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_208.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_208.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_208", 
        "params": {
         "area": "646.2", 
         "delay": "1.29", 
         "ep%": "96.55", 
         "mae%": "0.15", 
         "mre%": "2.69", 
         "pwr": "0.327", 
         "wce%": "0.97", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_489_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_489.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_489.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_489", 
        "params": {
         "area": "644.8", 
         "delay": "1.23", 
         "ep%": "96.55", 
         "mae%": "0.15", 
         "mre%": "2.70", 
         "pwr": "0.326", 
         "wce%": "0.97", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_325_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_325.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_325.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_325", 
        "params": {
         "area": "644.8", 
         "delay": "1.23", 
         "ep%": "96.55", 
         "mae%": "0.15", 
         "mre%": "2.70", 
         "pwr": "0.326", 
         "wce%": "0.97", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_182_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_182.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_182.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_182", 
        "params": {
         "area": "623.2", 
         "delay": "1.13", 
         "ep%": "96.89", 
         "mae%": "0.19", 
         "mre%": "3.63", 
         "pwr": "0.326", 
         "wce%": "1.07", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_072_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_072.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_072.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_072", 
        "params": {
         "area": "574.9", 
         "delay": "1.80", 
         "ep%": "91.25", 
         "mae%": "0.045", 
         "mre%": "1.12", 
         "pwr": "0.324", 
         "wce%": "0.41", 
         "wcre%": "135.29"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_469_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_469.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_469.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_469", 
        "params": {
         "area": "563.6", 
         "delay": "1.95", 
         "ep%": "90.92", 
         "mae%": "0.042", 
         "mre%": "1.07", 
         "pwr": "0.322", 
         "wce%": "0.41", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_108_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_108.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_108.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_108", 
        "params": {
         "area": "566.0", 
         "delay": "1.73", 
         "ep%": "91.27", 
         "mae%": "0.044", 
         "mre%": "1.10", 
         "pwr": "0.321", 
         "wce%": "0.41", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_359_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_359.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_359.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_359", 
        "params": {
         "area": "614.3", 
         "delay": "1.24", 
         "ep%": "97.28", 
         "mae%": "0.15", 
         "mre%": "2.98", 
         "pwr": "0.319", 
         "wce%": "1.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_228_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_228.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_228.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_228", 
        "params": {
         "area": "568.3", 
         "delay": "1.70", 
         "ep%": "91.28", 
         "mae%": "0.048", 
         "mre%": "1.25", 
         "pwr": "0.318", 
         "wce%": "0.41", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_030_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_030.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_030.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_030", 
        "params": {
         "area": "562.2", 
         "delay": "2.00", 
         "ep%": "92.49", 
         "mae%": "0.062", 
         "mre%": "1.48", 
         "pwr": "0.317", 
         "wce%": "0.41", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_457_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_457.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_457.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_457", 
        "params": {
         "area": "568.8", 
         "delay": "2.03", 
         "ep%": "91.63", 
         "mae%": "0.06", 
         "mre%": "1.49", 
         "pwr": "0.317", 
         "wce%": "0.41", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_107_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_107.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_107.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_107", 
        "params": {
         "area": "634.0", 
         "delay": "1.31", 
         "ep%": "96.59", 
         "mae%": "0.15", 
         "mre%": "2.93", 
         "pwr": "0.314", 
         "wce%": "0.94", 
         "wcre%": "193.94"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_143_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_143.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_143.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_143", 
        "params": {
         "area": "574.0", 
         "delay": "1.58", 
         "ep%": "95.65", 
         "mae%": "0.12", 
         "mre%": "2.32", 
         "pwr": "0.313", 
         "wce%": "0.59", 
         "wcre%": "306.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_300_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_300.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_300.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_300", 
        "params": {
         "area": "554.7", 
         "delay": "2.00", 
         "ep%": "91.30", 
         "mae%": "0.063", 
         "mre%": "1.49", 
         "pwr": "0.313", 
         "wce%": "0.41", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_145_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_145.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_145.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_145", 
        "params": {
         "area": "571.1", 
         "delay": "1.72", 
         "ep%": "91.30", 
         "mae%": "0.073", 
         "mre%": "1.51", 
         "pwr": "0.312", 
         "wce%": "0.41", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_265_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_265.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_265.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_265", 
        "params": {
         "area": "551.0", 
         "delay": "1.95", 
         "ep%": "91.36", 
         "mae%": "0.07", 
         "mre%": "1.61", 
         "pwr": "0.311", 
         "wce%": "0.41", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_264_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_264.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_264.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_264", 
        "params": {
         "area": "576.8", 
         "delay": "1.28", 
         "ep%": "96.31", 
         "mae%": "0.16", 
         "mre%": "3.09", 
         "pwr": "0.311", 
         "wce%": "0.89", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_349_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_349.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_349", 
        "params": {
         "area": "594.6", 
         "delay": "1.30", 
         "ep%": "96.73", 
         "mae%": "0.14", 
         "mre%": "2.71", 
         "pwr": "0.310", 
         "wce%": "0.76", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_015_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_015.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_015.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_015", 
        "params": {
         "area": "557.1", 
         "delay": "1.65", 
         "ep%": "92.19", 
         "mae%": "0.081", 
         "mre%": "1.83", 
         "pwr": "0.309", 
         "wce%": "0.46", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_466_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_466.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_466.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_466", 
        "params": {
         "area": "557.1", 
         "delay": "1.21", 
         "ep%": "97.21", 
         "mae%": "0.14", 
         "mre%": "2.92", 
         "pwr": "0.307", 
         "wce%": "1.17", 
         "wcre%": "350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_084_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_084.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_084.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_084", 
        "params": {
         "area": "557.1", 
         "delay": "1.21", 
         "ep%": "97.23", 
         "mae%": "0.15", 
         "mre%": "2.98", 
         "pwr": "0.307", 
         "wce%": "1.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_226_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_226.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_226.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_226", 
        "params": {
         "area": "606.8", 
         "delay": "1.24", 
         "ep%": "96.60", 
         "mae%": "0.15", 
         "mre%": "2.93", 
         "pwr": "0.307", 
         "wce%": "0.94", 
         "wcre%": "193.94"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_231_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_231.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_231.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_231", 
        "params": {
         "area": "553.3", 
         "delay": "1.80", 
         "ep%": "92.43", 
         "mae%": "0.071", 
         "mre%": "1.70", 
         "pwr": "0.306", 
         "wce%": "0.41", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_397_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_397.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_397.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_397", 
        "params": {
         "area": "556.6", 
         "delay": "1.18", 
         "ep%": "96.18", 
         "mae%": "0.15", 
         "mre%": "2.88", 
         "pwr": "0.304", 
         "wce%": "0.90", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_078_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_078.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_078.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_078", 
        "params": {
         "area": "558.9", 
         "delay": "1.18", 
         "ep%": "96.30", 
         "mae%": "0.16", 
         "mre%": "3.05", 
         "pwr": "0.304", 
         "wce%": "0.89", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_230_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_230.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_230.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_230", 
        "params": {
         "area": "558.0", 
         "delay": "1.22", 
         "ep%": "95.86", 
         "mae%": "0.17", 
         "mre%": "3.15", 
         "pwr": "0.303", 
         "wce%": "0.92", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_438_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_438.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_438.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_438", 
        "params": {
         "area": "563.6", 
         "delay": "1.21", 
         "ep%": "96.30", 
         "mae%": "0.16", 
         "mre%": "3.05", 
         "pwr": "0.303", 
         "wce%": "0.89", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_480_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_480.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_480.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_480", 
        "params": {
         "area": "548.6", 
         "delay": "1.62", 
         "ep%": "92.58", 
         "mae%": "0.10", 
         "mre%": "2.17", 
         "pwr": "0.302", 
         "wce%": "0.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_139_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_139.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_139.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_139", 
        "params": {
         "area": "535.9", 
         "delay": "1.66", 
         "ep%": "92.92", 
         "mae%": "0.094", 
         "mre%": "2.14", 
         "pwr": "0.300", 
         "wce%": "0.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_476_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_476.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_476.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_476", 
        "params": {
         "area": "548.1", 
         "delay": "1.18", 
         "ep%": "96.29", 
         "mae%": "0.16", 
         "mre%": "3.03", 
         "pwr": "0.298", 
         "wce%": "0.91", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_323_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_323.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_323.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_323", 
        "params": {
         "area": "549.6", 
         "delay": "1.18", 
         "ep%": "96.17", 
         "mae%": "0.15", 
         "mre%": "2.96", 
         "pwr": "0.297", 
         "wce%": "0.90", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_180_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_180.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_180.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_180", 
        "params": {
         "area": "508.7", 
         "delay": "1.61", 
         "ep%": "94.91", 
         "mae%": "0.085", 
         "mre%": "1.78", 
         "pwr": "0.289", 
         "wce%": "0.62", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_297_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_297.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_297.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_297", 
        "params": {
         "area": "520.9", 
         "delay": "1.20", 
         "ep%": "96.50", 
         "mae%": "0.17", 
         "mre%": "3.50", 
         "pwr": "0.289", 
         "wce%": "1.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_170_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_170.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_170.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_170", 
        "params": {
         "area": "547.7", 
         "delay": "1.68", 
         "ep%": "94.96", 
         "mae%": "0.13", 
         "mre%": "2.52", 
         "pwr": "0.289", 
         "wce%": "0.67", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_210_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_210.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_210.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_210", 
        "params": {
         "area": "523.7", 
         "delay": "1.14", 
         "ep%": "95.87", 
         "mae%": "0.18", 
         "mre%": "3.17", 
         "pwr": "0.288", 
         "wce%": "0.92", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_309_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_309.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_309.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_309", 
        "params": {
         "area": "520.9", 
         "delay": "1.20", 
         "ep%": "96.49", 
         "mae%": "0.16", 
         "mre%": "3.30", 
         "pwr": "0.288", 
         "wce%": "1.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_094_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_094.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_094.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_094", 
        "params": {
         "area": "516.2", 
         "delay": "1.66", 
         "ep%": "93.51", 
         "mae%": "0.09", 
         "mre%": "1.81", 
         "pwr": "0.286", 
         "wce%": "0.69", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_160_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_160.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_160.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_160", 
        "params": {
         "area": "516.2", 
         "delay": "1.66", 
         "ep%": "93.51", 
         "mae%": "0.09", 
         "mre%": "1.81", 
         "pwr": "0.286", 
         "wce%": "0.69", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_010_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_010.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_010.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_010", 
        "params": {
         "area": "516.2", 
         "delay": "1.66", 
         "ep%": "93.51", 
         "mae%": "0.09", 
         "mre%": "1.81", 
         "pwr": "0.286", 
         "wce%": "0.69", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_185_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_185.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_185.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_185", 
        "params": {
         "area": "600.7", 
         "delay": "0.91", 
         "ep%": "95.80", 
         "mae%": "0.54", 
         "mre%": "6.55", 
         "pwr": "0.285", 
         "wce%": "2.61", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_391_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_391.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_391.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_391", 
        "params": {
         "area": "513.9", 
         "delay": "1.73", 
         "ep%": "95.42", 
         "mae%": "0.12", 
         "mre%": "2.22", 
         "pwr": "0.285", 
         "wce%": "0.83", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_053_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_053.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_053.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_053", 
        "params": {
         "area": "575.8", 
         "delay": "0.93", 
         "ep%": "96.84", 
         "mae%": "0.50", 
         "mre%": "6.40", 
         "pwr": "0.285", 
         "wce%": "1.92", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_181_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_181.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_181.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_181", 
        "params": {
         "area": "540.6", 
         "delay": "1.93", 
         "ep%": "95.36", 
         "mae%": "0.12", 
         "mre%": "2.31", 
         "pwr": "0.285", 
         "wce%": "0.82", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_390_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_390.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_390.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_390", 
        "params": {
         "area": "503.1", 
         "delay": "1.62", 
         "ep%": "94.18", 
         "mae%": "0.10", 
         "mre%": "1.98", 
         "pwr": "0.284", 
         "wce%": "0.70", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_336_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_336.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_336.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_336", 
        "params": {
         "area": "565.0", 
         "delay": "0.93", 
         "ep%": "96.84", 
         "mae%": "0.50", 
         "mre%": "6.38", 
         "pwr": "0.284", 
         "wce%": "1.93", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_468_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_468.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_468.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_468", 
        "params": {
         "area": "501.2", 
         "delay": "1.62", 
         "ep%": "94.29", 
         "mae%": "0.11", 
         "mre%": "1.97", 
         "pwr": "0.282", 
         "wce%": "0.74", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_366_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_366.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_366.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_366", 
        "params": {
         "area": "549.6", 
         "delay": "1.17", 
         "ep%": "97.39", 
         "mae%": "0.23", 
         "mre%": "4.13", 
         "pwr": "0.282", 
         "wce%": "1.15", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_479_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_479.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_479.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_479", 
        "params": {
         "area": "511.1", 
         "delay": "1.67", 
         "ep%": "95.05", 
         "mae%": "0.12", 
         "mre%": "2.21", 
         "pwr": "0.279", 
         "wce%": "0.81", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_211_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_211.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_211.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_211", 
        "params": {
         "area": "536.4", 
         "delay": "1.18", 
         "ep%": "97.43", 
         "mae%": "0.24", 
         "mre%": "4.12", 
         "pwr": "0.278", 
         "wce%": "1.15", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_067_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_067.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_067", 
        "params": {
         "area": "513.4", 
         "delay": "1.61", 
         "ep%": "95.07", 
         "mae%": "0.12", 
         "mre%": "2.17", 
         "pwr": "0.278", 
         "wce%": "0.81", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_062_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_062.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_062.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_062", 
        "params": {
         "area": "522.3", 
         "delay": "1.71", 
         "ep%": "95.05", 
         "mae%": "0.11", 
         "mre%": "2.16", 
         "pwr": "0.278", 
         "wce%": "0.81", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_402_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_402.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_402.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_402", 
        "params": {
         "area": "513.4", 
         "delay": "1.63", 
         "ep%": "95.05", 
         "mae%": "0.11", 
         "mre%": "2.16", 
         "pwr": "0.277", 
         "wce%": "0.81", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_454_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_454.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_454.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_454", 
        "params": {
         "area": "532.7", 
         "delay": "1.17", 
         "ep%": "97.48", 
         "mae%": "0.24", 
         "mre%": "4.22", 
         "pwr": "0.277", 
         "wce%": "1.15", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_467_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_467.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_467.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_467", 
        "params": {
         "area": "536.9", 
         "delay": "1.69", 
         "ep%": "94.70", 
         "mae%": "0.14", 
         "mre%": "2.32", 
         "pwr": "0.277", 
         "wce%": "1.03", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_009_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_009.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_009.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_009", 
        "params": {
         "area": "538.3", 
         "delay": "1.15", 
         "ep%": "97.43", 
         "mae%": "0.24", 
         "mre%": "4.13", 
         "pwr": "0.276", 
         "wce%": "1.15", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_186_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_186.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_186.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_186", 
        "params": {
         "area": "515.3", 
         "delay": "1.61", 
         "ep%": "97.46", 
         "mae%": "0.16", 
         "mre%": "3.01", 
         "pwr": "0.276", 
         "wce%": "1.04", 
         "wcre%": "202.78"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_051_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_051.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_051.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_051", 
        "params": {
         "area": "514.8", 
         "delay": "1.59", 
         "ep%": "96.80", 
         "mae%": "0.16", 
         "mre%": "2.92", 
         "pwr": "0.276", 
         "wce%": "0.84", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_384_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_384.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_384.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_384", 
        "params": {
         "area": "642.9", 
         "delay": "0.90", 
         "ep%": "96.60", 
         "mae%": "0.48", 
         "mre%": "6.20", 
         "pwr": "0.276", 
         "wce%": "2.04", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_121_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_121.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_121.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_121", 
        "params": {
         "area": "644.8", 
         "delay": "0.94", 
         "ep%": "96.60", 
         "mae%": "0.48", 
         "mre%": "6.36", 
         "pwr": "0.276", 
         "wce%": "2.50", 
         "wcre%": "224.24"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_232_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_232.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_232.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_232", 
        "params": {
         "area": "490.4", 
         "delay": "1.14", 
         "ep%": "97.32", 
         "mae%": "0.20", 
         "mre%": "3.77", 
         "pwr": "0.275", 
         "wce%": "1.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_285_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_285.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_285.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_285", 
        "params": {
         "area": "492.3", 
         "delay": "1.62", 
         "ep%": "95.54", 
         "mae%": "0.13", 
         "mre%": "2.42", 
         "pwr": "0.275", 
         "wce%": "0.92", 
         "wcre%": "241.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_137_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_137.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_137.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_137", 
        "params": {
         "area": "497.0", 
         "delay": "1.63", 
         "ep%": "94.98", 
         "mae%": "0.12", 
         "mre%": "2.22", 
         "pwr": "0.273", 
         "wce%": "0.81", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_028_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_028.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_028.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_028", 
        "params": {
         "area": "498.9", 
         "delay": "1.69", 
         "ep%": "94.68", 
         "mae%": "0.12", 
         "mre%": "2.29", 
         "pwr": "0.272", 
         "wce%": "0.83", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_056_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_056.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_056.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_056", 
        "params": {
         "area": "498.9", 
         "delay": "1.69", 
         "ep%": "94.68", 
         "mae%": "0.12", 
         "mre%": "2.29", 
         "pwr": "0.272", 
         "wce%": "0.83", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_330_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_330.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_330.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_330", 
        "params": {
         "area": "490.9", 
         "delay": "1.64", 
         "ep%": "94.71", 
         "mae%": "0.12", 
         "mre%": "2.23", 
         "pwr": "0.271", 
         "wce%": "0.79", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_381_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_381.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_381.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_381", 
        "params": {
         "area": "522.8", 
         "delay": "1.18", 
         "ep%": "97.48", 
         "mae%": "0.24", 
         "mre%": "4.22", 
         "pwr": "0.271", 
         "wce%": "1.15", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_403_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_403.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_403.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_403", 
        "params": {
         "area": "501.7", 
         "delay": "1.65", 
         "ep%": "94.79", 
         "mae%": "0.16", 
         "mre%": "2.54", 
         "pwr": "0.271", 
         "wce%": "1.44", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_444_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_444.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_444.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_444", 
        "params": {
         "area": "499.3", 
         "delay": "1.64", 
         "ep%": "95.80", 
         "mae%": "0.13", 
         "mre%": "2.51", 
         "pwr": "0.267", 
         "wce%": "0.83", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_380_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_380.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_380.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_380", 
        "params": {
         "area": "494.2", 
         "delay": "1.84", 
         "ep%": "95.08", 
         "mae%": "0.13", 
         "mre%": "2.51", 
         "pwr": "0.267", 
         "wce%": "0.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_183_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_183.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_183.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_183", 
        "params": {
         "area": "472.1", 
         "delay": "1.64", 
         "ep%": "97.16", 
         "mae%": "0.14", 
         "mre%": "2.57", 
         "pwr": "0.267", 
         "wce%": "1.05", 
         "wcre%": "218.75"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_462_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_462.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_462.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_462", 
        "params": {
         "area": "525.6", 
         "delay": "1.74", 
         "ep%": "94.94", 
         "mae%": "0.16", 
         "mre%": "2.74", 
         "pwr": "0.266", 
         "wce%": "1.04", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_179_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_179.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_179.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_179", 
        "params": {
         "area": "489.0", 
         "delay": "1.79", 
         "ep%": "96.00", 
         "mae%": "0.12", 
         "mre%": "2.47", 
         "pwr": "0.265", 
         "wce%": "0.82", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_038_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_038.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_038.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_038", 
        "params": {
         "area": "488.1", 
         "delay": "1.76", 
         "ep%": "95.78", 
         "mae%": "0.17", 
         "mre%": "2.83", 
         "pwr": "0.265", 
         "wce%": "1.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_319_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_319.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_319.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_319", 
        "params": {
         "area": "497.0", 
         "delay": "1.64", 
         "ep%": "94.82", 
         "mae%": "0.17", 
         "mre%": "2.74", 
         "pwr": "0.264", 
         "wce%": "1.44", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_150_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_150.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_150.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_150", 
        "params": {
         "area": "485.3", 
         "delay": "1.69", 
         "ep%": "95.60", 
         "mae%": "0.13", 
         "mre%": "2.44", 
         "pwr": "0.264", 
         "wce%": "0.81", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_133_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_133.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_133.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_133", 
        "params": {
         "area": "517.2", 
         "delay": "1.50", 
         "ep%": "97.66", 
         "mae%": "0.22", 
         "mre%": "3.67", 
         "pwr": "0.264", 
         "wce%": "1.50", 
         "wcre%": "258.59"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_443_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_443.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_443.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_443", 
        "params": {
         "area": "482.0", 
         "delay": "1.65", 
         "ep%": "95.17", 
         "mae%": "0.13", 
         "mre%": "2.55", 
         "pwr": "0.263", 
         "wce%": "0.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_458_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_458.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_458.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_458", 
        "params": {
         "area": "482.0", 
         "delay": "1.65", 
         "ep%": "95.17", 
         "mae%": "0.13", 
         "mre%": "2.55", 
         "pwr": "0.263", 
         "wce%": "0.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_343_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_343.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_343.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_343", 
        "params": {
         "area": "471.6", 
         "delay": "1.75", 
         "ep%": "96.24", 
         "mae%": "0.15", 
         "mre%": "2.95", 
         "pwr": "0.262", 
         "wce%": "0.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_216_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_216.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_216.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_216", 
        "params": {
         "area": "471.6", 
         "delay": "1.75", 
         "ep%": "96.24", 
         "mae%": "0.15", 
         "mre%": "2.95", 
         "pwr": "0.262", 
         "wce%": "0.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_134_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_134.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_134.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_134", 
        "params": {
         "area": "482.0", 
         "delay": "1.65", 
         "ep%": "93.95", 
         "mae%": "0.13", 
         "mre%": "2.55", 
         "pwr": "0.262", 
         "wce%": "0.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_417_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_417.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_417.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_417", 
        "params": {
         "area": "470.7", 
         "delay": "1.61", 
         "ep%": "97.24", 
         "mae%": "0.20", 
         "mre%": "3.13", 
         "pwr": "0.261", 
         "wce%": "1.35", 
         "wcre%": "218.75"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_237_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_237.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_237.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_237", 
        "params": {
         "area": "476.3", 
         "delay": "1.64", 
         "ep%": "96.24", 
         "mae%": "0.16", 
         "mre%": "3.19", 
         "pwr": "0.261", 
         "wce%": "0.93", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_252_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_252.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_252.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_252", 
        "params": {
         "area": "489.0", 
         "delay": "1.65", 
         "ep%": "94.83", 
         "mae%": "0.16", 
         "mre%": "2.56", 
         "pwr": "0.260", 
         "wce%": "1.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_144_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_144.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_144.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_144", 
        "params": {
         "area": "475.4", 
         "delay": "1.43", 
         "ep%": "95.87", 
         "mae%": "0.13", 
         "mre%": "2.86", 
         "pwr": "0.259", 
         "wce%": "0.83", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_295_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_295.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_295.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_295", 
        "params": {
         "area": "489.9", 
         "delay": "1.57", 
         "ep%": "96.37", 
         "mae%": "0.18", 
         "mre%": "3.20", 
         "pwr": "0.259", 
         "wce%": "1.07", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_338_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_338.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_338.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_338", 
        "params": {
         "area": "490.9", 
         "delay": "1.74", 
         "ep%": "96.00", 
         "mae%": "0.17", 
         "mre%": "3.07", 
         "pwr": "0.258", 
         "wce%": "1.58", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_079_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_079.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_079.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_079", 
        "params": {
         "area": "502.2", 
         "delay": "1.51", 
         "ep%": "97.58", 
         "mae%": "0.17", 
         "mre%": "3.32", 
         "pwr": "0.258", 
         "wce%": "0.90", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_419_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_419.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_419.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_419", 
        "params": {
         "area": "481.5", 
         "delay": "1.65", 
         "ep%": "95.21", 
         "mae%": "0.14", 
         "mre%": "2.73", 
         "pwr": "0.258", 
         "wce%": "1.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_406_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_406.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_406.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_406", 
        "params": {
         "area": "473.5", 
         "delay": "1.42", 
         "ep%": "95.95", 
         "mae%": "0.14", 
         "mre%": "2.78", 
         "pwr": "0.258", 
         "wce%": "0.81", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_126_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_126.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_126.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_126", 
        "params": {
         "area": "473.5", 
         "delay": "1.42", 
         "ep%": "95.95", 
         "mae%": "0.14", 
         "mre%": "2.78", 
         "pwr": "0.258", 
         "wce%": "0.81", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_472_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_472.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_472.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_472", 
        "params": {
         "area": "464.1", 
         "delay": "1.51", 
         "ep%": "96.94", 
         "mae%": "0.16", 
         "mre%": "3.34", 
         "pwr": "0.256", 
         "wce%": "1.22", 
         "wcre%": "212.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_405_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_405.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_405.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_405", 
        "params": {
         "area": "484.8", 
         "delay": "1.77", 
         "ep%": "95.93", 
         "mae%": "0.16", 
         "mre%": "2.91", 
         "pwr": "0.256", 
         "wce%": "1.03", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_481_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_481.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_481.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_481", 
        "params": {
         "area": "483.4", 
         "delay": "1.61", 
         "ep%": "95.94", 
         "mae%": "0.18", 
         "mre%": "3.14", 
         "pwr": "0.255", 
         "wce%": "1.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_446_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_446.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_446.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_446", 
        "params": {
         "area": "475.9", 
         "delay": "1.75", 
         "ep%": "95.75", 
         "mae%": "0.16", 
         "mre%": "2.93", 
         "pwr": "0.255", 
         "wce%": "1.03", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_497_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_497.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_497.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_497", 
        "params": {
         "area": "474.9", 
         "delay": "1.85", 
         "ep%": "96.42", 
         "mae%": "0.18", 
         "mre%": "3.36", 
         "pwr": "0.255", 
         "wce%": "1.12", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_493_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_493.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_493.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_493", 
        "params": {
         "area": "458.5", 
         "delay": "1.06", 
         "ep%": "96.81", 
         "mae%": "0.27", 
         "mre%": "4.26", 
         "pwr": "0.254", 
         "wce%": "1.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_296_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_296.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_296.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_296", 
        "params": {
         "area": "528.9", 
         "delay": "0.89", 
         "ep%": "97.11", 
         "mae%": "0.48", 
         "mre%": "6.20", 
         "pwr": "0.254", 
         "wce%": "2.04", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_428_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_428.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_428.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_428", 
        "params": {
         "area": "481.5", 
         "delay": "1.80", 
         "ep%": "95.83", 
         "mae%": "0.15", 
         "mre%": "2.91", 
         "pwr": "0.254", 
         "wce%": "1.03", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_306_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_306.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_306.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_306", 
        "params": {
         "area": "481.0", 
         "delay": "1.07", 
         "ep%": "97.56", 
         "mae%": "0.22", 
         "mre%": "4.02", 
         "pwr": "0.253", 
         "wce%": "1.03", 
         "wcre%": "301.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_058_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_058.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_058.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_058", 
        "params": {
         "area": "570.7", 
         "delay": "0.90", 
         "ep%": "96.46", 
         "mae%": "0.47", 
         "mre%": "6.19", 
         "pwr": "0.253", 
         "wce%": "2.04", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_255_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_255.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_255.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_255", 
        "params": {
         "area": "493.7", 
         "delay": "1.53", 
         "ep%": "96.69", 
         "mae%": "0.20", 
         "mre%": "3.38", 
         "pwr": "0.253", 
         "wce%": "1.18", 
         "wcre%": "253.08"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_068_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_068.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_068.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_068", 
        "params": {
         "area": "474.5", 
         "delay": "1.74", 
         "ep%": "96.01", 
         "mae%": "0.18", 
         "mre%": "3.13", 
         "pwr": "0.253", 
         "wce%": "0.98", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_294_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_294.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_294.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_294", 
        "params": {
         "area": "474.5", 
         "delay": "1.74", 
         "ep%": "96.01", 
         "mae%": "0.18", 
         "mre%": "3.13", 
         "pwr": "0.253", 
         "wce%": "0.98", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_135_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_135.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_135.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_135", 
        "params": {
         "area": "473.5", 
         "delay": "1.06", 
         "ep%": "97.82", 
         "mae%": "0.22", 
         "mre%": "4.02", 
         "pwr": "0.252", 
         "wce%": "1.03", 
         "wcre%": "301.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_033_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_033.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_033.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_033", 
        "params": {
         "area": "484.8", 
         "delay": "1.64", 
         "ep%": "95.86", 
         "mae%": "0.21", 
         "mre%": "3.11", 
         "pwr": "0.251", 
         "wce%": "1.25", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_169_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_169.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_169.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_169", 
        "params": {
         "area": "459.9", 
         "delay": "1.48", 
         "ep%": "95.82", 
         "mae%": "0.16", 
         "mre%": "2.90", 
         "pwr": "0.251", 
         "wce%": "0.98", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_283_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_283.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_283.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_283", 
        "params": {
         "area": "474.0", 
         "delay": "1.80", 
         "ep%": "96.50", 
         "mae%": "0.16", 
         "mre%": "3.11", 
         "pwr": "0.251", 
         "wce%": "0.90", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_393_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_393.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_393.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_393", 
        "params": {
         "area": "474.0", 
         "delay": "1.82", 
         "ep%": "95.90", 
         "mae%": "0.16", 
         "mre%": "3.11", 
         "pwr": "0.251", 
         "wce%": "0.90", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_140_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_140.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_140.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_140", 
        "params": {
         "area": "455.7", 
         "delay": "1.08", 
         "ep%": "97.61", 
         "mae%": "0.25", 
         "mre%": "4.31", 
         "pwr": "0.250", 
         "wce%": "1.31", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_434_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_434.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_434.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_434", 
        "params": {
         "area": "456.2", 
         "delay": "1.48", 
         "ep%": "95.78", 
         "mae%": "0.18", 
         "mre%": "3.15", 
         "pwr": "0.249", 
         "wce%": "1.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_217_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_217.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_217.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_217", 
        "params": {
         "area": "460.9", 
         "delay": "1.58", 
         "ep%": "96.11", 
         "mae%": "0.19", 
         "mre%": "3.36", 
         "pwr": "0.249", 
         "wce%": "1.22", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_494_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_494.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_494.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_494", 
        "params": {
         "area": "475.9", 
         "delay": "1.48", 
         "ep%": "97.18", 
         "mae%": "0.20", 
         "mre%": "3.49", 
         "pwr": "0.248", 
         "wce%": "1.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_082_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_082.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_082.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_082", 
        "params": {
         "area": "453.3", 
         "delay": "1.51", 
         "ep%": "97.11", 
         "mae%": "0.22", 
         "mre%": "3.68", 
         "pwr": "0.246", 
         "wce%": "1.38", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_382_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_382.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_382.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_382", 
        "params": {
         "area": "467.4", 
         "delay": "1.74", 
         "ep%": "96.31", 
         "mae%": "0.20", 
         "mre%": "3.46", 
         "pwr": "0.245", 
         "wce%": "1.12", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_209_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_209.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_209.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_209", 
        "params": {
         "area": "460.9", 
         "delay": "1.60", 
         "ep%": "95.88", 
         "mae%": "0.20", 
         "mre%": "3.31", 
         "pwr": "0.245", 
         "wce%": "1.16", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_110_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_110.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_110.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_110", 
        "params": {
         "area": "448.7", 
         "delay": "1.06", 
         "ep%": "98.11", 
         "mae%": "0.29", 
         "mre%": "4.65", 
         "pwr": "0.244", 
         "wce%": "1.41", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_465_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_465.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_465.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_465", 
        "params": {
         "area": "447.2", 
         "delay": "1.51", 
         "ep%": "96.11", 
         "mae%": "0.24", 
         "mre%": "3.67", 
         "pwr": "0.244", 
         "wce%": "2.00", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_426_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_426.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_426.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_426", 
        "params": {
         "area": "481.0", 
         "delay": "1.62", 
         "ep%": "97.27", 
         "mae%": "0.27", 
         "mre%": "4.02", 
         "pwr": "0.244", 
         "wce%": "1.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_401_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_401.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_401.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_401", 
        "params": {
         "area": "446.3", 
         "delay": "1.61", 
         "ep%": "96.26", 
         "mae%": "0.18", 
         "mre%": "3.21", 
         "pwr": "0.243", 
         "wce%": "1.22", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_190_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_190.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_190.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_190", 
        "params": {
         "area": "452.9", 
         "delay": "1.47", 
         "ep%": "96.69", 
         "mae%": "0.20", 
         "mre%": "3.36", 
         "pwr": "0.243", 
         "wce%": "1.18", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_245_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_245.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_245.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_245", 
        "params": {
         "area": "472.6", 
         "delay": "1.43", 
         "ep%": "97.48", 
         "mae%": "0.16", 
         "mre%": "3.23", 
         "pwr": "0.243", 
         "wce%": "1.02", 
         "wcre%": "156.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_431_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_431.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_431.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_431", 
        "params": {
         "area": "453.3", 
         "delay": "1.47", 
         "ep%": "96.97", 
         "mae%": "0.22", 
         "mre%": "3.83", 
         "pwr": "0.242", 
         "wce%": "1.49", 
         "wcre%": "237.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_416_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_416.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_416.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_416", 
        "params": {
         "area": "497.0", 
         "delay": "1.88", 
         "ep%": "97.83", 
         "mae%": "0.21", 
         "mre%": "3.60", 
         "pwr": "0.242", 
         "wce%": "1.57", 
         "wcre%": "356.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_483_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_483.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_483.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_483", 
        "params": {
         "area": "439.3", 
         "delay": "1.46", 
         "ep%": "96.11", 
         "mae%": "0.23", 
         "mre%": "3.61", 
         "pwr": "0.241", 
         "wce%": "2.00", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_173_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_173.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_173.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_173", 
        "params": {
         "area": "453.3", 
         "delay": "1.47", 
         "ep%": "97.11", 
         "mae%": "0.24", 
         "mre%": "3.89", 
         "pwr": "0.241", 
         "wce%": "1.57", 
         "wcre%": "137.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_456_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_456.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_456.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_456", 
        "params": {
         "area": "479.6", 
         "delay": "1.76", 
         "ep%": "97.79", 
         "mae%": "0.23", 
         "mre%": "3.81", 
         "pwr": "0.238", 
         "wce%": "1.38", 
         "wcre%": "356.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_040_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_040.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_040.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_040", 
        "params": {
         "area": "494.2", 
         "delay": "1.80", 
         "ep%": "97.72", 
         "mae%": "0.23", 
         "mre%": "3.81", 
         "pwr": "0.235", 
         "wce%": "1.57", 
         "wcre%": "356.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_333_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_333.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_333.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_333", 
        "params": {
         "area": "480.6", 
         "delay": "1.69", 
         "ep%": "97.80", 
         "mae%": "0.20", 
         "mre%": "3.51", 
         "pwr": "0.235", 
         "wce%": "1.10", 
         "wcre%": "148.48"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_447_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_447.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_447.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_447", 
        "params": {
         "area": "471.6", 
         "delay": "1.65", 
         "ep%": "97.82", 
         "mae%": "0.23", 
         "mre%": "3.93", 
         "pwr": "0.234", 
         "wce%": "1.28", 
         "wcre%": "240.97"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_383_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_383.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_383.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_383", 
        "params": {
         "area": "456.2", 
         "delay": "1.76", 
         "ep%": "97.76", 
         "mae%": "0.26", 
         "mre%": "4.46", 
         "pwr": "0.234", 
         "wce%": "1.76", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_304_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_304.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_304.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_304", 
        "params": {
         "area": "461.8", 
         "delay": "1.48", 
         "ep%": "97.82", 
         "mae%": "0.30", 
         "mre%": "4.78", 
         "pwr": "0.234", 
         "wce%": "1.72", 
         "wcre%": "212.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_356_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_356.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_356.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_356", 
        "params": {
         "area": "490.9", 
         "delay": "0.97", 
         "ep%": "98.45", 
         "mae%": "0.26", 
         "mre%": "4.94", 
         "pwr": "0.234", 
         "wce%": "1.67", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_085_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_085.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_085.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_085", 
        "params": {
         "area": "457.6", 
         "delay": "1.66", 
         "ep%": "97.89", 
         "mae%": "0.20", 
         "mre%": "3.92", 
         "pwr": "0.234", 
         "wce%": "1.02", 
         "wcre%": "281.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_361_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_361.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_361.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_361", 
        "params": {
         "area": "467.4", 
         "delay": "1.68", 
         "ep%": "97.81", 
         "mae%": "0.21", 
         "mre%": "4.21", 
         "pwr": "0.233", 
         "wce%": "1.34", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_063_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_063.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_063", 
        "params": {
         "area": "478.7", 
         "delay": "1.68", 
         "ep%": "97.22", 
         "mae%": "0.21", 
         "mre%": "3.58", 
         "pwr": "0.232", 
         "wce%": "1.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_410_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_410.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_410.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_410", 
        "params": {
         "area": "478.7", 
         "delay": "1.64", 
         "ep%": "97.84", 
         "mae%": "0.29", 
         "mre%": "4.60", 
         "pwr": "0.232", 
         "wce%": "1.40", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_155_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_155.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_155.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_155", 
        "params": {
         "area": "478.7", 
         "delay": "0.92", 
         "ep%": "98.45", 
         "mae%": "0.26", 
         "mre%": "4.95", 
         "pwr": "0.231", 
         "wce%": "1.67", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_287_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_287.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_287.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_287", 
        "params": {
         "area": "470.7", 
         "delay": "1.00", 
         "ep%": "98.45", 
         "mae%": "0.26", 
         "mre%": "4.94", 
         "pwr": "0.230", 
         "wce%": "1.67", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_120_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_120.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_120.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_120", 
        "params": {
         "area": "481.0", 
         "delay": "0.96", 
         "ep%": "98.48", 
         "mae%": "0.25", 
         "mre%": "4.68", 
         "pwr": "0.230", 
         "wce%": "1.69", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_373_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_373.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_373.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_373", 
        "params": {
         "area": "480.1", 
         "delay": "1.73", 
         "ep%": "97.76", 
         "mae%": "0.25", 
         "mre%": "4.20", 
         "pwr": "0.229", 
         "wce%": "1.34", 
         "wcre%": "165.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_371_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_371.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_371.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_371", 
        "params": {
         "area": "469.8", 
         "delay": "1.68", 
         "ep%": "97.87", 
         "mae%": "0.24", 
         "mre%": "3.81", 
         "pwr": "0.229", 
         "wce%": "1.57", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_485_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_485.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_485.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_485", 
        "params": {
         "area": "459.4", 
         "delay": "1.35", 
         "ep%": "97.50", 
         "mae%": "0.31", 
         "mre%": "4.17", 
         "pwr": "0.228", 
         "wce%": "1.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_478_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_478.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_478.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_478", 
        "params": {
         "area": "460.4", 
         "delay": "1.72", 
         "ep%": "97.68", 
         "mae%": "0.24", 
         "mre%": "4.04", 
         "pwr": "0.228", 
         "wce%": "1.58", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_492_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_492.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_492.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_492", 
        "params": {
         "area": "460.4", 
         "delay": "1.72", 
         "ep%": "97.68", 
         "mae%": "0.24", 
         "mre%": "4.04", 
         "pwr": "0.228", 
         "wce%": "1.58", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_332.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_332", 
        "params": {
         "area": "467.0", 
         "delay": "1.67", 
         "ep%": "97.85", 
         "mae%": "0.26", 
         "mre%": "4.12", 
         "pwr": "0.226", 
         "wce%": "1.57", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_203_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_203.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_203.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_203", 
        "params": {
         "area": "426.6", 
         "delay": "1.61", 
         "ep%": "97.88", 
         "mae%": "0.23", 
         "mre%": "4.22", 
         "pwr": "0.226", 
         "wce%": "1.47", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_274_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_274.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_274.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_274", 
        "params": {
         "area": "426.6", 
         "delay": "1.61", 
         "ep%": "97.88", 
         "mae%": "0.23", 
         "mre%": "4.22", 
         "pwr": "0.226", 
         "wce%": "1.47", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_388_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_388.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_388.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_388", 
        "params": {
         "area": "434.1", 
         "delay": "1.48", 
         "ep%": "98.26", 
         "mae%": "0.32", 
         "mre%": "5.04", 
         "pwr": "0.226", 
         "wce%": "2.42", 
         "wcre%": "203.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_036_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_036.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_036.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_036", 
        "params": {
         "area": "439.7", 
         "delay": "0.95", 
         "ep%": "98.49", 
         "mae%": "0.24", 
         "mre%": "4.75", 
         "pwr": "0.225", 
         "wce%": "1.34", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_158_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_158.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_158.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_158", 
        "params": {
         "area": "457.6", 
         "delay": "0.99", 
         "ep%": "98.45", 
         "mae%": "0.27", 
         "mre%": "4.95", 
         "pwr": "0.225", 
         "wce%": "1.85", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_199_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_199.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_199.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_199", 
        "params": {
         "area": "475.9", 
         "delay": "1.66", 
         "ep%": "97.74", 
         "mae%": "0.24", 
         "mre%": "3.99", 
         "pwr": "0.224", 
         "wce%": "1.33", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_257_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_257.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_257.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_257", 
        "params": {
         "area": "471.2", 
         "delay": "0.96", 
         "ep%": "98.47", 
         "mae%": "0.25", 
         "mre%": "4.68", 
         "pwr": "0.224", 
         "wce%": "1.69", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_291_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_291.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_291.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_291", 
        "params": {
         "area": "426.1", 
         "delay": "1.65", 
         "ep%": "97.56", 
         "mae%": "0.23", 
         "mre%": "4.29", 
         "pwr": "0.224", 
         "wce%": "1.73", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_324_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_324.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_324.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_324", 
        "params": {
         "area": "437.4", 
         "delay": "1.64", 
         "ep%": "97.53", 
         "mae%": "0.23", 
         "mre%": "3.81", 
         "pwr": "0.224", 
         "wce%": "1.33", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_176_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_176.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_176.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_176", 
        "params": {
         "area": "437.4", 
         "delay": "1.64", 
         "ep%": "97.53", 
         "mae%": "0.23", 
         "mre%": "3.81", 
         "pwr": "0.224", 
         "wce%": "1.33", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_271_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_271.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_271.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_271", 
        "params": {
         "area": "457.6", 
         "delay": "1.59", 
         "ep%": "98.04", 
         "mae%": "0.28", 
         "mre%": "4.90", 
         "pwr": "0.223", 
         "wce%": "1.67", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_214_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_214.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_214.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_214", 
        "params": {
         "area": "435.5", 
         "delay": "0.95", 
         "ep%": "98.48", 
         "mae%": "0.24", 
         "mre%": "4.76", 
         "pwr": "0.223", 
         "wce%": "1.34", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_146_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_146.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_146.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_146", 
        "params": {
         "area": "464.6", 
         "delay": "0.95", 
         "ep%": "98.54", 
         "mae%": "0.27", 
         "mre%": "5.29", 
         "pwr": "0.223", 
         "wce%": "1.44", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_014_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_014.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_014.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_014", 
        "params": {
         "area": "446.8", 
         "delay": "1.59", 
         "ep%": "97.84", 
         "mae%": "0.25", 
         "mre%": "3.98", 
         "pwr": "0.221", 
         "wce%": "1.31", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_310_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_310.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_310.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_310", 
        "params": {
         "area": "426.6", 
         "delay": "1.59", 
         "ep%": "97.64", 
         "mae%": "0.25", 
         "mre%": "4.09", 
         "pwr": "0.221", 
         "wce%": "1.58", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_292_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_292.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_292.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_292", 
        "params": {
         "area": "426.6", 
         "delay": "1.59", 
         "ep%": "97.64", 
         "mae%": "0.25", 
         "mre%": "4.09", 
         "pwr": "0.221", 
         "wce%": "1.58", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_259_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_259.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_259.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_259", 
        "params": {
         "area": "462.7", 
         "delay": "1.04", 
         "ep%": "98.53", 
         "mae%": "0.27", 
         "mre%": "5.30", 
         "pwr": "0.221", 
         "wce%": "1.44", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_221_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_221.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_221.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_221", 
        "params": {
         "area": "460.9", 
         "delay": "0.99", 
         "ep%": "98.33", 
         "mae%": "0.27", 
         "mre%": "4.88", 
         "pwr": "0.220", 
         "wce%": "1.63", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_102_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_102.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_102.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_102", 
        "params": {
         "area": "446.8", 
         "delay": "0.96", 
         "ep%": "98.77", 
         "mae%": "0.27", 
         "mre%": "5.45", 
         "pwr": "0.220", 
         "wce%": "1.47", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_194_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_194.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_194.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_194", 
        "params": {
         "area": "451.9", 
         "delay": "1.37", 
         "ep%": "98.14", 
         "mae%": "0.27", 
         "mre%": "4.08", 
         "pwr": "0.218", 
         "wce%": "1.38", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_425_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_425.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_425.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_425", 
        "params": {
         "area": "427.1", 
         "delay": "1.66", 
         "ep%": "97.88", 
         "mae%": "0.23", 
         "mre%": "4.22", 
         "pwr": "0.218", 
         "wce%": "1.45", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_054_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_054.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_054.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_054", 
        "params": {
         "area": "412.0", 
         "delay": "1.51", 
         "ep%": "97.83", 
         "mae%": "0.23", 
         "mre%": "4.49", 
         "pwr": "0.217", 
         "wce%": "1.64", 
         "wcre%": "203.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_315_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_315.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_315.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_315", 
        "params": {
         "area": "427.1", 
         "delay": "0.91", 
         "ep%": "98.60", 
         "mae%": "0.27", 
         "mre%": "5.26", 
         "pwr": "0.217", 
         "wce%": "1.45", 
         "wcre%": "966.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_374_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_374.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_374.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_374", 
        "params": {
         "area": "409.7", 
         "delay": "1.67", 
         "ep%": "97.63", 
         "mae%": "0.23", 
         "mre%": "4.33", 
         "pwr": "0.217", 
         "wce%": "1.73", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_269_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_269.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_269.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_269", 
        "params": {
         "area": "450.5", 
         "delay": "1.59", 
         "ep%": "97.94", 
         "mae%": "0.33", 
         "mre%": "5.29", 
         "pwr": "0.217", 
         "wce%": "2.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_233_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_233.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_233.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_233", 
        "params": {
         "area": "404.5", 
         "delay": "1.64", 
         "ep%": "97.58", 
         "mae%": "0.28", 
         "mre%": "4.61", 
         "pwr": "0.216", 
         "wce%": "2.51", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_124_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_124.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_124.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_124", 
        "params": {
         "area": "428.5", 
         "delay": "1.69", 
         "ep%": "97.87", 
         "mae%": "0.24", 
         "mre%": "4.32", 
         "pwr": "0.216", 
         "wce%": "1.68", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_048_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_048.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_048.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_048", 
        "params": {
         "area": "405.9", 
         "delay": "1.57", 
         "ep%": "97.81", 
         "mae%": "0.23", 
         "mre%": "4.31", 
         "pwr": "0.214", 
         "wce%": "1.45", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_377_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_377.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_377.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_377", 
        "params": {
         "area": "421.4", 
         "delay": "1.54", 
         "ep%": "97.89", 
         "mae%": "0.34", 
         "mre%": "5.01", 
         "pwr": "0.213", 
         "wce%": "2.23", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_427_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_427.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_427.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_427", 
        "params": {
         "area": "420.0", 
         "delay": "0.93", 
         "ep%": "98.28", 
         "mae%": "0.26", 
         "mre%": "4.73", 
         "pwr": "0.212", 
         "wce%": "1.67", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_243_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_243.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_243.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_243", 
        "params": {
         "area": "434.1", 
         "delay": "1.50", 
         "ep%": "97.69", 
         "mae%": "0.28", 
         "mre%": "5.09", 
         "pwr": "0.212", 
         "wce%": "1.61", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_385_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_385.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_385.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_385", 
        "params": {
         "area": "416.3", 
         "delay": "0.91", 
         "ep%": "98.36", 
         "mae%": "0.28", 
         "mre%": "5.07", 
         "pwr": "0.211", 
         "wce%": "1.63", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_499_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_499.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_499.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_499", 
        "params": {
         "area": "409.7", 
         "delay": "0.94", 
         "ep%": "98.39", 
         "mae%": "0.27", 
         "mre%": "5.34", 
         "pwr": "0.210", 
         "wce%": "1.45", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_396_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_396.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_396.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_396", 
        "params": {
         "area": "431.8", 
         "delay": "1.50", 
         "ep%": "97.69", 
         "mae%": "0.28", 
         "mre%": "5.09", 
         "pwr": "0.210", 
         "wce%": "1.60", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_045_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_045.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_045.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_045", 
        "params": {
         "area": "416.7", 
         "delay": "0.97", 
         "ep%": "98.28", 
         "mae%": "0.25", 
         "mre%": "4.68", 
         "pwr": "0.209", 
         "wce%": "1.58", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_215_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_215.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_215.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_215", 
        "params": {
         "area": "422.4", 
         "delay": "0.97", 
         "ep%": "98.64", 
         "mae%": "0.45", 
         "mre%": "6.92", 
         "pwr": "0.209", 
         "wce%": "2.19", 
         "wcre%": "220.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_043_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_043.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_043.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_043", 
        "params": {
         "area": "416.3", 
         "delay": "0.96", 
         "ep%": "98.28", 
         "mae%": "0.26", 
         "mre%": "4.74", 
         "pwr": "0.209", 
         "wce%": "1.67", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_386_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_386.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_386.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_386", 
        "params": {
         "area": "417.2", 
         "delay": "1.03", 
         "ep%": "98.50", 
         "mae%": "0.27", 
         "mre%": "5.07", 
         "pwr": "0.209", 
         "wce%": "1.57", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_236_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_236.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_236.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_236", 
        "params": {
         "area": "444.0", 
         "delay": "0.85", 
         "ep%": "98.49", 
         "mae%": "0.50", 
         "mre%": "7.06", 
         "pwr": "0.208", 
         "wce%": "3.08", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_471_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_471.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_471.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_471", 
        "params": {
         "area": "418.1", 
         "delay": "0.97", 
         "ep%": "98.53", 
         "mae%": "0.28", 
         "mre%": "5.43", 
         "pwr": "0.208", 
         "wce%": "1.49", 
         "wcre%": "966.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_202_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_202.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_202.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_202", 
        "params": {
         "area": "409.2", 
         "delay": "1.45", 
         "ep%": "97.80", 
         "mae%": "0.24", 
         "mre%": "4.40", 
         "pwr": "0.207", 
         "wce%": "1.56", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_212_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_212.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_212.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_212", 
        "params": {
         "area": "409.2", 
         "delay": "1.45", 
         "ep%": "97.80", 
         "mae%": "0.24", 
         "mre%": "4.40", 
         "pwr": "0.207", 
         "wce%": "1.56", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_129_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_129.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_129.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_129", 
        "params": {
         "area": "409.2", 
         "delay": "1.45", 
         "ep%": "97.81", 
         "mae%": "0.24", 
         "mre%": "4.40", 
         "pwr": "0.207", 
         "wce%": "1.56", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_369_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_369.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_369.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_369", 
        "params": {
         "area": "407.8", 
         "delay": "0.93", 
         "ep%": "98.50", 
         "mae%": "0.27", 
         "mre%": "5.07", 
         "pwr": "0.207", 
         "wce%": "1.57", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_353_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_353.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_353.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_353", 
        "params": {
         "area": "431.8", 
         "delay": "0.85", 
         "ep%": "98.47", 
         "mae%": "0.51", 
         "mre%": "7.10", 
         "pwr": "0.206", 
         "wce%": "3.35", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_329_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_329.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_329.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_329", 
        "params": {
         "area": "422.8", 
         "delay": "1.31", 
         "ep%": "97.79", 
         "mae%": "0.24", 
         "mre%": "4.68", 
         "pwr": "0.205", 
         "wce%": "1.33", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_275_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_275.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_275.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_275", 
        "params": {
         "area": "422.8", 
         "delay": "1.31", 
         "ep%": "97.79", 
         "mae%": "0.24", 
         "mre%": "4.68", 
         "pwr": "0.205", 
         "wce%": "1.33", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_188_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_188.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_188.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_188", 
        "params": {
         "area": "401.3", 
         "delay": "1.82", 
         "ep%": "97.83", 
         "mae%": "0.35", 
         "mre%": "5.36", 
         "pwr": "0.204", 
         "wce%": "1.99", 
         "wcre%": "433.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_172_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_172.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_172.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_172", 
        "params": {
         "area": "411.1", 
         "delay": "0.95", 
         "ep%": "98.72", 
         "mae%": "0.48", 
         "mre%": "7.10", 
         "pwr": "0.204", 
         "wce%": "2.46", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_367_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_367.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_367.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_367", 
        "params": {
         "area": "404.5", 
         "delay": "1.31", 
         "ep%": "97.78", 
         "mae%": "0.24", 
         "mre%": "4.69", 
         "pwr": "0.204", 
         "wce%": "1.33", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_149_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_149.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_149.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_149", 
        "params": {
         "area": "388.1", 
         "delay": "0.93", 
         "ep%": "98.50", 
         "mae%": "0.28", 
         "mre%": "5.02", 
         "pwr": "0.204", 
         "wce%": "2.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_412_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_412.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_412.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_412", 
        "params": {
         "area": "401.3", 
         "delay": "1.82", 
         "ep%": "97.80", 
         "mae%": "0.37", 
         "mre%": "5.55", 
         "pwr": "0.203", 
         "wce%": "2.04", 
         "wcre%": "433.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_219_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_219.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_219.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_219", 
        "params": {
         "area": "417.7", 
         "delay": "0.96", 
         "ep%": "98.75", 
         "mae%": "0.48", 
         "mre%": "6.99", 
         "pwr": "0.203", 
         "wce%": "2.35", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_482_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_482.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_482.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_482", 
        "params": {
         "area": "402.2", 
         "delay": "1.82", 
         "ep%": "97.80", 
         "mae%": "0.35", 
         "mre%": "5.46", 
         "pwr": "0.202", 
         "wce%": "1.99", 
         "wcre%": "433.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_099_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_099.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_099.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_099", 
        "params": {
         "area": "382.5", 
         "delay": "0.95", 
         "ep%": "98.77", 
         "mae%": "0.30", 
         "mre%": "5.94", 
         "pwr": "0.202", 
         "wce%": "1.65", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_112_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_112.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_112.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_112", 
        "params": {
         "area": "413.5", 
         "delay": "1.32", 
         "ep%": "97.78", 
         "mae%": "0.27", 
         "mre%": "4.90", 
         "pwr": "0.202", 
         "wce%": "1.54", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_270_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_270.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_270.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_270", 
        "params": {
         "area": "413.5", 
         "delay": "1.32", 
         "ep%": "97.78", 
         "mae%": "0.27", 
         "mre%": "4.90", 
         "pwr": "0.202", 
         "wce%": "1.54", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_439_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_439.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_439.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_439", 
        "params": {
         "area": "411.6", 
         "delay": "1.31", 
         "ep%": "97.81", 
         "mae%": "0.31", 
         "mre%": "5.01", 
         "pwr": "0.201", 
         "wce%": "1.84", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_201_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_201.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_201.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_201", 
        "params": {
         "area": "394.2", 
         "delay": "0.84", 
         "ep%": "98.48", 
         "mae%": "0.50", 
         "mre%": "6.75", 
         "pwr": "0.200", 
         "wce%": "3.35", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_441_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_441.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_441.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_441", 
        "params": {
         "area": "394.2", 
         "delay": "1.34", 
         "ep%": "97.70", 
         "mae%": "0.28", 
         "mre%": "5.01", 
         "pwr": "0.200", 
         "wce%": "1.60", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_049_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_049.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_049.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_049", 
        "params": {
         "area": "387.2", 
         "delay": "0.90", 
         "ep%": "98.75", 
         "mae%": "0.47", 
         "mre%": "7.03", 
         "pwr": "0.199", 
         "wce%": "2.38", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_046_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_046.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_046.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_046", 
        "params": {
         "area": "397.5", 
         "delay": "1.52", 
         "ep%": "97.65", 
         "mae%": "0.26", 
         "mre%": "4.58", 
         "pwr": "0.198", 
         "wce%": "1.46", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_242_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_242.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_242", 
        "params": {
         "area": "375.4", 
         "delay": "1.34", 
         "ep%": "98.00", 
         "mae%": "0.37", 
         "mre%": "5.18", 
         "pwr": "0.197", 
         "wce%": "2.53", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_163_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_163.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_163.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_163", 
        "params": {
         "area": "412.0", 
         "delay": "1.44", 
         "ep%": "98.28", 
         "mae%": "0.40", 
         "mre%": "5.52", 
         "pwr": "0.195", 
         "wce%": "2.40", 
         "wcre%": "433.33"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_345_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_345.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_345.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_345", 
        "params": {
         "area": "387.6", 
         "delay": "1.53", 
         "ep%": "98.27", 
         "mae%": "0.30", 
         "mre%": "5.21", 
         "pwr": "0.193", 
         "wce%": "1.97", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_191_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_191.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_191.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_191", 
        "params": {
         "area": "399.4", 
         "delay": "1.45", 
         "ep%": "98.41", 
         "mae%": "0.38", 
         "mre%": "5.74", 
         "pwr": "0.193", 
         "wce%": "2.51", 
         "wcre%": "126.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_246_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_246.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_246.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_246", 
        "params": {
         "area": "408.3", 
         "delay": "1.42", 
         "ep%": "98.28", 
         "mae%": "0.41", 
         "mre%": "5.75", 
         "pwr": "0.193", 
         "wce%": "2.35", 
         "wcre%": "450.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_222_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_222.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_222.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_222", 
        "params": {
         "area": "383.4", 
         "delay": "0.84", 
         "ep%": "98.67", 
         "mae%": "0.52", 
         "mre%": "7.16", 
         "pwr": "0.191", 
         "wce%": "2.96", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_047_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_047.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_047.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_047", 
        "params": {
         "area": "379.2", 
         "delay": "1.31", 
         "ep%": "97.86", 
         "mae%": "0.29", 
         "mre%": "5.30", 
         "pwr": "0.190", 
         "wce%": "1.56", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_475_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_475.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_475.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_475", 
        "params": {
         "area": "354.8", 
         "delay": "0.95", 
         "ep%": "98.80", 
         "mae%": "0.36", 
         "mre%": "6.48", 
         "pwr": "0.189", 
         "wce%": "1.97", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_175_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_175.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_175.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_175", 
        "params": {
         "area": "401.3", 
         "delay": "1.48", 
         "ep%": "98.29", 
         "mae%": "0.40", 
         "mre%": "5.68", 
         "pwr": "0.189", 
         "wce%": "2.40", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_389_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_389.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_389.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_389", 
        "params": {
         "area": "391.4", 
         "delay": "1.45", 
         "ep%": "98.22", 
         "mae%": "0.35", 
         "mre%": "5.43", 
         "pwr": "0.189", 
         "wce%": "2.51", 
         "wcre%": "151.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_273_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_273.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_273.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_273", 
        "params": {
         "area": "366.1", 
         "delay": "1.31", 
         "ep%": "97.79", 
         "mae%": "0.28", 
         "mre%": "5.20", 
         "pwr": "0.189", 
         "wce%": "1.54", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_288_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_288.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_288.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_288", 
        "params": {
         "area": "385.8", 
         "delay": "1.43", 
         "ep%": "98.21", 
         "mae%": "0.35", 
         "mre%": "5.43", 
         "pwr": "0.188", 
         "wce%": "2.51", 
         "wcre%": "151.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_022_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_022.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_022.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_022", 
        "params": {
         "area": "373.6", 
         "delay": "1.33", 
         "ep%": "98.24", 
         "mae%": "0.36", 
         "mre%": "5.88", 
         "pwr": "0.188", 
         "wce%": "2.44", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_423_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_423.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_423.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_423", 
        "params": {
         "area": "388.6", 
         "delay": "1.24", 
         "ep%": "97.85", 
         "mae%": "0.39", 
         "mre%": "5.73", 
         "pwr": "0.188", 
         "wce%": "1.91", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_184_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_184.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_184.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_184", 
        "params": {
         "area": "366.5", 
         "delay": "0.87", 
         "ep%": "98.60", 
         "mae%": "0.52", 
         "mre%": "7.33", 
         "pwr": "0.187", 
         "wce%": "2.94", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_334_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_334.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_334.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_334", 
        "params": {
         "area": "363.2", 
         "delay": "1.33", 
         "ep%": "98.17", 
         "mae%": "0.37", 
         "mre%": "5.40", 
         "pwr": "0.186", 
         "wce%": "2.55", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_002_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_002.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_002.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_002", 
        "params": {
         "area": "391.4", 
         "delay": "0.84", 
         "ep%": "98.48", 
         "mae%": "0.50", 
         "mre%": "6.75", 
         "pwr": "0.186", 
         "wce%": "3.35", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_001_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_001", 
        "params": {
         "area": "357.1", 
         "delay": "1.34", 
         "ep%": "98.17", 
         "mae%": "0.37", 
         "mre%": "5.40", 
         "pwr": "0.186", 
         "wce%": "2.55", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_225_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_225.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_225.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_225", 
        "params": {
         "area": "384.4", 
         "delay": "1.50", 
         "ep%": "98.43", 
         "mae%": "0.41", 
         "mre%": "5.92", 
         "pwr": "0.186", 
         "wce%": "2.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_247_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_247.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_247.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_247", 
        "params": {
         "area": "387.6", 
         "delay": "1.50", 
         "ep%": "98.24", 
         "mae%": "0.40", 
         "mre%": "5.79", 
         "pwr": "0.185", 
         "wce%": "2.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_370_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_370.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_370.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_370", 
        "params": {
         "area": "372.6", 
         "delay": "1.46", 
         "ep%": "97.66", 
         "mae%": "0.35", 
         "mre%": "5.33", 
         "pwr": "0.184", 
         "wce%": "2.11", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_486_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_486.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_486.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_486", 
        "params": {
         "area": "383.4", 
         "delay": "1.43", 
         "ep%": "98.22", 
         "mae%": "0.39", 
         "mre%": "5.75", 
         "pwr": "0.184", 
         "wce%": "2.51", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_290_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_290.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_290.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_290", 
        "params": {
         "area": "373.1", 
         "delay": "1.44", 
         "ep%": "97.69", 
         "mae%": "0.36", 
         "mre%": "5.35", 
         "pwr": "0.184", 
         "wce%": "2.11", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_372_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_372.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_372.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_372", 
        "params": {
         "area": "398.9", 
         "delay": "1.31", 
         "ep%": "98.11", 
         "mae%": "0.39", 
         "mre%": "5.87", 
         "pwr": "0.184", 
         "wce%": "2.60", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_258_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_258.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_258.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_258", 
        "params": {
         "area": "366.1", 
         "delay": "1.37", 
         "ep%": "97.73", 
         "mae%": "0.36", 
         "mre%": "5.51", 
         "pwr": "0.183", 
         "wce%": "2.16", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_187_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_187.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_187.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_187", 
        "params": {
         "area": "366.1", 
         "delay": "1.37", 
         "ep%": "97.73", 
         "mae%": "0.36", 
         "mre%": "5.51", 
         "pwr": "0.183", 
         "wce%": "2.16", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_069_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_069", 
        "params": {
         "area": "375.0", 
         "delay": "1.44", 
         "ep%": "98.22", 
         "mae%": "0.41", 
         "mre%": "6.34", 
         "pwr": "0.183", 
         "wce%": "2.51", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_066_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_066.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_066.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_066", 
        "params": {
         "area": "364.6", 
         "delay": "0.84", 
         "ep%": "98.67", 
         "mae%": "0.54", 
         "mre%": "7.25", 
         "pwr": "0.182", 
         "wce%": "3.74", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_335_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_335.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_335.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_335", 
        "params": {
         "area": "364.6", 
         "delay": "0.83", 
         "ep%": "98.64", 
         "mae%": "0.54", 
         "mre%": "7.25", 
         "pwr": "0.182", 
         "wce%": "3.74", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_260_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_260.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_260.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_260", 
        "params": {
         "area": "376.8", 
         "delay": "0.84", 
         "ep%": "98.52", 
         "mae%": "0.52", 
         "mre%": "7.07", 
         "pwr": "0.181", 
         "wce%": "3.47", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_355_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_355.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_355.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_355", 
        "params": {
         "area": "376.8", 
         "delay": "0.84", 
         "ep%": "98.52", 
         "mae%": "0.52", 
         "mre%": "7.07", 
         "pwr": "0.181", 
         "wce%": "3.47", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_308_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_308.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_308.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_308", 
        "params": {
         "area": "391.4", 
         "delay": "1.24", 
         "ep%": "98.20", 
         "mae%": "0.48", 
         "mre%": "6.40", 
         "pwr": "0.178", 
         "wce%": "2.56", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_435_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_435.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_435.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_435", 
        "params": {
         "area": "385.8", 
         "delay": "1.25", 
         "ep%": "98.26", 
         "mae%": "0.44", 
         "mre%": "6.14", 
         "pwr": "0.178", 
         "wce%": "2.99", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_064_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_064.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_064.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_064", 
        "params": {
         "area": "382.5", 
         "delay": "1.26", 
         "ep%": "98.11", 
         "mae%": "0.42", 
         "mre%": "5.93", 
         "pwr": "0.178", 
         "wce%": "2.94", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_352_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_352.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_352.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_352", 
        "params": {
         "area": "382.9", 
         "delay": "1.33", 
         "ep%": "98.25", 
         "mae%": "0.51", 
         "mre%": "6.58", 
         "pwr": "0.178", 
         "wce%": "2.69", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_495_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_495.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_495.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_495", 
        "params": {
         "area": "367.0", 
         "delay": "1.27", 
         "ep%": "98.11", 
         "mae%": "0.39", 
         "mre%": "6.18", 
         "pwr": "0.176", 
         "wce%": "2.55", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_077_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_077.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_077.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_077", 
        "params": {
         "area": "389.0", 
         "delay": "1.30", 
         "ep%": "98.10", 
         "mae%": "0.44", 
         "mre%": "6.23", 
         "pwr": "0.175", 
         "wce%": "2.99", 
         "wcre%": "102.34"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_464_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_464.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_464.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_464", 
        "params": {
         "area": "354.3", 
         "delay": "1.25", 
         "ep%": "98.11", 
         "mae%": "0.45", 
         "mre%": "6.14", 
         "pwr": "0.173", 
         "wce%": "2.99", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_074_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_074.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_074.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_074", 
        "params": {
         "area": "351.0", 
         "delay": "1.26", 
         "ep%": "98.11", 
         "mae%": "0.42", 
         "mre%": "5.98", 
         "pwr": "0.173", 
         "wce%": "2.94", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_227_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_227.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_227.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_227", 
        "params": {
         "area": "342.1", 
         "delay": "1.25", 
         "ep%": "98.11", 
         "mae%": "0.47", 
         "mre%": "6.51", 
         "pwr": "0.171", 
         "wce%": "2.99", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_420_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_420.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_420.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_420", 
        "params": {
         "area": "335.1", 
         "delay": "1.20", 
         "ep%": "98.47", 
         "mae%": "0.47", 
         "mre%": "6.83", 
         "pwr": "0.169", 
         "wce%": "2.91", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_198_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_198.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_198.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_198", 
        "params": {
         "area": "372.6", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.13", 
         "pwr": "0.150", 
         "wce%": "4.40", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_376_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_376.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_376.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_376", 
        "params": {
         "area": "363.2", 
         "delay": "0.90", 
         "ep%": "99.07", 
         "mae%": "0.88", 
         "mre%": "8.15", 
         "pwr": "0.149", 
         "wce%": "4.40", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_234_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_234.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_234.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_234", 
        "params": {
         "area": "362.3", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.16", 
         "pwr": "0.149", 
         "wce%": "4.42", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_178_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_178.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_178.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_178", 
        "params": {
         "area": "367.9", 
         "delay": "0.88", 
         "ep%": "99.04", 
         "mae%": "0.88", 
         "mre%": "8.17", 
         "pwr": "0.148", 
         "wce%": "4.42", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_360_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_360.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_360.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_360", 
        "params": {
         "area": "370.3", 
         "delay": "0.93", 
         "ep%": "99.07", 
         "mae%": "0.70", 
         "mre%": "7.35", 
         "pwr": "0.148", 
         "wce%": "4.77", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_117_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_117.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_117.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_117", 
        "params": {
         "area": "359.0", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.19", 
         "pwr": "0.147", 
         "wce%": "4.22", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_018_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_018.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_018.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_018", 
        "params": {
         "area": "358.5", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.18", 
         "pwr": "0.147", 
         "wce%": "4.42", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_164_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_164.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_164.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_164", 
        "params": {
         "area": "356.7", 
         "delay": "0.86", 
         "ep%": "98.97", 
         "mae%": "0.88", 
         "mre%": "8.23", 
         "pwr": "0.147", 
         "wce%": "4.42", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_088_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_088.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_088.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_088", 
        "params": {
         "area": "362.3", 
         "delay": "0.89", 
         "ep%": "99.07", 
         "mae%": "0.88", 
         "mre%": "8.18", 
         "pwr": "0.146", 
         "wce%": "4.42", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_249_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_249.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_249.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_249", 
        "params": {
         "area": "358.1", 
         "delay": "0.90", 
         "ep%": "98.98", 
         "mae%": "0.88", 
         "mre%": "8.23", 
         "pwr": "0.146", 
         "wce%": "4.42", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_430_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_430.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_430.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_430", 
        "params": {
         "area": "352.4", 
         "delay": "0.91", 
         "ep%": "99.07", 
         "mae%": "0.88", 
         "mre%": "8.19", 
         "pwr": "0.145", 
         "wce%": "4.42", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_278_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_278.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_278.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_278", 
        "params": {
         "area": "355.3", 
         "delay": "0.90", 
         "ep%": "98.97", 
         "mae%": "0.88", 
         "mre%": "8.31", 
         "pwr": "0.145", 
         "wce%": "4.40", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_147_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_147.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_147.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_147", 
        "params": {
         "area": "352.4", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.19", 
         "pwr": "0.145", 
         "wce%": "4.40", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_020_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_020.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_020.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_020", 
        "params": {
         "area": "352.9", 
         "delay": "0.90", 
         "ep%": "98.97", 
         "mae%": "0.88", 
         "mre%": "8.25", 
         "pwr": "0.144", 
         "wce%": "4.42", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_207_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_207.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_207.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_207", 
        "params": {
         "area": "359.5", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.21", 
         "pwr": "0.144", 
         "wce%": "4.40", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_131_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_131.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_131.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_131", 
        "params": {
         "area": "356.2", 
         "delay": "0.89", 
         "ep%": "98.97", 
         "mae%": "0.88", 
         "mre%": "8.30", 
         "pwr": "0.143", 
         "wce%": "4.40", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_025_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_025.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_025.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_025", 
        "params": {
         "area": "353.4", 
         "delay": "0.89", 
         "ep%": "98.97", 
         "mae%": "0.88", 
         "mre%": "8.25", 
         "pwr": "0.143", 
         "wce%": "4.40", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_113_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_113.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_113.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_113", 
        "params": {
         "area": "350.6", 
         "delay": "0.90", 
         "ep%": "99.07", 
         "mae%": "0.88", 
         "mre%": "8.19", 
         "pwr": "0.143", 
         "wce%": "4.40", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_095_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_095.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_095.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_095", 
        "params": {
         "area": "350.6", 
         "delay": "0.92", 
         "ep%": "99.05", 
         "mae%": "0.88", 
         "mre%": "8.32", 
         "pwr": "0.143", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_408_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_408.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_408.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_408", 
        "params": {
         "area": "347.3", 
         "delay": "0.89", 
         "ep%": "99.06", 
         "mae%": "0.88", 
         "mre%": "8.19", 
         "pwr": "0.143", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_387_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_387.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_387.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_387", 
        "params": {
         "area": "347.3", 
         "delay": "0.90", 
         "ep%": "99.07", 
         "mae%": "0.88", 
         "mre%": "8.32", 
         "pwr": "0.142", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_090_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_090.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_090.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_090", 
        "params": {
         "area": "345.4", 
         "delay": "0.86", 
         "ep%": "99.05", 
         "mae%": "0.88", 
         "mre%": "8.30", 
         "pwr": "0.142", 
         "wce%": "4.42", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_326_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_326.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_326.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_326", 
        "params": {
         "area": "352.4", 
         "delay": "0.90", 
         "ep%": "99.08", 
         "mae%": "0.89", 
         "mre%": "8.38", 
         "pwr": "0.142", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_057_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_057.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_057.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_057", 
        "params": {
         "area": "329.9", 
         "delay": "0.92", 
         "ep%": "98.98", 
         "mae%": "0.63", 
         "mre%": "8.20", 
         "pwr": "0.141", 
         "wce%": "4.34", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_415_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_415.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_415.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_415", 
        "params": {
         "area": "339.8", 
         "delay": "0.92", 
         "ep%": "98.96", 
         "mae%": "0.88", 
         "mre%": "8.25", 
         "pwr": "0.141", 
         "wce%": "4.40", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_421_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_421.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_421.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_421", 
        "params": {
         "area": "350.6", 
         "delay": "0.90", 
         "ep%": "99.06", 
         "mae%": "0.89", 
         "mre%": "8.39", 
         "pwr": "0.141", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_059_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_059.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_059.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_059", 
        "params": {
         "area": "334.6", 
         "delay": "0.92", 
         "ep%": "99.09", 
         "mae%": "0.88", 
         "mre%": "8.36", 
         "pwr": "0.141", 
         "wce%": "4.41", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_321_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_321.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_321.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_321", 
        "params": {
         "area": "338.4", 
         "delay": "0.92", 
         "ep%": "99.05", 
         "mae%": "0.88", 
         "mre%": "8.31", 
         "pwr": "0.141", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_122_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_122.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_122.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_122", 
        "params": {
         "area": "337.9", 
         "delay": "0.92", 
         "ep%": "99.12", 
         "mae%": "0.88", 
         "mre%": "8.38", 
         "pwr": "0.141", 
         "wce%": "4.41", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_161_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_161.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_161.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_161", 
        "params": {
         "area": "346.8", 
         "delay": "0.90", 
         "ep%": "99.05", 
         "mae%": "0.89", 
         "mre%": "8.39", 
         "pwr": "0.141", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_024_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_024.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_024.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_024", 
        "params": {
         "area": "339.8", 
         "delay": "0.89", 
         "ep%": "99.13", 
         "mae%": "0.88", 
         "mre%": "8.36", 
         "pwr": "0.141", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_448_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_448.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_448.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_448", 
        "params": {
         "area": "339.3", 
         "delay": "0.92", 
         "ep%": "99.07", 
         "mae%": "0.89", 
         "mre%": "8.39", 
         "pwr": "0.140", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_250_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_250.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_250.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_250", 
        "params": {
         "area": "340.7", 
         "delay": "0.92", 
         "ep%": "98.98", 
         "mae%": "0.89", 
         "mre%": "8.39", 
         "pwr": "0.140", 
         "wce%": "4.40", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_011_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_011.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_011.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_011", 
        "params": {
         "area": "336.0", 
         "delay": "0.91", 
         "ep%": "99.10", 
         "mae%": "0.88", 
         "mre%": "8.37", 
         "pwr": "0.140", 
         "wce%": "4.41", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_089_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_089.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_089.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_089", 
        "params": {
         "area": "339.3", 
         "delay": "0.92", 
         "ep%": "99.13", 
         "mae%": "0.88", 
         "mre%": "8.38", 
         "pwr": "0.140", 
         "wce%": "4.41", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_105_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_105.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_105.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_105", 
        "params": {
         "area": "338.8", 
         "delay": "0.92", 
         "ep%": "99.13", 
         "mae%": "0.89", 
         "mre%": "8.39", 
         "pwr": "0.140", 
         "wce%": "4.41", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_461_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_461.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_461.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_461", 
        "params": {
         "area": "323.3", 
         "delay": "0.94", 
         "ep%": "98.98", 
         "mae%": "0.63", 
         "mre%": "8.20", 
         "pwr": "0.140", 
         "wce%": "4.34", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_251_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_251.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_251.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_251", 
        "params": {
         "area": "340.2", 
         "delay": "0.91", 
         "ep%": "98.93", 
         "mae%": "0.89", 
         "mre%": "8.38", 
         "pwr": "0.139", 
         "wce%": "4.40", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_205_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_205.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_205.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_205", 
        "params": {
         "area": "344.9", 
         "delay": "0.92", 
         "ep%": "99.06", 
         "mae%": "0.90", 
         "mre%": "8.45", 
         "pwr": "0.139", 
         "wce%": "4.26", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_229_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_229.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_229.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_229", 
        "params": {
         "area": "341.7", 
         "delay": "0.92", 
         "ep%": "99.07", 
         "mae%": "0.90", 
         "mre%": "8.64", 
         "pwr": "0.139", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_071_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_071.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_071.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_071", 
        "params": {
         "area": "335.5", 
         "delay": "0.92", 
         "ep%": "99.07", 
         "mae%": "0.89", 
         "mre%": "8.50", 
         "pwr": "0.139", 
         "wce%": "4.25", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_005_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_005.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_005.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_005", 
        "params": {
         "area": "342.6", 
         "delay": "0.92", 
         "ep%": "99.06", 
         "mae%": "0.90", 
         "mre%": "8.47", 
         "pwr": "0.139", 
         "wce%": "4.26", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_200_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_200.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_200.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_200", 
        "params": {
         "area": "334.6", 
         "delay": "0.97", 
         "ep%": "99.06", 
         "mae%": "0.80", 
         "mre%": "8.85", 
         "pwr": "0.138", 
         "wce%": "4.77", 
         "wcre%": "253.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_138_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_138.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_138.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_138", 
        "params": {
         "area": "337.0", 
         "delay": "0.92", 
         "ep%": "99.07", 
         "mae%": "0.89", 
         "mre%": "8.46", 
         "pwr": "0.138", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_451_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_451.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_451.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_451", 
        "params": {
         "area": "337.0", 
         "delay": "0.92", 
         "ep%": "99.07", 
         "mae%": "0.89", 
         "mre%": "8.46", 
         "pwr": "0.138", 
         "wce%": "4.40", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_253_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_253.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_253.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_253", 
        "params": {
         "area": "330.4", 
         "delay": "0.86", 
         "ep%": "99.10", 
         "mae%": "0.92", 
         "mre%": "8.96", 
         "pwr": "0.134", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_241_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_241.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_241.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_241", 
        "params": {
         "area": "323.8", 
         "delay": "0.92", 
         "ep%": "99.09", 
         "mae%": "0.73", 
         "mre%": "8.61", 
         "pwr": "0.134", 
         "wce%": "4.79", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_358_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_358.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_358.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_358", 
        "params": {
         "area": "328.0", 
         "delay": "0.87", 
         "ep%": "99.10", 
         "mae%": "0.94", 
         "mre%": "9.19", 
         "pwr": "0.134", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_081_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_081.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_081.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_081", 
        "params": {
         "area": "320.1", 
         "delay": "0.86", 
         "ep%": "99.10", 
         "mae%": "0.92", 
         "mre%": "9.05", 
         "pwr": "0.134", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_166_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_166.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_166.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_166", 
        "params": {
         "area": "330.9", 
         "delay": "0.92", 
         "ep%": "99.08", 
         "mae%": "0.94", 
         "mre%": "9.18", 
         "pwr": "0.133", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_395_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_395.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_395.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_395", 
        "params": {
         "area": "324.8", 
         "delay": "0.91", 
         "ep%": "99.10", 
         "mae%": "0.91", 
         "mre%": "8.75", 
         "pwr": "0.133", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_331_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_331.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_331.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_331", 
        "params": {
         "area": "320.1", 
         "delay": "0.86", 
         "ep%": "99.09", 
         "mae%": "0.91", 
         "mre%": "8.75", 
         "pwr": "0.133", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_128_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_128.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_128.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_128", 
        "params": {
         "area": "325.7", 
         "delay": "0.92", 
         "ep%": "99.08", 
         "mae%": "0.94", 
         "mre%": "9.18", 
         "pwr": "0.133", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_195_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_195.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_195.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_195", 
        "params": {
         "area": "316.8", 
         "delay": "0.89", 
         "ep%": "99.09", 
         "mae%": "0.71", 
         "mre%": "8.45", 
         "pwr": "0.132", 
         "wce%": "4.77", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_429_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_429.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_429.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_429", 
        "params": {
         "area": "334.1", 
         "delay": "0.92", 
         "ep%": "99.08", 
         "mae%": "0.94", 
         "mre%": "9.17", 
         "pwr": "0.132", 
         "wce%": "4.64", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_281_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_281.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_281.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_281", 
        "params": {
         "area": "326.6", 
         "delay": "0.89", 
         "ep%": "99.15", 
         "mae%": "0.92", 
         "mre%": "8.97", 
         "pwr": "0.132", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_197_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_197.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_197.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_197", 
        "params": {
         "area": "318.7", 
         "delay": "0.86", 
         "ep%": "99.09", 
         "mae%": "0.91", 
         "mre%": "8.81", 
         "pwr": "0.132", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_019_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_019.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_019.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_019", 
        "params": {
         "area": "321.9", 
         "delay": "0.91", 
         "ep%": "98.97", 
         "mae%": "0.76", 
         "mre%": "8.85", 
         "pwr": "0.132", 
         "wce%": "4.69", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_044_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_044.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_044.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_044", 
        "params": {
         "area": "321.5", 
         "delay": "0.86", 
         "ep%": "99.10", 
         "mae%": "0.92", 
         "mre%": "8.97", 
         "pwr": "0.131", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_490_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_490.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_490.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_490", 
        "params": {
         "area": "327.6", 
         "delay": "0.84", 
         "ep%": "99.11", 
         "mae%": "0.95", 
         "mre%": "9.49", 
         "pwr": "0.131", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_073_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_073.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_073", 
        "params": {
         "area": "312.6", 
         "delay": "0.92", 
         "ep%": "99.10", 
         "mae%": "0.95", 
         "mre%": "9.49", 
         "pwr": "0.131", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_379_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_379.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_379.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_379", 
        "params": {
         "area": "314.4", 
         "delay": "0.87", 
         "ep%": "99.10", 
         "mae%": "0.94", 
         "mre%": "9.20", 
         "pwr": "0.130", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_162_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_162.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_162.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_162", 
        "params": {
         "area": "314.0", 
         "delay": "0.87", 
         "ep%": "99.09", 
         "mae%": "0.94", 
         "mre%": "9.21", 
         "pwr": "0.130", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_254_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_254.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_254.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_254", 
        "params": {
         "area": "314.4", 
         "delay": "0.87", 
         "ep%": "99.10", 
         "mae%": "0.94", 
         "mre%": "9.21", 
         "pwr": "0.130", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_487_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_487.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_487.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_487", 
        "params": {
         "area": "322.9", 
         "delay": "0.93", 
         "ep%": "99.03", 
         "mae%": "0.94", 
         "mre%": "9.45", 
         "pwr": "0.130", 
         "wce%": "4.29", 
         "wcre%": "606.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_337_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_337.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_337.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_337", 
        "params": {
         "area": "329.4", 
         "delay": "0.90", 
         "ep%": "98.99", 
         "mae%": "0.85", 
         "mre%": "9.78", 
         "pwr": "0.130", 
         "wce%": "4.69", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_100_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_100.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_100.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_100", 
        "params": {
         "area": "323.8", 
         "delay": "0.93", 
         "ep%": "99.04", 
         "mae%": "0.99", 
         "mre%": "9.92", 
         "pwr": "0.129", 
         "wce%": "4.80", 
         "wcre%": "606.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_106_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_106.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_106.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_106", 
        "params": {
         "area": "324.3", 
         "delay": "0.93", 
         "ep%": "99.08", 
         "mae%": "0.98", 
         "mre%": "9.84", 
         "pwr": "0.129", 
         "wce%": "4.80", 
         "wcre%": "253.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_293_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_293.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_293.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_293", 
        "params": {
         "area": "321.9", 
         "delay": "0.92", 
         "ep%": "99.07", 
         "mae%": "0.97", 
         "mre%": "9.73", 
         "pwr": "0.129", 
         "wce%": "4.80", 
         "wcre%": "527.78"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_341_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_341.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_341.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_341", 
        "params": {
         "area": "318.7", 
         "delay": "0.92", 
         "ep%": "98.98", 
         "mae%": "0.82", 
         "mre%": "9.31", 
         "pwr": "0.129", 
         "wce%": "4.69", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_445_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_445.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_445.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_445", 
        "params": {
         "area": "306.5", 
         "delay": "0.84", 
         "ep%": "99.10", 
         "mae%": "0.94", 
         "mre%": "9.35", 
         "pwr": "0.128", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_220_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_220.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_220.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_220", 
        "params": {
         "area": "324.3", 
         "delay": "0.90", 
         "ep%": "99.07", 
         "mae%": "0.93", 
         "mre%": "9.55", 
         "pwr": "0.128", 
         "wce%": "4.40", 
         "wcre%": "606.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_004_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_004.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_004.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_004", 
        "params": {
         "area": "321.5", 
         "delay": "0.93", 
         "ep%": "99.07", 
         "mae%": "0.98", 
         "mre%": "9.84", 
         "pwr": "0.128", 
         "wce%": "4.80", 
         "wcre%": "253.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_008_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_008.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_008.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_008", 
        "params": {
         "area": "318.2", 
         "delay": "0.93", 
         "ep%": "99.08", 
         "mae%": "0.98", 
         "mre%": "9.86", 
         "pwr": "0.127", 
         "wce%": "4.80", 
         "wcre%": "253.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_097_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_097.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_097.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_097", 
        "params": {
         "area": "308.3", 
         "delay": "0.87", 
         "ep%": "99.10", 
         "mae%": "0.94", 
         "mre%": "9.51", 
         "pwr": "0.127", 
         "wce%": "4.64", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_488_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_488.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_488.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_488", 
        "params": {
         "area": "310.7", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.93", 
         "mre%": "9.78", 
         "pwr": "0.126", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_311_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_311.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_311.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_311", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_347_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_347.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_347.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_347", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_223_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_223.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_223.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_223", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_115_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_115.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_115.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_115", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_096_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_096.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_096.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_096", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_313_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_313.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_313.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_313", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_399_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_399.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_399.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_399", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_350_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_350.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_350.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_350", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_298_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_298.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_298.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_298", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_328_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_328.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_328.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_328", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_075_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_075.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_075.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_075", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_413_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_413.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_413.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_413", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_261_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_261.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_261.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_261", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_167_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_167.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_167.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_167", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_023_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_023.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_023.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_023", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_404_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_404.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_404.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_404", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_409_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_409.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_409.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_409", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_267_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_267.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_267.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_267", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_354_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_354.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_354.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_354", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_437_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_437.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_437.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_437", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_327_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_327.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_327.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_327", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_411_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_411.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_411.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_411", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_256_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_256.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_256.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_256", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_003_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_003", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_284_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_284.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_284.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_284", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_279_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_279.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_279.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_279", 
        "params": {
         "area": "314.4", 
         "delay": "0.91", 
         "ep%": "98.98", 
         "mae%": "0.95", 
         "mre%": "10.08", 
         "pwr": "0.125", 
         "wce%": "4.44", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_224_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_224.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_224.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_224", 
        "params": {
         "area": "284.4", 
         "delay": "0.93", 
         "ep%": "98.98", 
         "mae%": "0.85", 
         "mre%": "9.97", 
         "pwr": "0.125", 
         "wce%": "4.47", 
         "wcre%": "606.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_017_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_017.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_017.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_017", 
        "params": {
         "area": "308.3", 
         "delay": "0.90", 
         "ep%": "98.99", 
         "mae%": "0.94", 
         "mre%": "10.04", 
         "pwr": "0.125", 
         "wce%": "4.30", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_280_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_280.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_280.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_280", 
        "params": {
         "area": "284.4", 
         "delay": "0.93", 
         "ep%": "98.77", 
         "mae%": "0.85", 
         "mre%": "9.99", 
         "pwr": "0.125", 
         "wce%": "4.47", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_061_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_061.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_061.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_061", 
        "params": {
         "area": "310.7", 
         "delay": "0.90", 
         "ep%": "98.98", 
         "mae%": "0.94", 
         "mre%": "10.02", 
         "pwr": "0.124", 
         "wce%": "4.30", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_151_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_151.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_151.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_151", 
        "params": {
         "area": "306.9", 
         "delay": "0.87", 
         "ep%": "99.06", 
         "mae%": "0.94", 
         "mre%": "9.90", 
         "pwr": "0.123", 
         "wce%": "4.29", 
         "wcre%": "606.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8_424_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8_424.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8_424.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8_424", 
        "params": {
         "area": "326.2", 
         "delay": "0.92", 
         "ep%": "99.08", 
         "mae%": "0.99", 
         "mre%": "9.78", 
         "pwr": "0.122", 
         "wce%": "4.81", 
         "wcre%": "253.12"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned multiplier", 
    "folder": "multiplers/8x8_unsigned", 
    "items": 551
   }, 
   {
    "bitwidth": 11, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1081.7", 
         "delay": "2.38", 
         "ep%": "99.75", 
         "mae%": "0.019", 
         "mre%": "0.84", 
         "pwr": "0.728", 
         "wce%": "0.094", 
         "wcre%": "3740.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_005.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_005.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_005", 
        "params": {
         "area": "1147.0", 
         "delay": "1.84", 
         "ep%": "99.59", 
         "mae%": "0.018", 
         "mre%": "0.64", 
         "pwr": "0.784", 
         "wce%": "0.098", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_02M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_02M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_02M", 
        "params": {
         "area": "1027.8", 
         "delay": "1.80", 
         "ep%": "99.82", 
         "mae%": "0.10", 
         "mre%": "2.28", 
         "pwr": "0.640", 
         "wce%": "0.50", 
         "wcre%": "4166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0AG", 
        "params": {
         "area": "1222.5", 
         "delay": "2.08", 
         "ep%": "98.28", 
         "mae%": "0.10", 
         "mre%": "1.84", 
         "pwr": "0.834", 
         "wce%": "0.20", 
         "wcre%": "220.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "11-bit unsigned multiplier", 
    "folder": "multiplers/11x11_unsigned", 
    "items": 34
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EC", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ED_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ED", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EF", 
        "params": {
         "area": "1469.4", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.090", 
         "wce%": "0.00077", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EH", 
        "params": {
         "area": "1337.0", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.009", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_0UD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_0UD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_0UD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_0UD", 
        "params": {
         "area": "1131.5", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.817", 
         "wce%": "0.025", 
         "wcre%": "3601.79"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DH", 
        "params": {
         "area": "768.7", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.511", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33U", 
        "params": {
         "area": "542.0", 
         "delay": "1.22", 
         "ep%": "99.86", 
         "mae%": "0.38", 
         "mre%": "5.01", 
         "pwr": "0.273", 
         "wce%": "1.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2Z6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2Z6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2Z6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2Z6", 
        "params": {
         "area": "195.2", 
         "delay": "0.89", 
         "ep%": "99.95", 
         "mae%": "2.72", 
         "mre%": "26.78", 
         "pwr": "0.069", 
         "wce%": "10.89", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_08N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_08N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_08N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_08N", 
        "params": {
         "area": "1598.9", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.156", 
         "wce%": "0.000006", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EC", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ED_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ED", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EF", 
        "params": {
         "area": "1469.4", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.090", 
         "wce%": "0.00077", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EH", 
        "params": {
         "area": "1337.0", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.009", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_0UD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_0UD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_0UD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_0UD", 
        "params": {
         "area": "1131.5", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.817", 
         "wce%": "0.025", 
         "wcre%": "3601.79"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DH", 
        "params": {
         "area": "768.7", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.511", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CS", 
        "params": {
         "area": "461.3", 
         "delay": "1.48", 
         "ep%": "99.94", 
         "mae%": "0.48", 
         "mre%": "7.43", 
         "pwr": "0.237", 
         "wce%": "1.90", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33E_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33E", 
        "params": {
         "area": "167.5", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.055", 
         "wce%": "12.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_08N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_08N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_08N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_08N", 
        "params": {
         "area": "1598.9", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.156", 
         "wce%": "0.000006", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ED_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ED", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EE", 
        "params": {
         "area": "1514.9", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.120", 
         "wce%": "0.00029", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EG", 
        "params": {
         "area": "1405.1", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.053", 
         "wce%": "0.0019", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ER_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ER.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ER.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ER", 
        "params": {
         "area": "1274.6", 
         "delay": "2.22", 
         "ep%": "96.86", 
         "mae%": "0.0071", 
         "mre%": "0.16", 
         "pwr": "0.925", 
         "wce%": "0.028", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CN", 
        "params": {
         "area": "993.5", 
         "delay": "2.31", 
         "ep%": "99.68", 
         "mae%": "0.031", 
         "mre%": "0.87", 
         "pwr": "0.670", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DU", 
        "params": {
         "area": "617.6", 
         "delay": "1.80", 
         "ep%": "99.90", 
         "mae%": "0.18", 
         "mre%": "3.29", 
         "pwr": "0.369", 
         "wce%": "0.73", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_35U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35U", 
        "params": {
         "area": "267.0", 
         "delay": "0.81", 
         "ep%": "99.95", 
         "mae%": "1.53", 
         "mre%": "15.79", 
         "pwr": "0.106", 
         "wce%": "6.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EQ", 
        "params": {
         "area": "1474.5", 
         "delay": "2.18", 
         "ep%": "49.99", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.039", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EP", 
        "params": {
         "area": "1472.7", 
         "delay": "2.19", 
         "ep%": "62.49", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.034", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2FN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2FN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2FN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2FN", 
        "params": {
         "area": "1344.1", 
         "delay": "2.08", 
         "ep%": "74.98", 
         "mae%": "0.018", 
         "mre%": "0.32", 
         "pwr": "0.906", 
         "wce%": "0.073", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2PM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2PM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2PM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2PM", 
        "params": {
         "area": "1213.6", 
         "delay": "1.98", 
         "ep%": "87.48", 
         "mae%": "0.043", 
         "mre%": "0.69", 
         "pwr": "0.790", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EC", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EE", 
        "params": {
         "area": "1514.9", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.120", 
         "wce%": "0.00029", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EG", 
        "params": {
         "area": "1405.1", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.053", 
         "wce%": "0.0019", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EJ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EJ", 
        "params": {
         "area": "1245.5", 
         "delay": "2.45", 
         "ep%": "98.05", 
         "mae%": "0.0027", 
         "mre%": "0.12", 
         "pwr": "0.941", 
         "wce%": "0.011", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CP", 
        "params": {
         "area": "1049.8", 
         "delay": "2.61", 
         "ep%": "99.41", 
         "mae%": "0.014", 
         "mre%": "0.46", 
         "pwr": "0.780", 
         "wce%": "0.055", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2QN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2QN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2QN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2QN", 
        "params": {
         "area": "746.2", 
         "delay": "2.03", 
         "ep%": "99.84", 
         "mae%": "0.092", 
         "mre%": "1.89", 
         "pwr": "0.482", 
         "wce%": "0.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2J4_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2J4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2J4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2J4", 
        "params": {
         "area": "420.5", 
         "delay": "1.50", 
         "ep%": "99.94", 
         "mae%": "0.52", 
         "mre%": "7.84", 
         "pwr": "0.220", 
         "wce%": "2.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33E_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33E", 
        "params": {
         "area": "167.5", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.055", 
         "wce%": "12.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit unsigned multiplier", 
    "folder": "multiplers/12x12_unsigned", 
    "items": 47
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_AQ1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_AQ1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_AQ1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_AQ1", 
        "params": {
         "area": "3118.5", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.188", 
         "wce%": "0.000000093", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_5FA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_5FA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_5FA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_5FA", 
        "params": {
         "area": "3019.9", 
         "delay": "3.11", 
         "ep%": "98.12", 
         "mae%": "0.00000057", 
         "mre%": "0.000071", 
         "pwr": "2.135", 
         "wce%": "0.0000018", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_DAE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_DAE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_DAE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_DAE", 
        "params": {
         "area": "2800.8", 
         "delay": "2.79", 
         "ep%": "98.71", 
         "mae%": "0.0000045", 
         "mre%": "0.0005", 
         "pwr": "1.952", 
         "wce%": "0.000021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_CK3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_CK3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_CK3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_CK3", 
        "params": {
         "area": "1900.2", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.231", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_8VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_8VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_8VH", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPF", 
        "params": {
         "area": "746.2", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.10", 
         "mre%": "2.07", 
         "pwr": "0.482", 
         "wce%": "0.41", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_HGP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGP", 
        "params": {
         "area": "269.4", 
         "delay": "0.81", 
         "ep%": "100.00", 
         "mae%": "1.54", 
         "mre%": "15.90", 
         "pwr": "0.106", 
         "wce%": "6.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_CG0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_CG0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_CG0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_CG0", 
        "params": {
         "area": "3128.4", 
         "delay": "3.15", 
         "ep%": "90.62", 
         "mae%": "0.00000011", 
         "mre%": "0.000015", 
         "pwr": "2.176", 
         "wce%": "0.00000023", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_C9H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_C9H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_C9H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_C9H", 
        "params": {
         "area": "2992.3", 
         "delay": "3.09", 
         "ep%": "97.72", 
         "mae%": "0.00000086", 
         "mre%": "0.00013", 
         "pwr": "2.106", 
         "wce%": "0.0000027", 
         "wcre%": "8300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_42C_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_42C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_42C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_42C", 
        "params": {
         "area": "2782.9", 
         "delay": "2.52", 
         "ep%": "98.99", 
         "mae%": "0.0000086", 
         "mre%": "0.00091", 
         "pwr": "1.893", 
         "wce%": "0.000037", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_CK3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_CK3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_CK3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_CK3", 
        "params": {
         "area": "1900.2", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.231", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_8VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_8VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_8VH", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPE", 
        "params": {
         "area": "642.0", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.401", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_H6G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_H6G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_H6G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_H6G", 
        "params": {
         "area": "244.0", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.101", 
         "wce%": "7.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_AQ1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_AQ1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_AQ1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_AQ1", 
        "params": {
         "area": "3118.5", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.188", 
         "wce%": "0.000000093", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_9JY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9JY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9JY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9JY", 
        "params": {
         "area": "3064.1", 
         "delay": "3.12", 
         "ep%": "91.60", 
         "mae%": "0.00000029", 
         "mre%": "0.000038", 
         "pwr": "2.149", 
         "wce%": "0.000001", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_A7Z_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_A7Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_A7Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_A7Z", 
        "params": {
         "area": "2889.5", 
         "delay": "2.90", 
         "ep%": "99.11", 
         "mae%": "0.000003", 
         "mre%": "0.00034", 
         "pwr": "2.002", 
         "wce%": "0.000012", 
         "wcre%": "7900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_EHF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_EHF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_EHF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_EHF", 
        "params": {
         "area": "2589.1", 
         "delay": "2.32", 
         "ep%": "99.26", 
         "mae%": "0.000026", 
         "mre%": "0.0024", 
         "pwr": "1.783", 
         "wce%": "0.00011", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_3BB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_3BB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_3BB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_3BB", 
        "params": {
         "area": "1599.4", 
         "delay": "1.89", 
         "ep%": "99.99", 
         "mae%": "0.0031", 
         "mre%": "0.17", 
         "pwr": "0.984", 
         "wce%": "0.018", 
         "wcre%": "162.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_6NY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_6NY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_6NY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_6NY", 
        "params": {
         "area": "872.9", 
         "delay": "1.64", 
         "ep%": "100.00", 
         "mae%": "0.048", 
         "mre%": "1.34", 
         "pwr": "0.512", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGK_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_HGK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGK.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGK", 
        "params": {
         "area": "385.8", 
         "delay": "1.01", 
         "ep%": "100.00", 
         "mae%": "0.77", 
         "mre%": "9.15", 
         "pwr": "0.176", 
         "wce%": "3.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_FGN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_FGN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_FGN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_FGN", 
        "params": {
         "area": "3084.2", 
         "delay": "3.12", 
         "ep%": "37.50", 
         "mae%": "0.0000015", 
         "mre%": "0.00011", 
         "pwr": "2.184", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_60L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_60L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_60L", 
        "params": {
         "area": "3052.3", 
         "delay": "3.13", 
         "ep%": "47.90", 
         "mae%": "0.00029", 
         "mre%": "0.012", 
         "pwr": "2.173", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_34S.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_34S.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_34S", 
        "params": {
         "area": "3086.1", 
         "delay": "3.03", 
         "ep%": "56.25", 
         "mae%": "0.00038", 
         "mre%": "0.014", 
         "pwr": "2.153", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPK_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPK.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPK", 
        "params": {
         "area": "2507.9", 
         "delay": "2.95", 
         "ep%": "81.25", 
         "mae%": "0.0011", 
         "mre%": "0.027", 
         "pwr": "2.039", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GZ7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GZ7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GZ7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GZ7", 
        "params": {
         "area": "2332.4", 
         "delay": "2.84", 
         "ep%": "90.62", 
         "mae%": "0.0027", 
         "mre%": "0.058", 
         "pwr": "1.859", 
         "wce%": "0.011", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_52B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_52B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_52B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_52B", 
        "params": {
         "area": "3109.1", 
         "delay": "3.11", 
         "ep%": "71.09", 
         "mae%": "0.000000068", 
         "mre%": "0.0000097", 
         "pwr": "2.180", 
         "wce%": "0.00000021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_C37_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_C37.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_C37.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_C37", 
        "params": {
         "area": "2977.2", 
         "delay": "3.02", 
         "ep%": "98.37", 
         "mae%": "0.00000096", 
         "mre%": "0.00013", 
         "pwr": "2.087", 
         "wce%": "0.0000032", 
         "wcre%": "7900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_679_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_679.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_679.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_679", 
        "params": {
         "area": "2685.3", 
         "delay": "2.62", 
         "ep%": "99.15", 
         "mae%": "0.000011", 
         "mre%": "0.0011", 
         "pwr": "1.855", 
         "wce%": "0.000051", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_94L_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_94L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_94L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_94L", 
        "params": {
         "area": "2044.7", 
         "delay": "2.90", 
         "ep%": "99.98", 
         "mae%": "0.0013", 
         "mre%": "0.083", 
         "pwr": "1.230", 
         "wce%": "0.0062", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_8VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_8VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_8VH", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPE", 
        "params": {
         "area": "642.0", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.401", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_H6G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_H6G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_H6G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_H6G", 
        "params": {
         "area": "244.0", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.101", 
         "wce%": "7.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_G24.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_G24.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_G24", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "15.62", 
         "mre%": "79.49", 
         "pwr": "0.00063", 
         "wce%": "62.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit unsigned multiplier", 
    "folder": "multiplers/16x16_unsigned", 
    "items": 47
   }
  ], 
  "description": "Multipliers (unsigned)", 
  "folder": "multiplers", 
  "id": 1, 
  "items": 726
 }, 
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR6", 
        "params": {
         "area": "635.0", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.363", 
         "wce%": "0.21", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2H", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KX2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KX2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KX2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KX2", 
        "params": {
         "area": "641.1", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.391", 
         "wce%": "0.075", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR6", 
        "params": {
         "area": "635.0", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.363", 
         "wce%": "0.21", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2H", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KRC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KRC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KRC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KRC", 
        "params": {
         "area": "599.8", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.351", 
         "wce%": "0.25", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVL", 
        "params": {
         "area": "543.0", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.289", 
         "wce%": "0.69", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR8", 
        "params": {
         "area": "652.8", 
         "delay": "1.37", 
         "ep%": "49.80", 
         "mae%": "0.049", 
         "mre%": "2.40", 
         "pwr": "0.369", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2H", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KTY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KTY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KTY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KTY", 
        "params": {
         "area": "482.4", 
         "delay": "1.19", 
         "ep%": "87.16", 
         "mae%": "0.34", 
         "mre%": "15.72", 
         "pwr": "0.237", 
         "wce%": "1.37", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KX2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KX2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KX2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KX2", 
        "params": {
         "area": "641.1", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.391", 
         "wce%": "0.075", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KRC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KRC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KRC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KRC", 
        "params": {
         "area": "599.8", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.351", 
         "wce%": "0.25", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVL", 
        "params": {
         "area": "543.0", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.289", 
         "wce%": "0.69", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "8-bit signed multiplier", 
    "folder": "multiplers/8x8_signed", 
    "items": 39
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KP", 
        "params": {
         "area": "1605.9", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.189", 
         "wce%": "0.0001", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K5", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2JL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2JL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2JL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2JL", 
        "params": {
         "area": "1395.2", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.948", 
         "wce%": "0.037", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K5", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2JL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2JL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2JL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2JL", 
        "params": {
         "area": "1395.2", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.948", 
         "wce%": "0.037", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KP", 
        "params": {
         "area": "1605.9", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.189", 
         "wce%": "0.0001", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_35J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_35J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_35J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_35J", 
        "params": {
         "area": "1385.4", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.965", 
         "wce%": "0.024", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36D", 
        "params": {
         "area": "1145.1", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.756", 
         "wce%": "0.073", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2R1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2R1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2R1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2R1", 
        "params": {
         "area": "1528.0", 
         "delay": "2.24", 
         "ep%": "49.99", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.093", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K0", 
        "params": {
         "area": "1524.3", 
         "delay": "2.26", 
         "ep%": "62.49", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.091", 
         "wce%": "0.012", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_35J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_35J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_35J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_35J", 
        "params": {
         "area": "1385.4", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.965", 
         "wce%": "0.024", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2J2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2J2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2J2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2J2", 
        "params": {
         "area": "1300.4", 
         "delay": "1.99", 
         "ep%": "87.48", 
         "mae%": "0.021", 
         "mre%": "1.45", 
         "pwr": "0.850", 
         "wce%": "0.085", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K5", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36D", 
        "params": {
         "area": "1145.1", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.756", 
         "wce%": "0.073", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit signed multiplier", 
    "folder": "multiplers/12x12_signed", 
    "items": 41
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFZ", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HHP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HHP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HHP", 
        "params": {
         "area": "2031.1", 
         "delay": "2.67", 
         "ep%": "93.75", 
         "mae%": "0.00089", 
         "mre%": "0.098", 
         "pwr": "1.775", 
         "wce%": "0.0046", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GK2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GK2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GK2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GK2", 
        "params": {
         "area": "2640.3", 
         "delay": "2.95", 
         "ep%": "92.19", 
         "mae%": "0.00057", 
         "mre%": "0.052", 
         "pwr": "2.124", 
         "wce%": "0.0023", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFZ", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_G80_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_G80.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_G80.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_G80", 
        "params": {
         "area": "2764.2", 
         "delay": "3.09", 
         "ep%": "50.00", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.326", 
         "wce%": "0.00076", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_G7Z_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_G7Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_G7Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_G7Z", 
        "params": {
         "area": "2760.4", 
         "delay": "3.11", 
         "ep%": "62.50", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.325", 
         "wce%": "0.00076", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_G7F_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_G7F.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_G7F.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_G7F", 
        "params": {
         "area": "2495.7", 
         "delay": "2.87", 
         "ep%": "87.50", 
         "mae%": "0.0013", 
         "mre%": "0.12", 
         "pwr": "1.961", 
         "wce%": "0.0053", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFZ", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit signed multiplier", 
    "folder": "multiplers/16x16_signed", 
    "items": 22
   }
  ], 
  "description": "Multipliers (signed)", 
  "folder": "multiplers", 
  "id": 2, 
  "items": 102
 }
]