#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue May  8 18:13:28 2018
# Process ID: 15960
# Current directory: /home/adosid/SoC_Design/vivado
# Command line: vivado
# Log file: /home/adosid/SoC_Design/vivado/vivado.log
# Journal file: /home/adosid/SoC_Design/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/adosid/SoC_Design/vivado/soc_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adosid/SoC_Design/IPs/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adosid/SoC_Design/IPs/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adosid/SoC_Design/IPs/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'soc_project_auto_pc_0' generated file not found '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6110.492 ; gain = 57.207 ; free physical = 6506 ; free virtual = 15279
update_compile_order -fileset sources_1
file copy -force /home/adosid/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper.sysdef /home/adosid/SoC_Design/vivado/soc_project.sdk/soc_project_wrapper.hdf

launch_sdk -workspace /home/adosid/SoC_Design/vivado/soc_project.sdk -hwspec /home/adosid/SoC_Design/vivado/soc_project.sdk/soc_project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/adosid/SoC_Design/vivado/soc_project.sdk -hwspec /home/adosid/SoC_Design/vivado/soc_project.sdk/soc_project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FILTER_IIR_0/FILTER_DONE(undef) and /processing_system7_0/IRQ_F2P(intr)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <soc_project> from BD file </home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6227.250 ; gain = 69.109 ; free physical = 5966 ; free virtual = 14865
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
save_bd_design
Wrote  : </home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'soc_project.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/synth/soc_project.vhd
VHDL Output written to : /home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/sim/soc_project.vhd
VHDL Output written to : /home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/hdl/soc_project_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_auto_pc_0/soc_project_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/hw_handoff/soc_project.hwh
Generated Block Design Tcl file /home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/hw_handoff/soc_project_bd.tcl
Generated Hardware Definition File /home/adosid/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/synth/soc_project.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP soc_project_auto_pc_0, cache-ID = 6ad8981a62bd9ad5; cache size = 10.797 MB.
[Tue May  8 18:20:36 2018] Launched synth_1...
Run output will be captured here: /home/adosid/SoC_Design/vivado/soc_project.runs/synth_1/runme.log
[Tue May  8 18:20:36 2018] Launched impl_1...
Run output will be captured here: /home/adosid/SoC_Design/vivado/soc_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6444.605 ; gain = 146.664 ; free physical = 6056 ; free virtual = 14766
file mkdir /home/adosid/SoC_Design/vivado/soc_project.sdk
file copy -force /home/adosid/SoC_Design/vivado/soc_project.runs/impl_1/soc_project_wrapper.sysdef /home/adosid/SoC_Design/vivado/soc_project.sdk/soc_project_wrapper.hdf

launch_sdk -workspace /home/adosid/SoC_Design/vivado/soc_project.sdk -hwspec /home/adosid/SoC_Design/vivado/soc_project.sdk/soc_project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/adosid/SoC_Design/vivado/soc_project.sdk -hwspec /home/adosid/SoC_Design/vivado/soc_project.sdk/soc_project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
