Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Michael\Desktop\Lab7\nios_system.qsys --block-symbol-file --output-directory=C:\Users\Michael\Desktop\Lab7\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab7/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.switches: switches.s1 must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Michael\Desktop\Lab7\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Michael\Desktop\Lab7\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab7/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.switches: switches.s1 must be connected to an Avalon-MM master
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: led: Starting RTL generation for module 'nios_system_led'
Info: led:   Generation command is [exec F:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I F:/altera/15.0/quartus/bin64/perl/lib -I F:/altera/15.0/quartus/sopc_builder/bin/europa -I F:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I F:/altera/15.0/quartus/sopc_builder/bin -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_led --dir=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0001_led_gen/ --quartus_dir=F:/altera/15.0/quartus --verilog --config=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0001_led_gen//nios_system_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_system_led'
Info: led: "nios_system" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "nios_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec F:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I F:/altera/15.0/quartus/bin64/perl/lib -I F:/altera/15.0/quartus/sopc_builder/bin/europa -I F:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I F:/altera/15.0/quartus/sopc_builder/bin -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0002_onchip_memory2_0_gen/ --quartus_dir=F:/altera/15.0/quartus --verilog --config=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0002_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec F:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I F:/altera/15.0/quartus/bin64/perl/lib -I F:/altera/15.0/quartus/sopc_builder/bin/europa -I F:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I F:/altera/15.0/quartus/sopc_builder/bin -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0003_sdram_gen/ --quartus_dir=F:/altera/15.0/quartus --verilog --config=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0003_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "nios_system" instantiated altpll "sdram_pll"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec F:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I F:/altera/15.0/quartus/bin64/perl/lib -I F:/altera/15.0/quartus/sopc_builder/bin/europa -I F:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I F:/altera/15.0/quartus/sopc_builder/bin -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0006_switches_gen/ --quartus_dir=F:/altera/15.0/quartus --verilog --config=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0006_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec F:/altera/15.0/quartus/bin64/eperlcmd.exe -I F:/altera/15.0/quartus/bin64/perl/lib -I F:/altera/15.0/quartus/sopc_builder/bin/europa -I F:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I F:/altera/15.0/quartus/sopc_builder/bin -I F:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0010_cpu_gen/ --quartus_bindir=F:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Michael/AppData/Local/Temp/alt7083_6113685537564774738.dir/0010_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.10.08 22:21:53 (*) Starting Nios II generation
Info: cpu: # 2016.10.08 22:21:53 (*)   Checking for plaintext license.
Info: cpu: # 2016.10.08 22:21:59 (*)   Couldn't query license setup in Quartus directory F:/altera/15.0/quartus/bin64
Info: cpu: # 2016.10.08 22:21:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.10.08 22:21:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.10.08 22:21:59 (*)   Plaintext license not found.
Info: cpu: # 2016.10.08 22:21:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.10.08 22:21:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.10.08 22:21:59 (*)   Creating all objects for CPU
Info: cpu: # 2016.10.08 22:22:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.10.08 22:22:03 (*)   Creating plain-text RTL
Info: cpu: # 2016.10.08 22:22:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/Michael/Desktop/Lab7/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Michael/Desktop/Lab7/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Michael/Desktop/Lab7/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 32 modules, 47 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
