<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv</a>
defines: 
time_elapsed: 1.164s
ram usage: 40360 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpedtjsb47/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv:1</a>: No timescale set for &#34;ram_model&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv:1</a>: Compile module &#34;work@ram_model&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv:1</a>: Implicit port type (wire) for &#34;data&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv:1</a>: Top level module &#34;work@ram_model&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpedtjsb47/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ram_model
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpedtjsb47/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpedtjsb47/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ram_model)
 |vpiName:work@ram_model
 |uhdmallPackages:
 \_package: builtin, parent:work@ram_model
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ram_model, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv</a>, line:1, parent:work@ram_model
   |vpiDefName:work@ram_model
   |vpiFullName:work@ram_model
   |vpiPort:
   \_port: (address), line:1
     |vpiName:address
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (address), line:1
         |vpiName:address
         |vpiFullName:work@ram_model.address
   |vpiPort:
   \_port: (write), line:1
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:1
         |vpiName:write
         |vpiFullName:work@ram_model.write
   |vpiPort:
   \_port: (chip_select), line:1
     |vpiName:chip_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (chip_select), line:1
         |vpiName:chip_select
         |vpiFullName:work@ram_model.chip_select
   |vpiPort:
   \_port: (data), line:1
     |vpiName:data
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:1
         |vpiName:data
         |vpiFullName:work@ram_model.data
   |vpiTaskFunc:
   \_function: (clogb2), line:9
     |vpiName:clogb2
     |vpiFullName:work@ram_model.clogb2
     |vpiReturn:
     \_int_var: , line:9
     |vpiIODecl:
     \_io_decl: (value)
       |vpiName:value
       |vpiDirection:1
       |vpiExpr:
       \_logic_var: , line:9, parent:value
         |vpiFullName:value
     |vpiStmt:
     \_begin: , parent:clogb2
       |vpiFullName:work@ram_model.clogb2
       |vpiStmt:
       \_assignment: , line:10
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (value), line:10
           |vpiName:value
           |vpiFullName:work@ram_model.clogb2.value
         |vpiRhs:
         \_operation: , line:10
           |vpiOpType:11
           |vpiOperand:
           \_ref_obj: (value), line:10
             |vpiName:value
             |vpiFullName:work@ram_model.clogb2.value
           |vpiOperand:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_for_stmt: , line:11
         |vpiFullName:work@ram_model.clogb2
         |vpiCondition:
         \_operation: , line:11
           |vpiOpType:18
           |vpiOperand:
           \_ref_obj: (value), line:11
             |vpiName:value
             |vpiFullName:work@ram_model.clogb2.value
           |vpiOperand:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:11
             |vpiFullName:work@ram_model.clogb2
         |vpiForIncStmt:
         \_operation: , line:11
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (clogb2), line:11
             |vpiName:clogb2
         |vpiStmt:
         \_assignment: , line:12
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (value), line:12
             |vpiName:value
             |vpiFullName:work@ram_model.clogb2.value
           |vpiRhs:
           \_operation: , line:12
             |vpiOpType:23
             |vpiOperand:
             \_ref_obj: (value), line:12
               |vpiName:value
               |vpiFullName:work@ram_model.clogb2.value
             |vpiOperand:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
   |vpiNet:
   \_logic_net: (data_store), line:14
     |vpiName:data_store
     |vpiFullName:work@ram_model.data_store
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (address), line:1
   |vpiNet:
   \_logic_net: (write), line:1
   |vpiNet:
   \_logic_net: (chip_select), line:1
   |vpiNet:
   \_logic_net: (data), line:1
   |vpiParamAssign:
   \_param_assign: , line:2
     |vpiRhs:
     \_constant: , line:2
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (data_width), line:2
       |vpiName:data_width
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:256
       |vpiSize:32
       |INT:256
     |vpiLhs:
     \_parameter: (ram_depth), line:3
       |vpiName:ram_depth
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:4
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (addr_width), line:4
       |vpiName:addr_width
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (data_width), line:2
   |vpiParameter:
   \_parameter: (ram_depth), line:3
   |vpiParameter:
   \_parameter: (addr_width), line:4
 |uhdmtopModules:
 \_module: work@ram_model (work@ram_model), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p328.sv</a>, line:1
   |vpiDefName:work@ram_model
   |vpiName:work@ram_model
   |vpiPort:
   \_port: (address), line:1, parent:work@ram_model
     |vpiName:address
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (address), line:1, parent:work@ram_model
         |vpiName:address
         |vpiFullName:work@ram_model.address
         |vpiRange:
         \_range: , line:5
           |vpiLeftRange:
           \_constant: , line:5
             |vpiDecompile:-1
             |INT:-1
           |vpiRightRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (write), line:1, parent:work@ram_model
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:1, parent:work@ram_model
         |vpiName:write
         |vpiFullName:work@ram_model.write
   |vpiPort:
   \_port: (chip_select), line:1, parent:work@ram_model
     |vpiName:chip_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (chip_select), line:1, parent:work@ram_model
         |vpiName:chip_select
         |vpiFullName:work@ram_model.chip_select
   |vpiPort:
   \_port: (data), line:1, parent:work@ram_model
     |vpiName:data
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:1, parent:work@ram_model
         |vpiName:data
         |vpiFullName:work@ram_model.data
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (address), line:1, parent:work@ram_model
   |vpiNet:
   \_logic_net: (write), line:1, parent:work@ram_model
   |vpiNet:
   \_logic_net: (chip_select), line:1, parent:work@ram_model
   |vpiNet:
   \_logic_net: (data), line:1, parent:work@ram_model
   |vpiArrayNet:
   \_array_net: (data_store), line:14, parent:work@ram_model
     |vpiName:data_store
     |vpiFullName:work@ram_model.data_store
     |vpiSize:256
     |vpiNet:
     \_logic_net: , parent:data_store
       |vpiFullName:work@ram_model.data_store
       |vpiNetType:36
       |vpiRange:
       \_range: , line:14
         |vpiLeftRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:14
       |vpiLeftRange:
       \_constant: , line:14
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:14
         |vpiConstType:7
         |vpiDecompile:255
         |vpiSize:32
         |INT:255
   |vpiParameter:
   \_parameter: (addr_width), line:4
     |vpiName:addr_width
     |INT:0
   |vpiParameter:
   \_parameter: (data_width), line:2
     |vpiName:data_width
     |INT:8
   |vpiParameter:
   \_parameter: (ram_depth), line:3
     |vpiName:ram_depth
     |INT:256
Object: \work_ram_model of type 3000
Object: \work_ram_model of type 32
Object: \address of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \write of type 44
Object: \chip_select of type 44
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \addr_width of type 41
Object: \data_width of type 41
Object: \ram_depth of type 41
Object: \address of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \write of type 36
Object: \chip_select of type 36
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data_store of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ram_model of type 32
Object: \address of type 44
Object: \write of type 44
Object: \chip_select of type 44
Object: \data of type 44
Object: \data_width of type 41
Object: \ram_depth of type 41
Object: \addr_width of type 41
Object:  of type 40
Object: \data_width of type 41
Object:  of type 7
Object:  of type 40
Object: \ram_depth of type 41
Object:  of type 7
Object:  of type 40
Object: \addr_width of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object: \data_store of type 36
Object: \address of type 36
Object: \write of type 36
Object: \chip_select of type 36
Object: \data of type 36
Object: \clogb2 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \value of type 608
Object:  of type 39
Object: \value of type 608
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \value of type 608
Object:  of type 7
Object:  of type 39
Object: \clogb2 of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>