
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003589                       # Number of seconds simulated
sim_ticks                                  3588791238                       # Number of ticks simulated
final_tick                               533160135492                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 374369                       # Simulator instruction rate (inst/s)
host_op_rate                                   473802                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 331499                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913572                       # Number of bytes of host memory used
host_seconds                                 10825.94                       # Real time elapsed on the host
sim_insts                                  4052894504                       # Number of instructions simulated
sim_ops                                    5129351853                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       339200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       135424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       231168                       # Number of bytes read from this memory
system.physmem.bytes_read::total               910848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       361984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            361984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2650                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1058                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1806                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7116                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2828                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2828                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1604997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     94516504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1604997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50896246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1462331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37735268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1569331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64413889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               253803562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1604997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1604997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1462331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1569331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6241656                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         100865159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              100865159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         100865159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1604997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     94516504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1604997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50896246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1462331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37735268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1569331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64413889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              354668721                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8606215                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087994                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534519                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206766                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251600                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192953                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299730                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8795                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16807405                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087994                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492683                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039976                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        720785                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634427                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8469964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.435211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4871736     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354521      4.19%     61.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334711      3.95%     65.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315666      3.73%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261082      3.08%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188878      2.23%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135514      1.60%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209441      2.47%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798415     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8469964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358810                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.952938                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476844                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       687127                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438489                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41335                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826166                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497132                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19981351                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10504                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826166                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660342                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         331749                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74206                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289668                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287830                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19381324                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155812                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26877021                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90285778                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90285778                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10081849                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3616                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704179                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23425                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412283                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18060156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3503                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14616833                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23776                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5727231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17495237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          250                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8469964                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.725726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2989267     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712182     20.21%     55.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352424     15.97%     71.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817436      9.65%     81.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836752      9.88%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379449      4.48%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244286      2.88%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67818      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70350      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8469964                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64219     58.23%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21497     19.49%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24570     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020113     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200582      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545772     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848772      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14616833                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.698404                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110286                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007545                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37837691                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23791115                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14727119                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45048                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668051                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234310                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826166                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         245182                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14166                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18063660                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900413                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016280                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1881                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1397                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          236                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238845                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14373303                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1467374                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243529                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2302249                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019253                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834875                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.670107                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14252722                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241885                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205717                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24914081                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.654837                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369499                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5825290                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205921                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7643798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.601192                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3054214     39.96%     39.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049202     26.81%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850815     11.13%     77.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429683      5.62%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450447      5.89%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226118      2.96%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155119      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89382      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338818      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7643798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338818                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25369305                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36955718                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 136251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860622                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860622                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161951                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161951                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64970787                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19490313                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18745352                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8606215                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3232242                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2633077                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214392                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1356883                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258711                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346031                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9643                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3333588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17668687                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3232242                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1604742                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3701845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1153198                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        504335                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1635929                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8475487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.582072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.371817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4773642     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257228      3.03%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269677      3.18%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425038      5.01%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201199      2.37%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285047      3.36%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192594      2.27%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141466      1.67%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1929596     22.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8475487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375571                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053015                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3509950                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       458610                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3542563                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29732                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        934631                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       548631                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1090                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21107384                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4115                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        934631                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3686633                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104397                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       125954                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3393835                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       230029                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20347912                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133260                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28486176                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94878605                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94878605                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17397801                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11088238                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3504                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1791                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600102                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1892855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10418                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       347298                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19069359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15157965                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27612                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6556700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20239114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8475487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788448                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2933542     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1833923     21.64%     56.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1211327     14.29%     70.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808935      9.54%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       739203      8.72%     88.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       413589      4.88%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       373645      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82628      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78695      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8475487                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114087     78.02%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16120     11.02%     89.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16021     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12650026     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201631      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1505240      9.93%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       799356      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15157965                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761281                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             146228                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009647                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38965257                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25629697                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14725698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15304193                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21295                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       753982                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259088                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        934631                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62875                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12966                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19072877                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49080                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1892855                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980111                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1777                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249695                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14884971                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404583                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       272994                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2175884                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2115622                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771301                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729561                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14736862                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14725698                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9665442                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27478985                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711054                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351739                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10138673                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12483471                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6589341                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216335                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7540856                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2882257     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2135764     28.32%     66.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       849943     11.27%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426641      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393149      5.21%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180430      2.39%     91.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194234      2.58%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99756      1.32%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       378682      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7540856                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10138673                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12483471                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859880                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138865                       # Number of loads committed
system.switch_cpus1.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1802481                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11245895                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257417                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       378682                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26234817                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39081383                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 130728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10138673                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12483471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10138673                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848850                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848850                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178064                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178064                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66837926                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20418623                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19434857                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8606215                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3187589                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2595669                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215461                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1307606                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1243878                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337095                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9545                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3342375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17383725                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3187589                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1580973                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3856565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1107906                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        476173                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1637961                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8565615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4709050     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          398802      4.66%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          398723      4.65%     64.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          496824      5.80%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153710      1.79%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          193856      2.26%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162887      1.90%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150364      1.76%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1901399     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8565615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370382                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.019904                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3504738                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       448714                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3687413                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34556                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        890187                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       540719                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20740387                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1815                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        890187                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3663393                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52406                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       213073                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3561161                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185388                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20026862                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115259                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28110134                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93316316                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93316316                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17473876                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10636258                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3714                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1972                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           506836                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1858194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       962207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8608                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       292588                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18828927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15167856                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31490                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6268114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18935746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8565615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770784                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909892                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3038233     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1782545     20.81%     56.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188333     13.87%     70.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       828214      9.67%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       825676      9.64%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396939      4.63%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374169      4.37%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60458      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71048      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8565615                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95768     75.57%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15953     12.59%     88.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14999     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12677148     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189732      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1500192      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       799051      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15167856                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762431                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126720                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008355                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39059537                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25100881                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14745187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15294576                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18476                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       717629                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238125                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        890187                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          29039                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4670                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18832659                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40823                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1858194                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       962207                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1959                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3653                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121889                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251946                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14905709                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400697                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262147                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2172715                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2129557                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            772018                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731970                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14762189                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14745187                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9575660                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27023419                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.713318                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354347                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10164272                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12529471                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6303239                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3547                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217054                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7675428                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632413                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3018167     39.32%     39.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2097788     27.33%     66.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       853582     11.12%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       462994      6.03%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       407450      5.31%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165429      2.16%     91.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185852      2.42%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109848      1.43%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       374318      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7675428                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10164272                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12529471                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1864647                       # Number of memory references committed
system.switch_cpus2.commit.loads              1140565                       # Number of loads committed
system.switch_cpus2.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1818289                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11278956                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258950                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       374318                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26133638                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38556419                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  40600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10164272                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12529471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10164272                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846712                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846712                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181039                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181039                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66905818                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20490993                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19146970                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3542                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8606215                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3119195                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2538689                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209298                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1276598                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1207827                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329984                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9353                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3114222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17229407                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3119195                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537811                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3793126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1123359                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        646050                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525592                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8463541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.518860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.307128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4670415     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332003      3.92%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269057      3.18%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          653663      7.72%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172317      2.04%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236329      2.79%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163901      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           93795      1.11%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872061     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8463541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362435                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.001973                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3251073                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       632100                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3647147                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23388                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        909831                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531451                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20639185                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        909831                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3489440                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         108326                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       179485                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3427310                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349144                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19905498                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          242                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139804                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27835011                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92934344                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92934344                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17098508                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10736407                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4236                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2565                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           979418                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1869483                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19651                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       314482                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18799329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14917485                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30910                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6459297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19901757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8463541                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762558                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2959490     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1817729     21.48%     56.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1170599     13.83%     70.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       875905     10.35%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763468      9.02%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395133      4.67%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340450      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67530      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73237      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8463541                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88547     69.57%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19420     15.26%     84.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19312     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12398540     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208270      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1489798      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819210      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14917485                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733339                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127280                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008532                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38456699                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25263049                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14535592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15044765                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57377                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       736789                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          374                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       244634                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        909831                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59473                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8105                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18803573                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1869483                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970913                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2546                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246140                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14682190                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1396329                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235293                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194649                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2068607                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798320                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.705999                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14545508                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14535592                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9448785                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26853757                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688965                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351861                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10019991                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12315713                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6487990                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212784                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7553710                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630419                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145683                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2930683     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093320     27.71%     66.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844783     11.18%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       487652      6.46%     84.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386857      5.12%     89.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       161875      2.14%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       190508      2.52%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94236      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       363796      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7553710                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10019991                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12315713                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1858970                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132691                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766619                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11100306                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251113                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       363796                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25993448                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38517910                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 142674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10019991                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12315713                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10019991                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858904                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858904                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164274                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164274                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66056579                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20072360                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19032590                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           7120                       # number of replacements
system.l2.tagsinuse                       8187.096948                       # Cycle average of tags in use
system.l2.total_refs                           861081                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15306                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.257742                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            74.776879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     33.071547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1217.308692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.974145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    651.992505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.400442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    493.409227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     31.894339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    836.897795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1676.714516                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            973.435932                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            827.511782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1309.709148                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004037                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.148597                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003659                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.079589                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003711                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.060231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003893                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.102160                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.204677                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.118828                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.101015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.159877                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999401                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7720                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2904                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3741                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17462                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5271                       # number of Writeback hits
system.l2.Writeback_hits::total                  5271                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   194                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2946                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3793                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17656                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7768                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3144                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2946                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3793                       # number of overall hits
system.l2.overall_hits::total                   17656                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2650                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1058                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1805                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7115                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2650                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1058                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1806                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7116                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2650                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1427                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1058                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1806                       # number of overall misses
system.l2.overall_misses::total                  7116                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2052574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    129596168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2181305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     66007845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1787535                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     48355755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1932438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     82480287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       334393907                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        65401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         65401                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2052574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    129596168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2181305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     66007845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1787535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     48355755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1932438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     82545688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        334459308                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2052574                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    129596168                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2181305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     66007845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1787535                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     48355755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1932438                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     82545688                       # number of overall miss cycles
system.l2.overall_miss_latency::total       334459308                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24577                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5271                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5271                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               195                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10418                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4004                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24772                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10418                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4004                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24772                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.315778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.267037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.325460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.289498                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005128                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.254367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.312186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.264236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.322558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287260                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.254367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.312186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.264236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.322558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287260                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45612.755556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48904.214340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48473.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46256.373511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43598.414634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45704.872401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43919.045455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45695.449861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46998.440900                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        65401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        65401                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45612.755556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48904.214340                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48473.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46256.373511                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43598.414634                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45704.872401                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43919.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45706.361019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47001.026981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45612.755556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48904.214340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48473.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46256.373511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43598.414634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45704.872401                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43919.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45706.361019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47001.026981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2828                       # number of writebacks
system.l2.writebacks::total                      2828                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1058                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7115                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7116                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1797479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    114434571                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1922561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     57770258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1555709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     42247650                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1681269                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     71981337                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    293390834                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        60071                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        60071                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1797479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    114434571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1922561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57770258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1555709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     42247650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1681269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     72041408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    293450905                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1797479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    114434571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1922561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57770258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1555709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     42247650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1681269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     72041408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    293450905                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.315778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.325460                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.289498                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005128                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.254367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.312186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.264236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.322558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.254367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.312186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.264236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.322558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287260                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39943.977778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43182.856981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42723.577778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40483.712684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37944.121951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39931.616257                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38210.659091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39878.857064                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41235.535348                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        60071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        60071                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39943.977778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43182.856981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42723.577778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40483.712684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37944.121951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39931.616257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38210.659091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39890.037652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41238.182265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39943.977778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43182.856981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42723.577778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40483.712684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37944.121951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39931.616257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38210.659091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39890.037652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41238.182265                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               580.529648                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643061                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706376.594549                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.868643                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.661005                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067097                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863239                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930336                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634367                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634367                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634367                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634367                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634367                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634367                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3214390                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3214390                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3214390                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3214390                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3214390                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3214390                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634427                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634427                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634427                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634427                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53573.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53573.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53573.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53573.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53573.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53573.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2367974                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2367974                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2367974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2367974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2367974                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2367974                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51477.695652                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51477.695652                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51477.695652                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51477.695652                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51477.695652                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51477.695652                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10418                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174376355                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10674                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16336.551902                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.227065                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.772935                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899324                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100676                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131588                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1910075                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1910075                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1910075                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1910075                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37150                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37308                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37308                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37308                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37308                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1201098012                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1201098012                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4733162                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4733162                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1205831174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1205831174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1205831174                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1205831174                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947383                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947383                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947383                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947383                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031786                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031786                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019158                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32331.036662                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32331.036662                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29956.721519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29956.721519                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32320.981398                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32320.981398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32320.981398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32320.981398                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1356                       # number of writebacks
system.cpu0.dcache.writebacks::total             1356                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26780                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26780                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26890                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26890                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10370                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10370                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10418                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10418                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    209964233                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    209964233                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       986733                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       986733                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    210950966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    210950966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    210950966                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    210950966                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005350                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005350                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005350                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005350                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20247.274156                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20247.274156                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20556.937500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20556.937500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20248.700902                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20248.700902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20248.700902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20248.700902                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.627672                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004684438                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1973839.760314                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.627672                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065108                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1635875                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1635875                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1635875                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1635875                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1635875                       # number of overall hits
system.cpu1.icache.overall_hits::total        1635875                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3079387                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3079387                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3079387                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3079387                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3079387                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3079387                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635929                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635929                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635929                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635929                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57025.685185                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57025.685185                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57025.685185                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57025.685185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57025.685185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57025.685185                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2523572                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2523572                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2523572                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2523572                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2523572                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2523572                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53693.021277                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53693.021277                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53693.021277                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53693.021277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53693.021277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53693.021277                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4571                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153827149                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4827                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31868.064844                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.536563                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.463437                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884908                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115092                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1099919                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1099919                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717357                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1741                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1817276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1817276                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1817276                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1817276                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11413                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11579                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11579                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11579                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    416773862                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    416773862                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5970777                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5970777                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    422744639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    422744639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    422744639                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    422744639                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1111332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1111332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1828855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1828855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1828855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1828855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010270                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006331                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006331                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36517.467975                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36517.467975                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35968.536145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35968.536145                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36509.598325                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36509.598325                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36509.598325                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36509.598325                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          961                       # number of writebacks
system.cpu1.dcache.writebacks::total              961                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6894                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6894                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7008                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7008                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4519                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98789126                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98789126                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1350825                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1350825                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    100139951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    100139951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    100139951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    100139951                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002499                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21860.837796                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21860.837796                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25977.403846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25977.403846                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21907.668125                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21907.668125                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21907.668125                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21907.668125                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.095704                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007970657                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1976413.052941                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.095704                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814256                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1637909                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1637909                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1637909                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1637909                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1637909                       # number of overall hits
system.cpu2.icache.overall_hits::total        1637909                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2712966                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2712966                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2712966                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2712966                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2712966                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2712966                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1637961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1637961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1637961                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1637961                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1637961                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1637961                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52172.423077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52172.423077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52172.423077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52172.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52172.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52172.423077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2198568                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2198568                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2198568                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2198568                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2198568                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2198568                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52346.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52346.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52346.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52346.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52346.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52346.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4004                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148895291                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4260                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34951.946244                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.514940                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.485060                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097631                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097631                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720254                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720254                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1896                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1896                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1771                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1771                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817885                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817885                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817885                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817885                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7942                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7942                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8112                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8112                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8112                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8112                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    246306005                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    246306005                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6530483                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6530483                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    252836488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    252836488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    252836488                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    252836488                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1105573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1105573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720424                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720424                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825997                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825997                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825997                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825997                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007184                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007184                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000236                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004443                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004443                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004443                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004443                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31013.095568                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31013.095568                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38414.605882                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38414.605882                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31168.206114                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31168.206114                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31168.206114                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31168.206114                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          903                       # number of writebacks
system.cpu2.dcache.writebacks::total              903                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3980                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3980                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          128                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4108                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4108                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4108                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4108                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3962                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3962                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4004                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4004                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4004                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4004                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     81891432                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     81891432                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1245724                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1245724                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     83137156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     83137156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     83137156                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     83137156                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20669.215548                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20669.215548                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 29660.095238                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29660.095238                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20763.525475                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20763.525475                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20763.525475                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20763.525475                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.362709                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004742199                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935919.458574                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.362709                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064684                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824299                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525535                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525535                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525535                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525535                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525535                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525535                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2912218                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2912218                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2912218                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2912218                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2912218                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2912218                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525592                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525592                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525592                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525592                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525592                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525592                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51091.543860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51091.543860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51091.543860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51091.543860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51091.543860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51091.543860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2421135                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2421135                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2421135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2421135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2421135                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2421135                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        53803                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        53803                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        53803                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        53803                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        53803                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        53803                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5599                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158199045                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5855                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27019.478224                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.106340                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.893660                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883228                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116772                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1059567                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1059567                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722241                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722241                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1936                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1936                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1781808                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1781808                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1781808                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1781808                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14168                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          463                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          463                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14631                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14631                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14631                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14631                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    551974607                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    551974607                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     23246407                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23246407                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    575221014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    575221014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    575221014                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    575221014                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1796439                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1796439                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1796439                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1796439                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013195                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013195                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000641                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000641                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008144                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008144                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008144                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008144                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38959.246683                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38959.246683                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 50208.222462                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50208.222462                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39315.222063                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39315.222063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39315.222063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39315.222063                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        17385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2051                       # number of writebacks
system.cpu3.dcache.writebacks::total             2051                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8622                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8622                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          410                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          410                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9032                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9032                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5546                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5599                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5599                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5599                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5599                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    123241224                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    123241224                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1426856                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1426856                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    124668080                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    124668080                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    124668080                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    124668080                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003117                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003117                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22221.641543                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22221.641543                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26921.811321                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26921.811321                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22266.133238                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22266.133238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22266.133238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22266.133238                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
