/home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/inf_ram_wrapper.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/inf_ram_wrapper.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/inf_ram_wrapper.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity inf_ram_wrapper
-- Compiling architecture rtl of inf_RAM_wrapper
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity txt_buffer
-- Compiling architecture rtl of txt_buffer
-- Loading entity clk_gate
-- Loading entity txt_buffer_ram
-- Loading entity txt_buffer_fsm
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_trng
-- Compiling architecture neorv32_trng_rtl of neorv32_trng
-- Compiling entity neoTRNG
-- Compiling architecture neoTRNG_rtl of neoTRNG
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(300): Nonresolved signal 'data_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(532):Conditional signal assignment line__532
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(524):Conditional signal assignment line__524
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(301): Nonresolved signal 'valid_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(533):Conditional signal assignment line__533
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(525):Conditional signal assignment line__525
-- Compiling entity neoTRNG_cell
-- Compiling architecture neoTRNG_cell_rtl of neoTRNG_cell
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(606): Nonresolved signal 'data_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(687):Conditional signal assignment line__687
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(665):Conditional signal assignment line__665
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(614): Nonresolved signal 'feedback' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(686):Conditional signal assignment line__686
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_trng.vhd(664):Conditional signal assignment line__664
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_fd_register_map.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_fd_register_map.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_fd_register_map.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package can_fd_register_map
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity fault_confinement
-- Compiling architecture rtl of fault_confinement
-- Loading entity fault_confinement_fsm
-- Loading entity err_counters
-- Loading entity fault_confinement_rules
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/segment_end_detector.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/segment_end_detector.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/segment_end_detector.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity segment_end_detector
-- Compiling architecture rtl of segment_end_detector
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_dmem.default.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_dmem.default.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_dmem.default.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling architecture neorv32_dmem_rtl of neorv32_dmem
-- Loading entity neorv32_dmem
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_spi.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_spi.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_spi.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_spi
-- Compiling architecture neorv32_spi_rtl of neorv32_spi
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bus_traffic_counters.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bus_traffic_counters.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bus_traffic_counters.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bus_traffic_counters
-- Compiling architecture rtl of bus_traffic_counters
-- Loading entity rst_reg
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/interrupt_manager/int_manager.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/interrupt_manager/int_manager.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/interrupt_manager/int_manager.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity int_manager
-- Compiling architecture rtl of int_manager
-- Loading entity int_module
-- Loading entity dff_arst
End time: 13:49:15 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/priority_decoder.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/priority_decoder.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/priority_decoder.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity priority_decoder
-- Compiling architecture rtl of priority_decoder
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_bootloader_image.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_bootloader_image.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:03 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_bootloader_image.vhd 
-- Loading package STANDARD
-- Compiling package body neorv32_bootloader_image
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Loading package neorv32_bootloader_image
End time: 13:49:03 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity rx_buffer
-- Compiling architecture rtl of rx_buffer
-- Loading entity rst_reg
-- Loading entity rx_buffer_fsm
-- Loading entity rx_buffer_pointers
-- Loading entity clk_gate
-- Loading entity rx_buffer_ram
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_types_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_types_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_types_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Compiling package can_types_pkg
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/frame_filters.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/frame_filters.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/frame_filters.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity frame_filters
-- Compiling architecture rtl of frame_filters
-- Loading entity bit_filter
-- Loading entity range_filter
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/interrupt_manager/int_module.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/interrupt_manager/int_module.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/interrupt_manager/int_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity int_module
-- Compiling architecture rtl of int_module
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_config_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_config_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_config_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package can_config_pkg
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_debug_dm
-- Compiling architecture neorv32_debug_dm_rtl of neorv32_debug_dm
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(545): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(568): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(584): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(593): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(607): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(617): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(621): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(623): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dm.vhd(631): (vcom-1937) Choice in CASE statement alternative must be locally static.
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_wdt.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_wdt.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_wdt.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_wdt
-- Compiling architecture neorv32_wdt_rtl of neorv32_wdt
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/memory_registers.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/memory_registers.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/memory_registers.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity memory_registers
-- Compiling architecture rtl of memory_registers
-- Loading entity clk_gate
-- Loading package cmn_reg_map_pkg
-- Loading entity control_registers_reg_map
-- Loading entity test_registers_reg_map
-- Loading entity rst_reg
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/memory_registers.vhd(1879): (vcom-1128) Missing reserved word BEGIN in generate statement.
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement_fsm.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement_fsm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement_fsm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity fault_confinement_fsm
-- Compiling architecture rtl of fault_confinement_fsm
-- Loading entity dff_arst
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/memory_bus.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/memory_bus.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/memory_bus.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity memory_bus_template
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_control
-- Compiling architecture neorv32_cpu_control_rtl of neorv32_cpu_control
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2012): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2012): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2014): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2014): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2014): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2014): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_control.vhd(2016): (vcom-1937) Choice in CASE statement alternative must be locally static.
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity tx_arbitrator
-- Compiling architecture rtl of tx_arbitrator
-- Loading entity priority_decoder
-- Loading entity tx_arbitrator_fsm
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd(892): (vcom-1128) Missing reserved word BEGIN in generate statement.
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd(921): (vcom-1128) Missing reserved word BEGIN in generate statement.
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd(951): (vcom-1128) Missing reserved word BEGIN in generate statement.
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator.vhd(982): (vcom-1128) Missing reserved word BEGIN in generate statement.
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/trv_delay_meas.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/trv_delay_meas.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/trv_delay_meas.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity trv_delay_measurement
-- Compiling architecture rtl of trv_delay_measurement
-- Loading entity rst_reg
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/data_edge_detector.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/data_edge_detector.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/data_edge_detector.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity data_edge_detector
-- Compiling architecture rtl of data_edge_detector
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/reintegration_counter.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/reintegration_counter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/reintegration_counter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity reintegration_counter
-- Compiling architecture rtl of reintegration_counter
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/bit_err_detector.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/bit_err_detector.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/bit_err_detector.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_err_detector
-- Compiling architecture rtl of bit_err_detector
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_uart.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_uart.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_uart.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_uart
-- Compiling architecture neorv32_uart_rtl of neorv32_uart
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/majority_decoder_3.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/majority_decoder_3.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/majority_decoder_3.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity majority_decoder_3
-- Compiling architecture rtl of majority_decoder_3
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/endian_swapper.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/endian_swapper.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/endian_swapper.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity endian_swapper
-- Compiling architecture rtl of endian_swapper
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_cp_shifter
-- Compiling architecture neorv32_cpu_cp_shifter_rtl of neorv32_cpu_cp_shifter
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd(59): Nonresolved signal 'res_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd(163):Conditional signal assignment line__163
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd(123):Conditional signal assignment line__123
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd(60): Nonresolved signal 'valid_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd(166):Conditional signal assignment line__166
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd(122):Conditional signal assignment line__122
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/trigger_mux.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/trigger_mux.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/trigger_mux.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity trigger_mux
-- Compiling architecture rtl of trigger_mux
-- Loading entity dff_arst
-- Loading entity dff_arst_ce
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_cp_cfu
-- Compiling architecture neorv32_cpu_cp_cfu_rtl of neorv32_cpu_cp_cfu
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_neoled.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_neoled.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_neoled.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_neoled
-- Compiling architecture neorv32_neoled_rtl of neorv32_neoled
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dff_arst.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dff_arst.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dff_arst.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dff_arst
-- Compiling architecture rtl of dff_arst
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/control_registers_reg_map.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/control_registers_reg_map.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/control_registers_reg_map.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package can_registers_pkg
-- Loading package NUMERIC_STD
-- Loading package cmn_reg_map_pkg
-- Compiling entity control_registers_reg_map
-- Compiling architecture rtl of control_registers_reg_map
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/ssp_generator.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/ssp_generator.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/ssp_generator.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity ssp_generator
-- Compiling architecture rtl of ssp_generator
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer_ram.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer_ram.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer_ram.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity txt_buffer_ram
-- Compiling architecture rtl of txt_buffer_ram
-- Loading entity inf_ram_wrapper
-- Loading entity parity_calculator
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_pointers.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_pointers.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_pointers.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity rx_buffer_pointers
-- Compiling architecture rtl of rx_buffer_pointers
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shift_reg
-- Compiling architecture rtl of shift_reg
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_boot_rom.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_boot_rom.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:03 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_boot_rom.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Loading package neorv32_bootloader_image
-- Compiling entity neorv32_boot_rom
-- Compiling architecture neorv32_boot_rom_rtl of neorv32_boot_rom
End time: 13:49:03 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/access_signaler.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/access_signaler.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/access_signaler.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity access_signaller
-- Compiling architecture rtl of access_signaller
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_pwm.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_pwm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_pwm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_pwm
-- Compiling architecture neorv32_pwm_rtl of neorv32_pwm
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_twi.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_twi.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_twi.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_twi
-- Compiling architecture neorv32_twi_rtl of neorv32_twi
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_ram.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_ram.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_ram.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity rx_buffer_ram
-- Compiling architecture rtl of rx_buffer_ram
-- Loading entity inf_ram_wrapper
-- Loading entity parity_calculator
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/err_counters.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/err_counters.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/err_counters.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity err_counters
-- Compiling architecture rtl of err_counters
-- Loading entity rst_reg
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dff_arst_ce.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dff_arst_ce.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dff_arst_ce.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dff_arst_ce
-- Compiling architecture rtl of dff_arst_ce
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bit_stuffing.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bit_stuffing.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bit_stuffing.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_stuffing
-- Compiling architecture rtl of bit_stuffing
-- Loading entity dff_arst
-- Loading entity dff_arst_ce
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/cmn_reg_map_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/cmn_reg_map_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/cmn_reg_map_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package cmn_reg_map_pkg
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/clk_gate.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/clk_gate.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/clk_gate.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_constants_pkg
-- Compiling entity clk_gate
-- Compiling architecture rtl of clk_gate
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_alu.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_alu.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_alu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_alu
-- Compiling architecture neorv32_cpu_cpu_rtl of neorv32_cpu_alu
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_alu.vhd(70): Nonresolved signal 'fpu_flags_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_alu.vhd(278):Conditional signal assignment line__278
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_alu.vhd(257):Instantiation neorv32_cpu_cp_fpu_inst
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/address_decoder.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/address_decoder.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/address_decoder.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity address_decoder
-- Compiling architecture rtl of address_decoder
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/protocol_control_fsm.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/protocol_control_fsm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/protocol_control_fsm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity protocol_control_fsm
-- Compiling architecture rtl of protocol_control_fsm
-- Loading entity dlc_decoder
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/id_transfer_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/id_transfer_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/id_transfer_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Compiling package id_transfer_pkg
-- Compiling package body id_transfer_pkg
-- Loading package id_transfer_pkg
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/mux2.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/mux2.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/mux2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2
-- Compiling architecture rtl of mux2
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_gptmr.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_gptmr.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_gptmr.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_gptmr
-- Compiling architecture neorv32_gptmr_rtl of neorv32_gptmr
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_cp_muldiv
-- Compiling architecture neorv32_cpu_cp_muldiv_rtl of neorv32_cpu_cp_muldiv
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dtm.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dtm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_debug_dtm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity neorv32_debug_dtm
-- Compiling architecture neorv32_debug_dtm_rtl of neorv32_debug_dtm
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_fsm.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_fsm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_fsm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_time_fsm
-- Compiling architecture rtl of bit_time_fsm
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/trigger_generator.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/trigger_generator.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/trigger_generator.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity trigger_generator
-- Compiling architecture rtl of trigger_generator
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_xirq.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_xirq.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_xirq.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_xirq
-- Compiling architecture neorv32_xirq_rtl of neorv32_xirq
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg_byte.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg_byte.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg_byte.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shift_reg_byte
-- Compiling architecture rtl of shift_reg_byte
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/can_core.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/can_core.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/can_core.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity can_core
-- Compiling architecture rtl of can_core
-- Loading entity protocol_control
-- Loading entity operation_control
-- Loading entity fault_confinement
-- Loading entity can_crc
-- Loading entity bit_stuffing
-- Loading entity bit_destuffing
-- Loading entity bus_traffic_counters
-- Loading entity trigger_mux
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_bus_keeper.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_bus_keeper.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:03 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_bus_keeper.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_bus_keeper
-- Compiling architecture neorv32_bus_keeper_rtl of neorv32_bus_keeper
End time: 13:49:03 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/sig_sync.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/sig_sync.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/sig_sync.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sig_sync
-- Compiling architecture rtl of sig_sync
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_segment_meter.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_segment_meter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_segment_meter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_segment_meter
-- Compiling architecture rtl of bit_segment_meter
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/sample_mux.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/sample_mux.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/sample_mux.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity sample_mux
-- Compiling architecture rtl of sample_mux
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/can_registers_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/can_registers_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/can_registers_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package can_registers_pkg
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/tx_shift_reg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/tx_shift_reg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/tx_shift_reg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity tx_shift_reg
-- Compiling architecture rtl of tx_shift_reg
-- Loading entity shift_reg_preload
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/can_core/tx_shift_reg.vhd(369): (vcom-1128) Missing reserved word BEGIN in generate statement.
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_cfg_capture.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_cfg_capture.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_cfg_capture.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_time_cfg_capture
-- Compiling architecture rtl of bit_time_cfg_capture
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_imem.default.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_imem.default.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_imem.default.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Loading package neorv32_application_image
-- Compiling architecture neorv32_imem_rtl of neorv32_imem
-- Loading entity neorv32_imem
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_imem.default.vhd(54): Nonresolved signal 'rdata' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_imem.default.vhd(157):Conditional signal assignment line__157
    /home/tristan/dev/canif/ip/neorv32/rtl/core/mem/neorv32_imem.default.vhd(119):Conditional signal assignment line__119
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/prescaler.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/prescaler.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/prescaler.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity prescaler
-- Compiling architecture rtl of prescaler
-- Loading entity bit_time_cfg_capture
-- Loading entity synchronisation_checker
-- Loading entity bit_segment_meter
-- Loading entity bit_time_counters
-- Loading entity segment_end_detector
-- Loading entity bit_time_fsm
-- Loading entity trigger_generator
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_imem.entity.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_imem.entity.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_imem.entity.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity neorv32_imem
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/rst_sync.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/rst_sync.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/rst_sync.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rst_sync
-- Compiling architecture rtl of rst_sync
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cfs.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cfs.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cfs.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cfs
-- Compiling architecture neorv32_cfs_rtl of neorv32_cfs
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_fd_frame_format.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_fd_frame_format.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_fd_frame_format.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package can_fd_frame_format
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/rst_reg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/rst_reg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/rst_reg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_constants_pkg
-- Compiling entity rst_reg
-- Compiling architecture rtl of rst_reg
-- Loading entity dff_arst
-- Loading entity mux2
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_icache.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_icache.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_icache.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_icache
-- Compiling architecture neorv32_icache_rtl of neorv32_icache
-- Compiling entity neorv32_icache_memory
-- Compiling architecture neorv32_icache_memory_rtl of neorv32_icache_memory
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_decompressor.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_decompressor
-- Compiling architecture neorv32_cpu_decompressor_rtl of neorv32_cpu_decompressor
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/range_filter.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/range_filter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/range_filter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity range_filter
-- Compiling architecture rtl of range_filter
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_constants_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_constants_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/can_constants_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package can_constants_pkg
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg_preload.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg_preload.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/shift_reg_preload.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shift_reg_preload
-- Compiling architecture rtl of shift_reg_preload
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/test_registers_reg_map.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/test_registers_reg_map.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/test_registers_reg_map.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package can_registers_pkg
-- Loading package NUMERIC_STD
-- Loading package cmn_reg_map_pkg
-- Compiling entity test_registers_reg_map
-- Compiling architecture rtl of test_registers_reg_map
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer_fsm.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer_fsm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/txt_buffer/txt_buffer_fsm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity txt_buffer_fsm
-- Compiling architecture rtl of txt_buffer_fsm
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_counters.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_counters.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/bit_time_counters.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_time_counters
-- Compiling architecture rtl of bit_time_counters
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_slink.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_slink.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_slink.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_slink
-- Compiling architecture neorv32_slink_rtl of neorv32_slink
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_fsm.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_fsm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/rx_buffer/rx_buffer_fsm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity rx_buffer_fsm
-- Compiling architecture rtl of rx_buffer_fsm
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_package.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_package.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_package.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package neorv32_package
-- Compiling package body neorv32_package
-- Loading package neorv32_package
-- Loading package neorv32_package
-- Compiling package neorv32_bootloader_image
-- Compiling package neorv32_application_image
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_fifo
-- Compiling architecture neorv32_fifo_rtl of neorv32_fifo
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(55): Nonresolved signal 'half_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(147):Conditional signal assignment line__147
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(142):Conditional signal assignment line__142
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(62): Nonresolved signal 'rdata_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(175):Process fifo_memory_read
       Driven at:
          /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(179)
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_fifo.vhd(169):Conditional signal assignment line__169
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/err_detector.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/err_detector.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/err_detector.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity err_detector
-- Compiling architecture rtl of err_detector
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_regfile
-- Compiling architecture neorv32_cpu_regfile_rtl of neorv32_cpu_regfile
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(67): Nonresolved signal 'rs1_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(123):Process rf_access
       Driven at:
          /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(129)
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(108):Process rf_access
       Driven at:
          /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(114)
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(68): Nonresolved signal 'rs2_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(123):Process rf_access
       Driven at:
          /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(130)
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(108):Process rf_access
       Driven at:
          /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_regfile.vhd(115)
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_dmem.entity.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_dmem.entity.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_dmem.entity.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity neorv32_dmem
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/rx_shift_reg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/rx_shift_reg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/rx_shift_reg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity rx_shift_reg
-- Compiling architecture rtl of rx_shift_reg
-- Loading entity rst_reg
-- Loading entity shift_reg_byte
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dlc_decoder.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dlc_decoder.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/dlc_decoder.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Compiling entity dlc_decoder
-- Compiling architecture rtl of dlc_decoder
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/drv_stat_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/drv_stat_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/drv_stat_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package drv_stat_pkg
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/bit_filter.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/bit_filter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/frame_filters/bit_filter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_filter
-- Compiling architecture rtl of bit_filter
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator_fsm.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator_fsm.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/tx_arbitrator/tx_arbitrator_fsm.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity tx_arbitrator_fsm
-- Compiling architecture rtl of tx_arbitrator_fsm
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/rtl/top_can.vhd {1 {vcom -work canif -2002 -explicit -vopt -stats=none /home/tristan/dev/canif/rtl/top_can.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity wb_ctucan
-- Compiling architecture rtl of wb_ctucan
-- Loading entity can_top_level

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/parity_calculator.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/parity_calculator.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/common_blocks/parity_calculator.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity parity_calculator
-- Compiling architecture rtl of parity_calculator
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/bus_sampling.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/bus_sampling.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/bus_sampling.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bus_sampling
-- Compiling architecture rtl of bus_sampling
-- Loading entity sig_sync
-- Loading entity trv_delay_measurement
-- Loading entity data_edge_detector
-- Loading entity rst_reg
-- Loading entity dff_arst
-- Loading entity ssp_generator
-- Loading entity tx_data_cache
-- Loading entity bit_err_detector
-- Loading entity sample_mux
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_top
-- Compiling architecture neorv32_top_rtl of neorv32_top
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(153): Nonresolved signal 'jtag_tdo_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1691):Conditional signal assignment line__1691
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1659):Instantiation neorv32_debug_dtm_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(157): Nonresolved signal 'wb_tag_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(913):Conditional signal assignment line__913
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(158): Nonresolved signal 'wb_adr_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(907):Conditional signal assignment line__907
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(160): Nonresolved signal 'wb_dat_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(908):Conditional signal assignment line__908
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(161): Nonresolved signal 'wb_we_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(909):Conditional signal assignment line__909
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(162): Nonresolved signal 'wb_sel_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(910):Conditional signal assignment line__910
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(163): Nonresolved signal 'wb_stb_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(911):Conditional signal assignment line__911
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(164): Nonresolved signal 'wb_cyc_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(912):Conditional signal assignment line__912
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(173): Nonresolved signal 'xip_csn_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(965):Conditional signal assignment line__965
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(174): Nonresolved signal 'xip_clk_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(966):Conditional signal assignment line__966
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(176): Nonresolved signal 'xip_sdo_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(967):Conditional signal assignment line__967
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(179): Nonresolved signal 'slink_tx_dat_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1471):Conditional signal assignment line__1471
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1431):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(180): Nonresolved signal 'slink_tx_val_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1472):Conditional signal assignment line__1472
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1431):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(182): Nonresolved signal 'slink_tx_lst_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1473):Conditional signal assignment line__1473
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1431):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(187): Nonresolved signal 'slink_rx_rdy_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1474):Conditional signal assignment line__1474
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1431):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(191): Nonresolved signal 'gpio_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1052):Conditional signal assignment line__1052
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1030):Instantiation neorv32_gpio_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(195): Nonresolved signal 'uart0_txd_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1186):Conditional signal assignment line__1186
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1150):Instantiation neorv32_uart0_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(197): Nonresolved signal 'uart0_rts_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1187):Conditional signal assignment line__1187
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1150):Instantiation neorv32_uart0_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(201): Nonresolved signal 'uart1_txd_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1234):Conditional signal assignment line__1234
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1198):Instantiation neorv32_uart1_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(203): Nonresolved signal 'uart1_rts_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1235):Conditional signal assignment line__1235
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1198):Instantiation neorv32_uart1_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(207): Nonresolved signal 'spi_sck_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1278):Conditional signal assignment line__1278
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1246):Instantiation neorv32_spi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(208): Nonresolved signal 'spi_sdo_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1279):Conditional signal assignment line__1279
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1246):Instantiation neorv32_spi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(210): Nonresolved signal 'spi_csn_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1280):Conditional signal assignment line__1280
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1246):Instantiation neorv32_spi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(217): Nonresolved signal 'pwm_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1356):Conditional signal assignment line__1356
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1328):Instantiation neorv32_pwm_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(221): Nonresolved signal 'cfs_out_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1022):Conditional signal assignment line__1022
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(987):Instantiation neorv32_cfs_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(224): Nonresolved signal 'neoled_o' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1423):Conditional signal assignment line__1423
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1392):Instantiation neorv32_neoled_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(257): Nonresolved signal 'rstn_wdt' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1090):Conditional signal assignment line__1090
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1060):Instantiation neorv32_wdt_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(266): Nonresolved signal 'wdt_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1091):Conditional signal assignment line__1091
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1060):Instantiation neorv32_wdt_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(267): Nonresolved signal 'uart0_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1188):Conditional signal assignment line__1188
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1150):Instantiation neorv32_uart0_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(268): Nonresolved signal 'uart1_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1236):Conditional signal assignment line__1236
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1198):Instantiation neorv32_uart1_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(269): Nonresolved signal 'spi_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1281):Conditional signal assignment line__1281
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1246):Instantiation neorv32_spi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(270): Nonresolved signal 'twi_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1319):Conditional signal assignment line__1319
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1290):Instantiation neorv32_twi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(271): Nonresolved signal 'pwm_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1355):Conditional signal assignment line__1355
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1328):Instantiation neorv32_pwm_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(272): Nonresolved signal 'cfs_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1020):Conditional signal assignment line__1020
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(987):Instantiation neorv32_cfs_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(273): Nonresolved signal 'neoled_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1421):Conditional signal assignment line__1421
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1392):Instantiation neorv32_neoled_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(274): Nonresolved signal 'gptmr_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1542):Conditional signal assignment line__1542
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1518):Instantiation neorv32_gptmr_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(275): Nonresolved signal 'xip_cg_en' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(964):Conditional signal assignment line__964
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(319): Nonresolved signal 'dci_ndmrstn' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1650):Conditional signal assignment line__1650
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1611):Instantiation neorv32_debug_dm_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(320): Nonresolved signal 'dci_halt_req' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1651):Conditional signal assignment line__1651
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1611):Instantiation neorv32_debug_dm_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(362): Nonresolved signal 'mtime_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1123):Conditional signal assignment line__1123
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1099):Instantiation neorv32_mtime_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(363): Nonresolved signal 'wdt_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1089):Conditional signal assignment line__1089
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1060):Instantiation neorv32_wdt_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(364): Nonresolved signal 'uart0_rxd_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1189):Conditional signal assignment line__1189
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1150):Instantiation neorv32_uart0_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(365): Nonresolved signal 'uart0_txd_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1190):Conditional signal assignment line__1190
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1150):Instantiation neorv32_uart0_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(366): Nonresolved signal 'uart1_rxd_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1237):Conditional signal assignment line__1237
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1198):Instantiation neorv32_uart1_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(367): Nonresolved signal 'uart1_txd_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1238):Conditional signal assignment line__1238
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1198):Instantiation neorv32_uart1_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(368): Nonresolved signal 'spi_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1282):Conditional signal assignment line__1282
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1246):Instantiation neorv32_spi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(369): Nonresolved signal 'twi_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1320):Conditional signal assignment line__1320
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1290):Instantiation neorv32_twi_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(370): Nonresolved signal 'cfs_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1021):Conditional signal assignment line__1021
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(987):Instantiation neorv32_cfs_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(371): Nonresolved signal 'neoled_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1422):Conditional signal assignment line__1422
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1392):Instantiation neorv32_neoled_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(372): Nonresolved signal 'slink_tx_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1469):Conditional signal assignment line__1469
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1431):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(373): Nonresolved signal 'slink_rx_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1470):Conditional signal assignment line__1470
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1431):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(374): Nonresolved signal 'xirq_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1510):Conditional signal assignment line__1510
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1482):Instantiation neorv32_slink_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(375): Nonresolved signal 'gptmr_irq' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1543):Conditional signal assignment line__1543
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1518):Instantiation neorv32_gptmr_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(378): Nonresolved signal 'mtime_time' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1122):Conditional signal assignment line__1122
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(1099):Instantiation neorv32_mtime_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(379): Nonresolved signal 'ext_timeout' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(904):Conditional signal assignment line__904
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(380): Nonresolved signal 'ext_access' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(905):Conditional signal assignment line__905
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(852):Instantiation neorv32_wishbone_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(381): Nonresolved signal 'xip_access' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(962):Conditional signal assignment line__962
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(382): Nonresolved signal 'xip_enable' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(961):Conditional signal assignment line__961
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
** Warning: /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(383): Nonresolved signal 'xip_page' may have multiple sources.
  Drivers:
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(963):Conditional signal assignment line__963
    /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_top.vhd(921):Instantiation neorv32_xip_inst
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_sysinfo.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_sysinfo.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:06 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_sysinfo.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_sysinfo
-- Compiling architecture neorv32_sysinfo_rtl of neorv32_sysinfo
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/operation_control.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/operation_control.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/operation_control.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity operation_control
-- Compiling architecture rtl of operation_control
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_top_level.vhd {2 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt -stats=none /home/tristan/dev/canif/ip/ctucanfd/src/can_top_level.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Loading package can_registers_pkg
-- Compiling entity can_top_level
-- Compiling architecture rtl of can_top_level
-- Loading entity rst_sync
-- Loading entity memory_registers
-- Loading entity rx_buffer
-- Loading entity parity_calculator
-- Loading entity txt_buffer
-- Loading entity tx_arbitrator
-- Loading entity frame_filters
-- Loading entity int_manager
-- Loading entity can_core
-- Loading entity prescaler
-- Loading entity bus_sampling
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/can_top_level.vhd(1152): (vcom-1128) Missing reserved word BEGIN in generate statement.
** Warning: /home/tristan/dev/canif/ip/ctucanfd/src/can_top_level.vhd(1170): (vcom-1128) Missing reserved word BEGIN in generate statement.

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_busswitch.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_busswitch.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:03 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_busswitch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_busswitch
-- Compiling architecture neorv32_busswitch_rtl of neorv32_busswitch
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/crc_calc.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/crc_calc.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/crc_calc.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity crc_calc
-- Compiling architecture rtl of crc_calc
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/protocol_control.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/protocol_control.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/protocol_control.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity protocol_control
-- Compiling architecture rtl of protocol_control
-- Loading package MATH_REAL
-- Loading entity endian_swapper
-- Loading entity protocol_control_fsm
-- Loading entity control_counter
-- Loading entity reintegration_counter
-- Loading entity retransmitt_counter
-- Loading entity err_detector
-- Loading entity tx_shift_reg
-- Loading entity rx_shift_reg
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement_rules.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement_rules.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/fault_confinement_rules.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity fault_confinement_rules
-- Compiling architecture rtl of fault_confinement_rules
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_application_image.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt -stats=none /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_application_image.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
-- Loading package STANDARD
-- Compiling package body neorv32_application_image
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Loading package neorv32_application_image

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/retransmitt_counter.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/retransmitt_counter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:13 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/retransmitt_counter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity retransmitt_counter
-- Compiling architecture rtl of retransmitt_counter
End time: 13:49:13 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_wishbone.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_wishbone.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_wishbone.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_wishbone
-- Compiling architecture neorv32_wishbone_rtl of neorv32_wishbone
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_gpio.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_gpio.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_gpio.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_gpio
-- Compiling architecture neorv32_gpio_rtl of neorv32_gpio
End time: 13:49:05 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/packages/unary_ops_pkg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/unary_ops_pkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/packages/unary_ops_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package unary_ops_pkg
-- Compiling package body unary_ops_pkg
-- Loading package unary_ops_pkg
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_bus.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_bus.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_bus.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_bus
-- Compiling architecture neorv32_cpu_bus_rtl of neorv32_cpu_bus
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/data_mux.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/data_mux.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:08 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/data_mux.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_mux
-- Compiling architecture rtl of data_mux
End time: 13:49:08 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/control_counter.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/control_counter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/control_counter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity control_counter
-- Compiling architecture rtl of control_counter
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/can_crc.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/can_crc.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:14 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/can_crc.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity can_crc
-- Compiling architecture rtl of can_crc
-- Loading entity crc_calc
End time: 13:49:14 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_mtime.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_mtime.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:05 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_mtime.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_mtime
-- Compiling architecture neorv32_mtime_rtl of neorv32_mtime
End time: 13:49:06 on Aug 07,2022, Elapsed time: 0:00:01

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_cp_fpu
-- Compiling architecture neorv32_cpu_cp_fpu_rtl of neorv32_cpu_cp_fpu
-- Compiling entity neorv32_cpu_cp_fpu_normalizer
-- Compiling architecture neorv32_cpu_cp_fpu_normalizer_rtl of neorv32_cpu_cp_fpu_normalizer
-- Compiling entity neorv32_cpu_cp_fpu_f2i
-- Compiling architecture neorv32_cpu_cp_fpu_f2i_rtl of neorv32_cpu_cp_fpu_f2i
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/memory_reg.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/memory_reg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:09 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/memory_registers/generated/memory_reg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity memory_reg
-- Compiling architecture rtl of memory_reg
End time: 13:49:09 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/tx_data_cache.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/tx_data_cache.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:11 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/bus_sampling/tx_data_cache.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity tx_data_cache
-- Compiling architecture rtl of tx_data_cache
End time: 13:49:11 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu_cp_bitmanip
-- Compiling architecture neorv32_cpu_cp_bitmanip_rtl of neorv32_cpu_cp_bitmanip
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/rtl/top_cpu.vhd {1 {vcom -work canif -2002 -explicit -vopt -stats=none /home/tristan/dev/canif/rtl/top_cpu.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity top_cpu
-- Compiling architecture top_cpu_rtl of top_cpu
-- Loading package neorv32_package
-- Loading entity neorv32_top

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bit_destuffing.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bit_destuffing.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:12 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/can_core/bit_destuffing.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity bit_destuffing
-- Compiling architecture rtl of bit_destuffing
-- Loading entity dff_arst
-- Loading entity dff_arst_ce
End time: 13:49:12 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:04 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_cpu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_cpu
-- Compiling architecture neorv32_cpu_rtl of neorv32_cpu
End time: 13:49:04 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/synchronisation_checker.vhd {1 {vcom -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/synchronisation_checker.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:10 on Aug 07,2022
vcom -reportprogress 300 -work ctu_can_fd_rtl -2002 -explicit -vopt /home/tristan/dev/canif/ip/ctucanfd/src/prescaler/synchronisation_checker.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package can_fd_frame_format
-- Loading package id_transfer_pkg
-- Loading package can_constants_pkg
-- Loading package can_config_pkg
-- Loading package can_types_pkg
-- Loading package drv_stat_pkg
-- Loading package unary_ops_pkg
-- Loading package can_fd_register_map
-- Compiling entity synchronisation_checker
-- Compiling architecture rtl of synchronisation_checker
End time: 13:49:10 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}} /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_xip.vhd {1 {vcom -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_xip.vhd
Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:49:07 on Aug 07,2022
vcom -reportprogress 300 -work neorv32 -2002 -explicit -vopt /home/tristan/dev/canif/ip/neorv32/rtl/core/neorv32_xip.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package neorv32_package
-- Compiling entity neorv32_xip
-- Compiling architecture neorv32_xip_rtl of neorv32_xip
-- Compiling entity neorv32_xip_phy
-- Compiling architecture neorv32_xip_phy_rtl of neorv32_xip_phy
End time: 13:49:07 on Aug 07,2022, Elapsed time: 0:00:00

} {} {}}
