// Seed: 1692163318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_5 = 0;
  input wire id_1;
  parameter id_9 = 1 & 1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  input wire _id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout tri0 id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_11;
  logic [id_10 : 1] id_12;
  assign id_5 = -1 & id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_11,
      id_8,
      id_7,
      id_11,
      id_12,
      id_8
  );
endmodule
