xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
xst -intstyle ise -ifn "/home/almu/VHDL-Binary-Clock/digi_clk.xst" -ofn "/home/almu/VHDL-Binary-Clock/digi_clk.syr" 
