#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x16cf9e0 .scope module, "TestBench" "TestBench" 2 15;
 .timescale -9 -12;
v0x176e0a0_0 .var "Enable_card", 0 0;
v0x176e390_0 .net *"_s16", 0 0, C4<1>; 1 drivers
v0x176e410_0 .net *"_s22", 0 0, C4<1>; 1 drivers
v0x176e490_0 .net "complete_card", 0 0, L_0x179ebd0; 1 drivers
RS_0x7f00404d5fd8 .resolv tri, L_0x1789ca0, L_0x179e840, C4<z>, C4<z>;
v0x176e510_0 .net8 "dat_to_card", 0 0, RS_0x7f00404d5fd8; 2 drivers
v0x176e590_0 .var "load_send_card", 0 0;
v0x176e660_0 .net "reset", 0 0, v0x1746c20_0; 1 drivers
v0x176e770_0 .var "reset_card", 0 0;
v0x176e880_0 .net "sd_clock", 0 0, v0x1746dd0_0; 1 drivers
v0x176e900_0 .net "strobe_in", 0 0, v0x1746790_0; 1 drivers
v0x176ea10_0 .net "to_send", 49 0, L_0x178a650; 1 drivers
v0x176ea90_0 .net "to_send_kk", 48 0, C4<0000000000000000000000000000000000001111011110100>; 1 drivers
L_0x178a650 .concat [ 49 1 0 0], C4<0000000000000000000000000000000000001111011110100>, C4<1>;
L_0x179ef70 .concat [ 1 50 0 0], C4<1>, L_0x178a650;
S_0x1747310 .scope module, "dat" "dat_phys" 2 17, 3 9, S_0x16cf9e0;
 .timescale -9 -12;
L_0x176b830 .functor XNOR 1, v0x1748ee0_0, C4<1>, C4<0>, C4<0>;
v0x176c7c0_0 .net "DATA_TIMEOUT", 0 0, L_0x1789b30; 1 drivers
v0x176c840_0 .net "TIMEOUT_REG", 15 0, C4<0000000001100100>; 1 drivers
v0x176c8c0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x176c940_0 .net *"_s10", 7 0, C4<00000011>; 1 drivers
v0x176c9c0_0 .net *"_s12", 7 0, C4<00110010>; 1 drivers
v0x176ca40_0 .net *"_s2", 16 0, C4<00000000000000001>; 1 drivers
v0x176cac0_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x176cb40_0 .net *"_s8", 0 0, L_0x176b830; 1 drivers
v0x176cc10_0 .net "ack_in", 0 0, C4<0>; 1 drivers
v0x176ccc0_0 .net "ack_out", 0 0, v0x1747e60_0; 1 drivers
v0x176cd70_0 .net "blocks", 3 0, C4<0010>; 1 drivers
v0x176ce20_0 .net "complete", 0 0, v0x1748040_0; 1 drivers
v0x176ced0_0 .alias "dat_pin", 0 0, v0x176e510_0;
v0x176cf50_0 .net "dataFROMFIFO", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x176d050_0 .net "dataToFIFO", 31 0, v0x17481e0_0; 1 drivers
v0x176d0d0_0 .net "enable_pts_wrapper", 0 0, v0x1748320_0; 1 drivers
v0x176cfd0_0 .net "enable_stp_wrapper", 0 0, v0x1748440_0; 1 drivers
v0x176d280_0 .net "frame_received", 49 0, v0x1754750_0; 1 drivers
v0x176d150_0 .net "frame_to_send", 49 0, L_0x176eb10; 1 drivers
v0x176d3f0_0 .net "framesize_reception", 7 0, L_0x176ecb0; 1 drivers
v0x176d300_0 .net "idle_in", 0 0, C4<0>; 1 drivers
v0x176d520_0 .net "load_send", 0 0, v0x17483a0_0; 1 drivers
v0x176d470_0 .net "multiple", 0 0, C4<1>; 1 drivers
v0x176d660_0 .net "pad_enable", 0 0, v0x17486b0_0; 1 drivers
v0x176d7b0_0 .net "pad_state", 0 0, v0x1748900_0; 1 drivers
v0x176d830_0 .net "padserial", 0 0, v0x1749500_0; 1 drivers
v0x176d730_0 .net "read_enable", 0 0, v0x1748850_0; 1 drivers
v0x176d990_0 .net "reception_complete", 0 0, L_0x1789590; 1 drivers
v0x176d900_0 .alias "reset", 0 0, v0x176e660_0;
v0x176db00_0 .net "reset_wrapper", 0 0, v0x1748b90_0; 1 drivers
v0x17561b0_0 .alias "sd_clock", 0 0, v0x176e880_0;
v0x176da10_0 .net "serial_ready", 0 0, v0x1748cf0_0; 1 drivers
v0x176db80_0 .net "serialpad", 0 0, L_0x1782930; 1 drivers
v0x176dfa0_0 .net "status", 0 0, C4<z>; 0 drivers
v0x1749cb0_0 .alias "strobe_in", 0 0, v0x176e900_0;
v0x1749d30_0 .net "transmission_complete", 0 0, L_0x1783120; 1 drivers
v0x176e150_0 .net "waiting_response", 0 0, v0x1748ee0_0; 1 drivers
v0x176e1d0_0 .net "writeRead", 0 0, C4<0>; 1 drivers
v0x176e020_0 .net "write_enable", 0 0, v0x1749060_0; 1 drivers
L_0x176eb10 .concat [ 17 32 1 0], C4<00000000000000001>, C4<00000000000000000000000000000000>, C4<0>;
L_0x176ecb0 .functor MUXZ 8, C4<00110010>, C4<00000011>, L_0x176b830, C4<>;
L_0x178a0f0 .part v0x1754750_0, 17, 32;
S_0x1755d10 .scope module, "ptsw_dat" "paralleltoserialWrapper" 3 44, 4 4, S_0x1747310;
 .timescale -9 -12;
P_0x1755258 .param/l "FRAME_SIZE_WIDTH" 4 4, +C4<01000>;
P_0x1755280 .param/l "WIDTH" 4 4, +C4<0110010>;
L_0x1781d10 .functor AND 1, v0x1748320_0, L_0x1782ca0, C4<1>, C4<1>;
L_0x1781e10 .functor AND 1, v0x1748320_0, L_0x1782ca0, C4<1>, C4<1>;
L_0x1781f00 .functor AND 1, L_0x1781e10, v0x17483a0_0, C4<1>, C4<1>;
L_0x1782160 .functor XNOR 1, L_0x1783120, C4<1>, C4<0>, C4<0>;
L_0x17827d0 .functor XNOR 1, v0x17483a0_0, C4<0>, C4<0>, C4<0>;
L_0x1782830 .functor OR 1, L_0x1782160, L_0x17827d0, C4<0>, C4<0>;
v0x176b240_0 .alias "Clock", 0 0, v0x176e880_0;
v0x176b2c0_0 .alias "Enable", 0 0, v0x176d0d0_0;
v0x176b370_0 .alias "Reset", 0 0, v0x176db00_0;
v0x176b3f0_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x176b4a0_0 .net *"_s14", 0 0, L_0x1782160; 1 drivers
v0x176b520_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x176b5a0_0 .net *"_s18", 0 0, L_0x17827d0; 1 drivers
v0x176b620_0 .net *"_s20", 0 0, L_0x1782830; 1 drivers
v0x176b710_0 .net *"_s22", 0 0, C4<z>; 0 drivers
v0x176b7b0_0 .net *"_s26", 7 0, C4<00000001>; 1 drivers
v0x176b8b0_0 .net *"_s28", 7 0, L_0x1782a20; 1 drivers
v0x176b950_0 .net *"_s30", 0 0, L_0x1782b60; 1 drivers
v0x176ba60_0 .net *"_s32", 0 0, C4<0>; 1 drivers
v0x176bb00_0 .net *"_s34", 0 0, C4<1>; 1 drivers
v0x176bc20_0 .net *"_s38", 7 0, C4<00000001>; 1 drivers
v0x176bcc0_0 .net *"_s4", 0 0, L_0x1781e10; 1 drivers
v0x176bb80_0 .net *"_s40", 7 0, L_0x1782eb0; 1 drivers
v0x176be10_0 .net *"_s42", 0 0, L_0x1782fa0; 1 drivers
v0x176bf30_0 .net *"_s44", 0 0, C4<1>; 1 drivers
v0x176bfb0_0 .net *"_s46", 0 0, C4<0>; 1 drivers
v0x176be90_0 .net *"_s8", 7 0, C4<00000001>; 1 drivers
v0x176c0e0_0 .alias "complete", 0 0, v0x1749d30_0;
v0x176c030_0 .net "countValue", 7 0, v0x17560b0_0; 1 drivers
v0x176c220_0 .net "framesize", 7 0, C4<00110010>; 1 drivers
v0x176c160_0 .net "go", 0 0, L_0x1782ca0; 1 drivers
v0x176c370_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x176c2a0_0 .net "kk", 7 0, L_0x1782000; 1 drivers
v0x176c4d0_0 .alias "load_send", 0 0, v0x176d520_0;
v0x176c3f0_0 .alias "parallel", 49 0, v0x176d150_0;
v0x176c640_0 .alias "serial", 0 0, v0x176db80_0;
v0x176c550_0 .net "serialTemp", 0 0, L_0x17821c0; 1 drivers
L_0x1782000 .arith/sub 8, C4<00110010>, C4<00000001>;
L_0x1782930 .functor MUXZ 1, L_0x17821c0, C4<z>, L_0x1782830, C4<>;
L_0x1782a20 .arith/sub 8, C4<00110010>, C4<00000001>;
L_0x1782b60 .cmp/gt 8, v0x17560b0_0, L_0x1782a20;
L_0x1782ca0 .functor MUXZ 1, C4<1>, C4<0>, L_0x1782b60, C4<>;
L_0x1782eb0 .arith/sub 8, C4<00110010>, C4<00000001>;
L_0x1782fa0 .cmp/gt 8, v0x17560b0_0, L_0x1782eb0;
L_0x1783120 .functor MUXZ 1, C4<0>, C4<1>, L_0x1782fa0, C4<>;
S_0x1756240 .scope module, "pts" "Paralleltoserial" 4 16, 5 2, S_0x1755d10;
 .timescale -9 -12;
P_0x1756338 .param/l "WIDTH" 5 2, +C4<0110010>;
v0x176acd0_0 .alias "Clock", 0 0, v0x176e880_0;
v0x176ad70_0 .net "Enable", 0 0, L_0x1781d10; 1 drivers
v0x176ae20_0 .alias "Reset", 0 0, v0x176db00_0;
RS_0x7f00404dae98/0/0 .resolv tri, L_0x176ee90, L_0x176f4c0, L_0x176fa90, L_0x1770190;
RS_0x7f00404dae98/0/4 .resolv tri, L_0x1770760, L_0x1770e30, L_0x1771440, L_0x1771c30;
RS_0x7f00404dae98/0/8 .resolv tri, L_0x1772280, L_0x1772860, L_0x1772e30, L_0x17733d0;
RS_0x7f00404dae98/0/12 .resolv tri, L_0x1773970, L_0x1774070, L_0x1774640, L_0x1774e60;
RS_0x7f00404dae98/0/16 .resolv tri, L_0x17754c0, L_0x1775ad0, L_0x1776060, L_0x1776620;
RS_0x7f00404dae98/0/20 .resolv tri, L_0x1776be0, L_0x1777200, L_0x1777790, L_0x1777d70;
RS_0x7f00404dae98/0/24 .resolv tri, L_0x1778330, L_0x1778920, L_0x1778e70, L_0x17794c0;
RS_0x7f00404dae98/0/28 .resolv tri, L_0x17799f0, L_0x1779ae0, L_0x177a760, L_0x177a2e0;
RS_0x7f00404dae98/0/32 .resolv tri, L_0x1774a50, L_0x177c130, L_0x177c640, L_0x177cbe0;
RS_0x7f00404dae98/0/36 .resolv tri, L_0x177d170, L_0x177d730, L_0x177dcf0, L_0x177e290;
RS_0x7f00404dae98/0/40 .resolv tri, L_0x177e830, L_0x177ee00, L_0x177f3d0, L_0x177f970;
RS_0x7f00404dae98/0/44 .resolv tri, L_0x177ff20, L_0x17804f0, L_0x1780a80, L_0x1781030;
RS_0x7f00404dae98/0/48 .resolv tri, L_0x17815f0, L_0x1781bd0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f00404dae98/1/0 .resolv tri, RS_0x7f00404dae98/0/0, RS_0x7f00404dae98/0/4, RS_0x7f00404dae98/0/8, RS_0x7f00404dae98/0/12;
RS_0x7f00404dae98/1/4 .resolv tri, RS_0x7f00404dae98/0/16, RS_0x7f00404dae98/0/20, RS_0x7f00404dae98/0/24, RS_0x7f00404dae98/0/28;
RS_0x7f00404dae98/1/8 .resolv tri, RS_0x7f00404dae98/0/32, RS_0x7f00404dae98/0/36, RS_0x7f00404dae98/0/40, RS_0x7f00404dae98/0/44;
RS_0x7f00404dae98/1/12 .resolv tri, RS_0x7f00404dae98/0/48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f00404dae98 .resolv tri, RS_0x7f00404dae98/1/0, RS_0x7f00404dae98/1/4, RS_0x7f00404dae98/1/8, RS_0x7f00404dae98/1/12;
v0x176aea0_0 .net8 "ffdinputBus", 49 0, RS_0x7f00404dae98; 50 drivers
v0x176af80_0 .net "ffdqBus", 49 0, v0x176abd0_0; 1 drivers
v0x176b030_0 .alias "load_send", 0 0, v0x176d520_0;
v0x176b0f0_0 .alias "parallel", 49 0, v0x176d150_0;
v0x176b170_0 .alias "serial", 0 0, v0x176c550_0;
L_0x176ee90 .part/pv L_0x176f370, 0, 1, 50;
L_0x176ef80 .part L_0x176eb10, 0, 1;
L_0x176f4c0 .part/pv L_0x176f940, 1, 1, 50;
L_0x176f560 .part L_0x176eb10, 1, 1;
L_0x176f7a0 .part v0x176abd0_0, 0, 1;
L_0x176fa90 .part/pv L_0x1770040, 2, 1, 50;
L_0x176fc00 .part L_0x176eb10, 2, 1;
L_0x176fea0 .part v0x176abd0_0, 1, 1;
L_0x1770190 .part/pv L_0x1770610, 3, 1, 50;
L_0x1770230 .part L_0x176eb10, 3, 1;
L_0x1770480 .part v0x176abd0_0, 2, 1;
L_0x1770760 .part/pv L_0x1770ce0, 4, 1, 50;
L_0x1770870 .part L_0x176eb10, 4, 1;
L_0x1770b10 .part v0x176abd0_0, 3, 1;
L_0x1770e30 .part/pv L_0x17712f0, 5, 1, 50;
L_0x1770ed0 .part L_0x176eb10, 5, 1;
L_0x17711a0 .part v0x176abd0_0, 4, 1;
L_0x1771440 .part/pv L_0x1771ae0, 6, 1, 50;
L_0x1771690 .part L_0x176eb10, 6, 1;
L_0x176fd90 .part v0x176abd0_0, 5, 1;
L_0x1771c30 .part/pv L_0x1772130, 7, 1, 50;
L_0x1771cd0 .part L_0x176eb10, 7, 1;
L_0x1771f30 .part v0x176abd0_0, 6, 1;
L_0x1772280 .part/pv L_0x1772710, 8, 1, 50;
L_0x1771d70 .part L_0x176eb10, 8, 1;
L_0x1772590 .part v0x176abd0_0, 7, 1;
L_0x1772860 .part/pv L_0x1772ce0, 9, 1, 50;
L_0x1772900 .part L_0x176eb10, 9, 1;
L_0x1772b90 .part v0x176abd0_0, 8, 1;
L_0x1772e30 .part/pv L_0x17732d0, 10, 1, 50;
L_0x17729a0 .part L_0x176eb10, 10, 1;
L_0x1773120 .part v0x176abd0_0, 9, 1;
L_0x17733d0 .part/pv L_0x1773820, 11, 1, 50;
L_0x1773470 .part L_0x176eb10, 11, 1;
L_0x17736d0 .part v0x176abd0_0, 10, 1;
L_0x1773970 .part/pv L_0x1773ac0, 12, 1, 50;
L_0x1773510 .part L_0x176eb10, 12, 1;
L_0x1773da0 .part v0x176abd0_0, 11, 1;
L_0x1774070 .part/pv L_0x17744f0, 13, 1, 50;
L_0x1774110 .part L_0x176eb10, 13, 1;
L_0x17743a0 .part v0x176abd0_0, 12, 1;
L_0x1774640 .part/pv L_0x17748f0, 14, 1, 50;
L_0x17714e0 .part L_0x176eb10, 14, 1;
L_0x1774250 .part v0x176abd0_0, 13, 1;
L_0x1774e60 .part/pv L_0x1772080, 15, 1, 50;
L_0x1774f00 .part L_0x176eb10, 15, 1;
L_0x1775120 .part v0x176abd0_0, 14, 1;
L_0x17754c0 .part/pv L_0x1775610, 16, 1, 50;
L_0x1774fa0 .part L_0x176eb10, 16, 1;
L_0x17757f0 .part v0x176abd0_0, 15, 1;
L_0x1775ad0 .part/pv L_0x1775f10, 17, 1, 50;
L_0x1775b70 .part L_0x176eb10, 17, 1;
L_0x1775dc0 .part v0x176abd0_0, 16, 1;
L_0x1776060 .part/pv L_0x17761b0, 18, 1, 50;
L_0x1775c10 .part L_0x176eb10, 18, 1;
L_0x1776360 .part v0x176abd0_0, 17, 1;
L_0x1776620 .part/pv L_0x1776a90, 19, 1, 50;
L_0x17766c0 .part L_0x176eb10, 19, 1;
L_0x1776940 .part v0x176abd0_0, 18, 1;
L_0x1776be0 .part/pv L_0x1776d30, 20, 1, 50;
L_0x1776760 .part L_0x176eb10, 20, 1;
L_0x1776f10 .part v0x176abd0_0, 19, 1;
L_0x1777200 .part/pv L_0x1777640, 21, 1, 50;
L_0x17772a0 .part L_0x176eb10, 21, 1;
L_0x1777550 .part v0x176abd0_0, 20, 1;
L_0x1777790 .part/pv L_0x17778e0, 22, 1, 50;
L_0x1777340 .part L_0x176eb10, 22, 1;
L_0x1777aa0 .part v0x176abd0_0, 21, 1;
L_0x1777d70 .part/pv L_0x17781e0, 23, 1, 50;
L_0x1777e10 .part L_0x176eb10, 23, 1;
L_0x17780f0 .part v0x176abd0_0, 22, 1;
L_0x1778330 .part/pv L_0x1778480, 24, 1, 50;
L_0x1777eb0 .part L_0x176eb10, 24, 1;
L_0x1778620 .part v0x176abd0_0, 23, 1;
L_0x1778920 .part/pv L_0x1778d20, 25, 1, 50;
L_0x17789c0 .part L_0x176eb10, 25, 1;
L_0x1778810 .part v0x176abd0_0, 24, 1;
L_0x1778e70 .part/pv L_0x1778fc0, 26, 1, 50;
L_0x1778a60 .part L_0x176eb10, 26, 1;
L_0x1779190 .part v0x176abd0_0, 25, 1;
L_0x17794c0 .part/pv L_0x17798a0, 27, 1, 50;
L_0x1779560 .part L_0x176eb10, 27, 1;
L_0x17793d0 .part v0x176abd0_0, 26, 1;
L_0x17799f0 .part/pv L_0x1773c10, 28, 1, 50;
L_0x1779600 .part L_0x176eb10, 28, 1;
L_0x1773b20 .part v0x176abd0_0, 27, 1;
L_0x1779ae0 .part/pv L_0x177a610, 29, 1, 50;
L_0x1779b80 .part L_0x176eb10, 29, 1;
L_0x177a4c0 .part v0x176abd0_0, 28, 1;
L_0x177a760 .part/pv L_0x1774df0, 30, 1, 50;
L_0x17746e0 .part L_0x176eb10, 30, 1;
L_0x177a150 .part v0x176abd0_0, 29, 1;
L_0x177a2e0 .part/pv L_0x1775210, 31, 1, 50;
L_0x177a380 .part L_0x176eb10, 31, 1;
L_0x177adb0 .part v0x176abd0_0, 30, 1;
L_0x1774a50 .part/pv L_0x177b850, 32, 1, 50;
L_0x1774af0 .part L_0x176eb10, 32, 1;
L_0x177b700 .part v0x176abd0_0, 31, 1;
L_0x177c130 .part/pv L_0x177c0a0, 33, 1, 50;
L_0x177c1d0 .part L_0x176eb10, 33, 1;
L_0x177bf50 .part v0x176abd0_0, 32, 1;
L_0x177c640 .part/pv L_0x177ca90, 34, 1, 50;
L_0x177c270 .part L_0x176eb10, 34, 1;
L_0x177c4b0 .part v0x176abd0_0, 33, 1;
L_0x177cbe0 .part/pv L_0x177c9d0, 35, 1, 50;
L_0x177cc80 .part L_0x176eb10, 35, 1;
L_0x177c880 .part v0x176abd0_0, 34, 1;
L_0x177d170 .part/pv L_0x177d5e0, 36, 1, 50;
L_0x177cd20 .part L_0x176eb10, 36, 1;
L_0x177cf60 .part v0x176abd0_0, 35, 1;
L_0x177d730 .part/pv L_0x177d500, 37, 1, 50;
L_0x177d7d0 .part L_0x176eb10, 37, 1;
L_0x177d3b0 .part v0x176abd0_0, 36, 1;
L_0x177dcf0 .part/pv L_0x177e140, 38, 1, 50;
L_0x177d870 .part L_0x176eb10, 38, 1;
L_0x177dab0 .part v0x176abd0_0, 37, 1;
L_0x177e290 .part/pv L_0x177e080, 39, 1, 50;
L_0x177e330 .part L_0x176eb10, 39, 1;
L_0x177df30 .part v0x176abd0_0, 38, 1;
L_0x177e830 .part/pv L_0x177ecb0, 40, 1, 50;
L_0x177e3d0 .part L_0x176eb10, 40, 1;
L_0x177e610 .part v0x176abd0_0, 39, 1;
L_0x177ee00 .part/pv L_0x177ebc0, 41, 1, 50;
L_0x177eea0 .part L_0x176eb10, 41, 1;
L_0x177ea70 .part v0x176abd0_0, 40, 1;
L_0x177f3d0 .part/pv L_0x177f2d0, 42, 1, 50;
L_0x177ef40 .part L_0x176eb10, 42, 1;
L_0x177f180 .part v0x176abd0_0, 41, 1;
L_0x177f970 .part/pv L_0x177f760, 43, 1, 50;
L_0x177fa10 .part L_0x176eb10, 43, 1;
L_0x177f610 .part v0x176abd0_0, 42, 1;
L_0x177ff20 .part/pv L_0x177fe40, 44, 1, 50;
L_0x177fab0 .part L_0x176eb10, 44, 1;
L_0x177fcf0 .part v0x176abd0_0, 43, 1;
L_0x17804f0 .part/pv L_0x17802b0, 45, 1, 50;
L_0x1780590 .part L_0x176eb10, 45, 1;
L_0x1780160 .part v0x176abd0_0, 44, 1;
L_0x1780a80 .part/pv L_0x17809c0, 46, 1, 50;
L_0x1780630 .part L_0x176eb10, 46, 1;
L_0x1780870 .part v0x176abd0_0, 45, 1;
L_0x1781030 .part/pv L_0x1780e10, 47, 1, 50;
L_0x17810d0 .part L_0x176eb10, 47, 1;
L_0x1780cc0 .part v0x176abd0_0, 46, 1;
L_0x17815f0 .part/pv L_0x1781500, 48, 1, 50;
L_0x1781170 .part L_0x176eb10, 48, 1;
L_0x17813b0 .part v0x176abd0_0, 47, 1;
L_0x1781bd0 .part/pv L_0x1781980, 49, 1, 50;
L_0x1781c70 .part L_0x176eb10, 49, 1;
L_0x1781830 .part v0x176abd0_0, 48, 1;
L_0x17821c0 .part v0x176abd0_0, 49, 1;
S_0x176a860 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 5 14, 6 1, S_0x1756240;
 .timescale -9 -12;
P_0x176a958 .param/l "SIZE" 6 1, +C4<0110010>;
v0x176a9f0_0 .alias "Clock", 0 0, v0x176e880_0;
v0x176aa90_0 .alias "D", 49 0, v0x176aea0_0;
v0x176ab30_0 .alias "Enable", 0 0, v0x176ad70_0;
v0x176abd0_0 .var "Q", 49 0;
v0x176ac50_0 .alias "Reset", 0 0, v0x176db00_0;
S_0x176a1e0 .scope generate, "PTS[0]" "PTS[0]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x176a2d8 .param/l "i" 5 18, +C4<00>;
S_0x176a390 .scope generate, "genblk2" "genblk2" 5 20, 5 20, S_0x176a1e0;
 .timescale -9 -12;
L_0x176f1e0 .functor AND 1, L_0x176ef80, L_0x176f0b0, C4<1>, C4<1>;
L_0x176f2c0 .functor AND 1, v0x17483a0_0, C4<1>, C4<1>, C4<1>;
L_0x176f370 .functor OR 1, L_0x176f1e0, L_0x176f2c0, C4<0>, C4<0>;
v0x176a480_0 .net *"_s0", 0 0, L_0x176ef80; 1 drivers
v0x176a520_0 .net *"_s2", 0 0, L_0x176f0b0; 1 drivers
v0x176a5c0_0 .net *"_s3", 0 0, L_0x176f1e0; 1 drivers
v0x176a660_0 .net *"_s5", 0 0, C4<1>; 1 drivers
v0x176a6e0_0 .net *"_s7", 0 0, L_0x176f2c0; 1 drivers
v0x176a780_0 .net *"_s9", 0 0, L_0x176f370; 1 drivers
L_0x176f0b0 .reduce/nor v0x17483a0_0;
S_0x1769b60 .scope generate, "PTS[1]" "PTS[1]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1769c58 .param/l "i" 5 18, +C4<01>;
S_0x1769d10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1769b60;
 .timescale -9 -12;
L_0x176f6a0 .functor AND 1, L_0x176f560, L_0x176f600, C4<1>, C4<1>;
L_0x176f890 .functor AND 1, v0x17483a0_0, L_0x176f7a0, C4<1>, C4<1>;
L_0x176f940 .functor OR 1, L_0x176f6a0, L_0x176f890, C4<0>, C4<0>;
v0x1769e00_0 .net *"_s0", 0 0, L_0x176f560; 1 drivers
v0x1769ea0_0 .net *"_s2", 0 0, L_0x176f600; 1 drivers
v0x1769f40_0 .net *"_s3", 0 0, L_0x176f6a0; 1 drivers
v0x1769fe0_0 .net *"_s5", 0 0, L_0x176f7a0; 1 drivers
v0x176a060_0 .net *"_s6", 0 0, L_0x176f890; 1 drivers
v0x176a100_0 .net *"_s8", 0 0, L_0x176f940; 1 drivers
L_0x176f600 .reduce/nor v0x17483a0_0;
S_0x17694e0 .scope generate, "PTS[2]" "PTS[2]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17695d8 .param/l "i" 5 18, +C4<010>;
S_0x1769690 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17694e0;
 .timescale -9 -12;
L_0x176f150 .functor AND 1, L_0x176fc00, L_0x176fca0, C4<1>, C4<1>;
L_0x176ff90 .functor AND 1, v0x17483a0_0, L_0x176fea0, C4<1>, C4<1>;
L_0x1770040 .functor OR 1, L_0x176f150, L_0x176ff90, C4<0>, C4<0>;
v0x1769780_0 .net *"_s0", 0 0, L_0x176fc00; 1 drivers
v0x1769820_0 .net *"_s2", 0 0, L_0x176fca0; 1 drivers
v0x17698c0_0 .net *"_s3", 0 0, L_0x176f150; 1 drivers
v0x1769960_0 .net *"_s5", 0 0, L_0x176fea0; 1 drivers
v0x17699e0_0 .net *"_s6", 0 0, L_0x176ff90; 1 drivers
v0x1769a80_0 .net *"_s8", 0 0, L_0x1770040; 1 drivers
L_0x176fca0 .reduce/nor v0x17483a0_0;
S_0x1768e60 .scope generate, "PTS[3]" "PTS[3]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1768f58 .param/l "i" 5 18, +C4<011>;
S_0x1769010 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1768e60;
 .timescale -9 -12;
L_0x17703d0 .functor AND 1, L_0x1770230, L_0x1770330, C4<1>, C4<1>;
L_0x17705b0 .functor AND 1, v0x17483a0_0, L_0x1770480, C4<1>, C4<1>;
L_0x1770610 .functor OR 1, L_0x17703d0, L_0x17705b0, C4<0>, C4<0>;
v0x1769100_0 .net *"_s0", 0 0, L_0x1770230; 1 drivers
v0x17691a0_0 .net *"_s2", 0 0, L_0x1770330; 1 drivers
v0x1769240_0 .net *"_s3", 0 0, L_0x17703d0; 1 drivers
v0x17692e0_0 .net *"_s5", 0 0, L_0x1770480; 1 drivers
v0x1769360_0 .net *"_s6", 0 0, L_0x17705b0; 1 drivers
v0x1769400_0 .net *"_s8", 0 0, L_0x1770610; 1 drivers
L_0x1770330 .reduce/nor v0x17483a0_0;
S_0x17687e0 .scope generate, "PTS[4]" "PTS[4]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17688d8 .param/l "i" 5 18, +C4<0100>;
S_0x1768990 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17687e0;
 .timescale -9 -12;
L_0x17702d0 .functor AND 1, L_0x1770870, L_0x1770a20, C4<1>, C4<1>;
L_0x1770c30 .functor AND 1, v0x17483a0_0, L_0x1770b10, C4<1>, C4<1>;
L_0x1770ce0 .functor OR 1, L_0x17702d0, L_0x1770c30, C4<0>, C4<0>;
v0x1768a80_0 .net *"_s0", 0 0, L_0x1770870; 1 drivers
v0x1768b20_0 .net *"_s2", 0 0, L_0x1770a20; 1 drivers
v0x1768bc0_0 .net *"_s3", 0 0, L_0x17702d0; 1 drivers
v0x1768c60_0 .net *"_s5", 0 0, L_0x1770b10; 1 drivers
v0x1768ce0_0 .net *"_s6", 0 0, L_0x1770c30; 1 drivers
v0x1768d80_0 .net *"_s8", 0 0, L_0x1770ce0; 1 drivers
L_0x1770a20 .reduce/nor v0x17483a0_0;
S_0x1768160 .scope generate, "PTS[5]" "PTS[5]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1768258 .param/l "i" 5 18, +C4<0101>;
S_0x1768310 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1768160;
 .timescale -9 -12;
L_0x17710a0 .functor AND 1, L_0x1770ed0, L_0x1771000, C4<1>, C4<1>;
L_0x1771240 .functor AND 1, v0x17483a0_0, L_0x17711a0, C4<1>, C4<1>;
L_0x17712f0 .functor OR 1, L_0x17710a0, L_0x1771240, C4<0>, C4<0>;
v0x1768400_0 .net *"_s0", 0 0, L_0x1770ed0; 1 drivers
v0x17684a0_0 .net *"_s2", 0 0, L_0x1771000; 1 drivers
v0x1768540_0 .net *"_s3", 0 0, L_0x17710a0; 1 drivers
v0x17685e0_0 .net *"_s5", 0 0, L_0x17711a0; 1 drivers
v0x1768660_0 .net *"_s6", 0 0, L_0x1771240; 1 drivers
v0x1768700_0 .net *"_s8", 0 0, L_0x17712f0; 1 drivers
L_0x1771000 .reduce/nor v0x17483a0_0;
S_0x1767ae0 .scope generate, "PTS[6]" "PTS[6]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1767bd8 .param/l "i" 5 18, +C4<0110>;
S_0x1767c90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1767ae0;
 .timescale -9 -12;
L_0x176fb30 .functor AND 1, L_0x1771690, L_0x1771730, C4<1>, C4<1>;
L_0x17715f0 .functor AND 1, v0x17483a0_0, L_0x176fd90, C4<1>, C4<1>;
L_0x1771ae0 .functor OR 1, L_0x176fb30, L_0x17715f0, C4<0>, C4<0>;
v0x1767d80_0 .net *"_s0", 0 0, L_0x1771690; 1 drivers
v0x1767e20_0 .net *"_s2", 0 0, L_0x1771730; 1 drivers
v0x1767ec0_0 .net *"_s3", 0 0, L_0x176fb30; 1 drivers
v0x1767f60_0 .net *"_s5", 0 0, L_0x176fd90; 1 drivers
v0x1767fe0_0 .net *"_s6", 0 0, L_0x17715f0; 1 drivers
v0x1768080_0 .net *"_s8", 0 0, L_0x1771ae0; 1 drivers
L_0x1771730 .reduce/nor v0x17483a0_0;
S_0x1767460 .scope generate, "PTS[7]" "PTS[7]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1767558 .param/l "i" 5 18, +C4<0111>;
S_0x1767610 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1767460;
 .timescale -9 -12;
L_0x1771e30 .functor AND 1, L_0x1771cd0, L_0x17719e0, C4<1>, C4<1>;
L_0x1770520 .functor AND 1, v0x17483a0_0, L_0x1771f30, C4<1>, C4<1>;
L_0x1772130 .functor OR 1, L_0x1771e30, L_0x1770520, C4<0>, C4<0>;
v0x1767700_0 .net *"_s0", 0 0, L_0x1771cd0; 1 drivers
v0x17677a0_0 .net *"_s2", 0 0, L_0x17719e0; 1 drivers
v0x1767840_0 .net *"_s3", 0 0, L_0x1771e30; 1 drivers
v0x17678e0_0 .net *"_s5", 0 0, L_0x1771f30; 1 drivers
v0x1767960_0 .net *"_s6", 0 0, L_0x1770520; 1 drivers
v0x1767a00_0 .net *"_s8", 0 0, L_0x1772130; 1 drivers
L_0x17719e0 .reduce/nor v0x17483a0_0;
S_0x1766de0 .scope generate, "PTS[8]" "PTS[8]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1766ed8 .param/l "i" 5 18, +C4<01000>;
S_0x1766f90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1766de0;
 .timescale -9 -12;
L_0x1772490 .functor AND 1, L_0x1771d70, L_0x17723f0, C4<1>, C4<1>;
L_0x1772320 .functor AND 1, v0x17483a0_0, L_0x1772590, C4<1>, C4<1>;
L_0x1772710 .functor OR 1, L_0x1772490, L_0x1772320, C4<0>, C4<0>;
v0x1767080_0 .net *"_s0", 0 0, L_0x1771d70; 1 drivers
v0x1767120_0 .net *"_s2", 0 0, L_0x17723f0; 1 drivers
v0x17671c0_0 .net *"_s3", 0 0, L_0x1772490; 1 drivers
v0x1767260_0 .net *"_s5", 0 0, L_0x1772590; 1 drivers
v0x17672e0_0 .net *"_s6", 0 0, L_0x1772320; 1 drivers
v0x1767380_0 .net *"_s8", 0 0, L_0x1772710; 1 drivers
L_0x17723f0 .reduce/nor v0x17483a0_0;
S_0x1766760 .scope generate, "PTS[9]" "PTS[9]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1766858 .param/l "i" 5 18, +C4<01001>;
S_0x1766910 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1766760;
 .timescale -9 -12;
L_0x1772a90 .functor AND 1, L_0x1772900, L_0x1772630, C4<1>, C4<1>;
L_0x1772c30 .functor AND 1, v0x17483a0_0, L_0x1772b90, C4<1>, C4<1>;
L_0x1772ce0 .functor OR 1, L_0x1772a90, L_0x1772c30, C4<0>, C4<0>;
v0x1766a00_0 .net *"_s0", 0 0, L_0x1772900; 1 drivers
v0x1766aa0_0 .net *"_s2", 0 0, L_0x1772630; 1 drivers
v0x1766b40_0 .net *"_s3", 0 0, L_0x1772a90; 1 drivers
v0x1766be0_0 .net *"_s5", 0 0, L_0x1772b90; 1 drivers
v0x1766c60_0 .net *"_s6", 0 0, L_0x1772c30; 1 drivers
v0x1766d00_0 .net *"_s8", 0 0, L_0x1772ce0; 1 drivers
L_0x1772630 .reduce/nor v0x17483a0_0;
S_0x17660e0 .scope generate, "PTS[10]" "PTS[10]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17661d8 .param/l "i" 5 18, +C4<01010>;
S_0x1766290 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17660e0;
 .timescale -9 -12;
L_0x1773070 .functor AND 1, L_0x17729a0, L_0x1772fd0, C4<1>, C4<1>;
L_0x1772ed0 .functor AND 1, v0x17483a0_0, L_0x1773120, C4<1>, C4<1>;
L_0x17732d0 .functor OR 1, L_0x1773070, L_0x1772ed0, C4<0>, C4<0>;
v0x1766380_0 .net *"_s0", 0 0, L_0x17729a0; 1 drivers
v0x1766420_0 .net *"_s2", 0 0, L_0x1772fd0; 1 drivers
v0x17664c0_0 .net *"_s3", 0 0, L_0x1773070; 1 drivers
v0x1766560_0 .net *"_s5", 0 0, L_0x1773120; 1 drivers
v0x17665e0_0 .net *"_s6", 0 0, L_0x1772ed0; 1 drivers
v0x1766680_0 .net *"_s8", 0 0, L_0x17732d0; 1 drivers
L_0x1772fd0 .reduce/nor v0x17483a0_0;
S_0x1765a60 .scope generate, "PTS[11]" "PTS[11]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1765b58 .param/l "i" 5 18, +C4<01011>;
S_0x1765c10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1765a60;
 .timescale -9 -12;
L_0x1773260 .functor AND 1, L_0x1773470, L_0x17731c0, C4<1>, C4<1>;
L_0x1773770 .functor AND 1, v0x17483a0_0, L_0x17736d0, C4<1>, C4<1>;
L_0x1773820 .functor OR 1, L_0x1773260, L_0x1773770, C4<0>, C4<0>;
v0x1765d00_0 .net *"_s0", 0 0, L_0x1773470; 1 drivers
v0x1765da0_0 .net *"_s2", 0 0, L_0x17731c0; 1 drivers
v0x1765e40_0 .net *"_s3", 0 0, L_0x1773260; 1 drivers
v0x1765ee0_0 .net *"_s5", 0 0, L_0x17736d0; 1 drivers
v0x1765f60_0 .net *"_s6", 0 0, L_0x1773770; 1 drivers
v0x1766000_0 .net *"_s8", 0 0, L_0x1773820; 1 drivers
L_0x17731c0 .reduce/nor v0x17483a0_0;
S_0x17653e0 .scope generate, "PTS[12]" "PTS[12]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17654d8 .param/l "i" 5 18, +C4<01100>;
S_0x1765590 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17653e0;
 .timescale -9 -12;
L_0x17709b0 .functor AND 1, L_0x1773510, L_0x1770910, C4<1>, C4<1>;
L_0x1773a10 .functor AND 1, v0x17483a0_0, L_0x1773da0, C4<1>, C4<1>;
L_0x1773ac0 .functor OR 1, L_0x17709b0, L_0x1773a10, C4<0>, C4<0>;
v0x1765680_0 .net *"_s0", 0 0, L_0x1773510; 1 drivers
v0x1765720_0 .net *"_s2", 0 0, L_0x1770910; 1 drivers
v0x17657c0_0 .net *"_s3", 0 0, L_0x17709b0; 1 drivers
v0x1765860_0 .net *"_s5", 0 0, L_0x1773da0; 1 drivers
v0x17658e0_0 .net *"_s6", 0 0, L_0x1773a10; 1 drivers
v0x1765980_0 .net *"_s8", 0 0, L_0x1773ac0; 1 drivers
L_0x1770910 .reduce/nor v0x17483a0_0;
S_0x1764d60 .scope generate, "PTS[13]" "PTS[13]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1764e58 .param/l "i" 5 18, +C4<01101>;
S_0x1764f10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1764d60;
 .timescale -9 -12;
L_0x1773ee0 .functor AND 1, L_0x1774110, L_0x1773e40, C4<1>, C4<1>;
L_0x1774440 .functor AND 1, v0x17483a0_0, L_0x17743a0, C4<1>, C4<1>;
L_0x17744f0 .functor OR 1, L_0x1773ee0, L_0x1774440, C4<0>, C4<0>;
v0x1765000_0 .net *"_s0", 0 0, L_0x1774110; 1 drivers
v0x17650a0_0 .net *"_s2", 0 0, L_0x1773e40; 1 drivers
v0x1765140_0 .net *"_s3", 0 0, L_0x1773ee0; 1 drivers
v0x17651e0_0 .net *"_s5", 0 0, L_0x17743a0; 1 drivers
v0x1765260_0 .net *"_s6", 0 0, L_0x1774440; 1 drivers
v0x1765300_0 .net *"_s8", 0 0, L_0x17744f0; 1 drivers
L_0x1773e40 .reduce/nor v0x17483a0_0;
S_0x17646e0 .scope generate, "PTS[14]" "PTS[14]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17647d8 .param/l "i" 5 18, +C4<01110>;
S_0x1764890 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17646e0;
 .timescale -9 -12;
L_0x1771580 .functor AND 1, L_0x17714e0, L_0x17741b0, C4<1>, C4<1>;
L_0x1770bb0 .functor AND 1, v0x17483a0_0, L_0x1774250, C4<1>, C4<1>;
L_0x17748f0 .functor OR 1, L_0x1771580, L_0x1770bb0, C4<0>, C4<0>;
v0x1764980_0 .net *"_s0", 0 0, L_0x17714e0; 1 drivers
v0x1764a20_0 .net *"_s2", 0 0, L_0x17741b0; 1 drivers
v0x1764ac0_0 .net *"_s3", 0 0, L_0x1771580; 1 drivers
v0x1764b60_0 .net *"_s5", 0 0, L_0x1774250; 1 drivers
v0x1764be0_0 .net *"_s6", 0 0, L_0x1770bb0; 1 drivers
v0x1764c80_0 .net *"_s8", 0 0, L_0x17748f0; 1 drivers
L_0x17741b0 .reduce/nor v0x17483a0_0;
S_0x1764060 .scope generate, "PTS[15]" "PTS[15]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1764158 .param/l "i" 5 18, +C4<01111>;
S_0x1764210 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1764060;
 .timescale -9 -12;
L_0x17749f0 .functor AND 1, L_0x1774f00, L_0x17717d0, C4<1>, C4<1>;
L_0x1771fd0 .functor AND 1, v0x17483a0_0, L_0x1775120, C4<1>, C4<1>;
L_0x1772080 .functor OR 1, L_0x17749f0, L_0x1771fd0, C4<0>, C4<0>;
v0x1764300_0 .net *"_s0", 0 0, L_0x1774f00; 1 drivers
v0x17643a0_0 .net *"_s2", 0 0, L_0x17717d0; 1 drivers
v0x1764440_0 .net *"_s3", 0 0, L_0x17749f0; 1 drivers
v0x17644e0_0 .net *"_s5", 0 0, L_0x1775120; 1 drivers
v0x1764560_0 .net *"_s6", 0 0, L_0x1771fd0; 1 drivers
v0x1764600_0 .net *"_s8", 0 0, L_0x1772080; 1 drivers
L_0x17717d0 .reduce/nor v0x17483a0_0;
S_0x17639e0 .scope generate, "PTS[16]" "PTS[16]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1763ad8 .param/l "i" 5 18, +C4<010000>;
S_0x1763b90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17639e0;
 .timescale -9 -12;
L_0x17756f0 .functor AND 1, L_0x1774fa0, L_0x1775040, C4<1>, C4<1>;
L_0x1775560 .functor AND 1, v0x17483a0_0, L_0x17757f0, C4<1>, C4<1>;
L_0x1775610 .functor OR 1, L_0x17756f0, L_0x1775560, C4<0>, C4<0>;
v0x1763c80_0 .net *"_s0", 0 0, L_0x1774fa0; 1 drivers
v0x1763d20_0 .net *"_s2", 0 0, L_0x1775040; 1 drivers
v0x1763dc0_0 .net *"_s3", 0 0, L_0x17756f0; 1 drivers
v0x1763e60_0 .net *"_s5", 0 0, L_0x17757f0; 1 drivers
v0x1763ee0_0 .net *"_s6", 0 0, L_0x1775560; 1 drivers
v0x1763f80_0 .net *"_s8", 0 0, L_0x1775610; 1 drivers
L_0x1775040 .reduce/nor v0x17483a0_0;
S_0x1763360 .scope generate, "PTS[17]" "PTS[17]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1763458 .param/l "i" 5 18, +C4<010001>;
S_0x1763510 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1763360;
 .timescale -9 -12;
L_0x1775930 .functor AND 1, L_0x1775b70, L_0x1775890, C4<1>, C4<1>;
L_0x1775e60 .functor AND 1, v0x17483a0_0, L_0x1775dc0, C4<1>, C4<1>;
L_0x1775f10 .functor OR 1, L_0x1775930, L_0x1775e60, C4<0>, C4<0>;
v0x1763600_0 .net *"_s0", 0 0, L_0x1775b70; 1 drivers
v0x17636a0_0 .net *"_s2", 0 0, L_0x1775890; 1 drivers
v0x1763740_0 .net *"_s3", 0 0, L_0x1775930; 1 drivers
v0x17637e0_0 .net *"_s5", 0 0, L_0x1775dc0; 1 drivers
v0x1763860_0 .net *"_s6", 0 0, L_0x1775e60; 1 drivers
v0x1763900_0 .net *"_s8", 0 0, L_0x1775f10; 1 drivers
L_0x1775890 .reduce/nor v0x17483a0_0;
S_0x1762ce0 .scope generate, "PTS[18]" "PTS[18]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1762dd8 .param/l "i" 5 18, +C4<010010>;
S_0x1762e90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1762ce0;
 .timescale -9 -12;
L_0x1775d50 .functor AND 1, L_0x1775c10, L_0x1775cb0, C4<1>, C4<1>;
L_0x1776100 .functor AND 1, v0x17483a0_0, L_0x1776360, C4<1>, C4<1>;
L_0x17761b0 .functor OR 1, L_0x1775d50, L_0x1776100, C4<0>, C4<0>;
v0x1762f80_0 .net *"_s0", 0 0, L_0x1775c10; 1 drivers
v0x1763020_0 .net *"_s2", 0 0, L_0x1775cb0; 1 drivers
v0x17630c0_0 .net *"_s3", 0 0, L_0x1775d50; 1 drivers
v0x1763160_0 .net *"_s5", 0 0, L_0x1776360; 1 drivers
v0x17631e0_0 .net *"_s6", 0 0, L_0x1776100; 1 drivers
v0x1763280_0 .net *"_s8", 0 0, L_0x17761b0; 1 drivers
L_0x1775cb0 .reduce/nor v0x17483a0_0;
S_0x1762660 .scope generate, "PTS[19]" "PTS[19]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1762758 .param/l "i" 5 18, +C4<010011>;
S_0x1762810 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1762660;
 .timescale -9 -12;
L_0x17764a0 .functor AND 1, L_0x17766c0, L_0x1776400, C4<1>, C4<1>;
L_0x17769e0 .functor AND 1, v0x17483a0_0, L_0x1776940, C4<1>, C4<1>;
L_0x1776a90 .functor OR 1, L_0x17764a0, L_0x17769e0, C4<0>, C4<0>;
v0x1762900_0 .net *"_s0", 0 0, L_0x17766c0; 1 drivers
v0x17629a0_0 .net *"_s2", 0 0, L_0x1776400; 1 drivers
v0x1762a40_0 .net *"_s3", 0 0, L_0x17764a0; 1 drivers
v0x1762ae0_0 .net *"_s5", 0 0, L_0x1776940; 1 drivers
v0x1762b60_0 .net *"_s6", 0 0, L_0x17769e0; 1 drivers
v0x1762c00_0 .net *"_s8", 0 0, L_0x1776a90; 1 drivers
L_0x1776400 .reduce/nor v0x17483a0_0;
S_0x1761fe0 .scope generate, "PTS[20]" "PTS[20]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17620d8 .param/l "i" 5 18, +C4<010100>;
S_0x1762190 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1761fe0;
 .timescale -9 -12;
L_0x17768a0 .functor AND 1, L_0x1776760, L_0x1776800, C4<1>, C4<1>;
L_0x1776c80 .functor AND 1, v0x17483a0_0, L_0x1776f10, C4<1>, C4<1>;
L_0x1776d30 .functor OR 1, L_0x17768a0, L_0x1776c80, C4<0>, C4<0>;
v0x1762280_0 .net *"_s0", 0 0, L_0x1776760; 1 drivers
v0x1762320_0 .net *"_s2", 0 0, L_0x1776800; 1 drivers
v0x17623c0_0 .net *"_s3", 0 0, L_0x17768a0; 1 drivers
v0x1762460_0 .net *"_s5", 0 0, L_0x1776f10; 1 drivers
v0x17624e0_0 .net *"_s6", 0 0, L_0x1776c80; 1 drivers
v0x1762580_0 .net *"_s8", 0 0, L_0x1776d30; 1 drivers
L_0x1776800 .reduce/nor v0x17483a0_0;
S_0x1761960 .scope generate, "PTS[21]" "PTS[21]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1761a58 .param/l "i" 5 18, +C4<010101>;
S_0x1761b10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1761960;
 .timescale -9 -12;
L_0x1777050 .functor AND 1, L_0x17772a0, L_0x1776fb0, C4<1>, C4<1>;
L_0x1777150 .functor AND 1, v0x17483a0_0, L_0x1777550, C4<1>, C4<1>;
L_0x1777640 .functor OR 1, L_0x1777050, L_0x1777150, C4<0>, C4<0>;
v0x1761c00_0 .net *"_s0", 0 0, L_0x17772a0; 1 drivers
v0x1761ca0_0 .net *"_s2", 0 0, L_0x1776fb0; 1 drivers
v0x1761d40_0 .net *"_s3", 0 0, L_0x1777050; 1 drivers
v0x1761de0_0 .net *"_s5", 0 0, L_0x1777550; 1 drivers
v0x1761e60_0 .net *"_s6", 0 0, L_0x1777150; 1 drivers
v0x1761f00_0 .net *"_s8", 0 0, L_0x1777640; 1 drivers
L_0x1776fb0 .reduce/nor v0x17483a0_0;
S_0x17612e0 .scope generate, "PTS[22]" "PTS[22]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17613d8 .param/l "i" 5 18, +C4<010110>;
S_0x1761490 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17612e0;
 .timescale -9 -12;
L_0x1777480 .functor AND 1, L_0x1777340, L_0x17773e0, C4<1>, C4<1>;
L_0x1777830 .functor AND 1, v0x17483a0_0, L_0x1777aa0, C4<1>, C4<1>;
L_0x17778e0 .functor OR 1, L_0x1777480, L_0x1777830, C4<0>, C4<0>;
v0x1761580_0 .net *"_s0", 0 0, L_0x1777340; 1 drivers
v0x1761620_0 .net *"_s2", 0 0, L_0x17773e0; 1 drivers
v0x17616c0_0 .net *"_s3", 0 0, L_0x1777480; 1 drivers
v0x1761760_0 .net *"_s5", 0 0, L_0x1777aa0; 1 drivers
v0x17617e0_0 .net *"_s6", 0 0, L_0x1777830; 1 drivers
v0x1761880_0 .net *"_s8", 0 0, L_0x17778e0; 1 drivers
L_0x17773e0 .reduce/nor v0x17483a0_0;
S_0x1760c60 .scope generate, "PTS[23]" "PTS[23]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1760d58 .param/l "i" 5 18, +C4<010111>;
S_0x1760e10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1760c60;
 .timescale -9 -12;
L_0x1777be0 .functor AND 1, L_0x1777e10, L_0x1777b40, C4<1>, C4<1>;
L_0x1777ce0 .functor AND 1, v0x17483a0_0, L_0x17780f0, C4<1>, C4<1>;
L_0x17781e0 .functor OR 1, L_0x1777be0, L_0x1777ce0, C4<0>, C4<0>;
v0x1760f00_0 .net *"_s0", 0 0, L_0x1777e10; 1 drivers
v0x1760fa0_0 .net *"_s2", 0 0, L_0x1777b40; 1 drivers
v0x1761040_0 .net *"_s3", 0 0, L_0x1777be0; 1 drivers
v0x17610e0_0 .net *"_s5", 0 0, L_0x17780f0; 1 drivers
v0x1761160_0 .net *"_s6", 0 0, L_0x1777ce0; 1 drivers
v0x1761200_0 .net *"_s8", 0 0, L_0x17781e0; 1 drivers
L_0x1777b40 .reduce/nor v0x17483a0_0;
S_0x17605e0 .scope generate, "PTS[24]" "PTS[24]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17606d8 .param/l "i" 5 18, +C4<011000>;
S_0x1760790 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17605e0;
 .timescale -9 -12;
L_0x1777ff0 .functor AND 1, L_0x1777eb0, L_0x1777f50, C4<1>, C4<1>;
L_0x17783d0 .functor AND 1, v0x17483a0_0, L_0x1778620, C4<1>, C4<1>;
L_0x1778480 .functor OR 1, L_0x1777ff0, L_0x17783d0, C4<0>, C4<0>;
v0x1760880_0 .net *"_s0", 0 0, L_0x1777eb0; 1 drivers
v0x1760920_0 .net *"_s2", 0 0, L_0x1777f50; 1 drivers
v0x17609c0_0 .net *"_s3", 0 0, L_0x1777ff0; 1 drivers
v0x1760a60_0 .net *"_s5", 0 0, L_0x1778620; 1 drivers
v0x1760ae0_0 .net *"_s6", 0 0, L_0x17783d0; 1 drivers
v0x1760b80_0 .net *"_s8", 0 0, L_0x1778480; 1 drivers
L_0x1777f50 .reduce/nor v0x17483a0_0;
S_0x175ffe0 .scope generate, "PTS[25]" "PTS[25]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17497a8 .param/l "i" 5 18, +C4<011001>;
S_0x17600f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175ffe0;
 .timescale -9 -12;
L_0x1778760 .functor AND 1, L_0x17789c0, L_0x17786c0, C4<1>, C4<1>;
L_0x17788b0 .functor AND 1, v0x17483a0_0, L_0x1778810, C4<1>, C4<1>;
L_0x1778d20 .functor OR 1, L_0x1778760, L_0x17788b0, C4<0>, C4<0>;
v0x17601e0_0 .net *"_s0", 0 0, L_0x17789c0; 1 drivers
v0x17602a0_0 .net *"_s2", 0 0, L_0x17786c0; 1 drivers
v0x1760340_0 .net *"_s3", 0 0, L_0x1778760; 1 drivers
v0x17603e0_0 .net *"_s5", 0 0, L_0x1778810; 1 drivers
v0x1760460_0 .net *"_s6", 0 0, L_0x17788b0; 1 drivers
v0x1760500_0 .net *"_s8", 0 0, L_0x1778d20; 1 drivers
L_0x17786c0 .reduce/nor v0x17483a0_0;
S_0x175f980 .scope generate, "PTS[26]" "PTS[26]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175fa78 .param/l "i" 5 18, +C4<011010>;
S_0x175fb30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175f980;
 .timescale -9 -12;
L_0x1778ba0 .functor AND 1, L_0x1778a60, L_0x1778b00, C4<1>, C4<1>;
L_0x1778f10 .functor AND 1, v0x17483a0_0, L_0x1779190, C4<1>, C4<1>;
L_0x1778fc0 .functor OR 1, L_0x1778ba0, L_0x1778f10, C4<0>, C4<0>;
v0x175fc20_0 .net *"_s0", 0 0, L_0x1778a60; 1 drivers
v0x175fcc0_0 .net *"_s2", 0 0, L_0x1778b00; 1 drivers
v0x175fd60_0 .net *"_s3", 0 0, L_0x1778ba0; 1 drivers
v0x175fe00_0 .net *"_s5", 0 0, L_0x1779190; 1 drivers
v0x175fe80_0 .net *"_s6", 0 0, L_0x1778f10; 1 drivers
v0x175ff20_0 .net *"_s8", 0 0, L_0x1778fc0; 1 drivers
L_0x1778b00 .reduce/nor v0x17483a0_0;
S_0x175f300 .scope generate, "PTS[27]" "PTS[27]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175f3f8 .param/l "i" 5 18, +C4<011011>;
S_0x175f4b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175f300;
 .timescale -9 -12;
L_0x17792d0 .functor AND 1, L_0x1779560, L_0x1779230, C4<1>, C4<1>;
L_0x1779110 .functor AND 1, v0x17483a0_0, L_0x17793d0, C4<1>, C4<1>;
L_0x17798a0 .functor OR 1, L_0x17792d0, L_0x1779110, C4<0>, C4<0>;
v0x175f5a0_0 .net *"_s0", 0 0, L_0x1779560; 1 drivers
v0x175f640_0 .net *"_s2", 0 0, L_0x1779230; 1 drivers
v0x175f6e0_0 .net *"_s3", 0 0, L_0x17792d0; 1 drivers
v0x175f780_0 .net *"_s5", 0 0, L_0x17793d0; 1 drivers
v0x175f800_0 .net *"_s6", 0 0, L_0x1779110; 1 drivers
v0x175f8a0_0 .net *"_s8", 0 0, L_0x17798a0; 1 drivers
L_0x1779230 .reduce/nor v0x17483a0_0;
S_0x175ec80 .scope generate, "PTS[28]" "PTS[28]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175ed78 .param/l "i" 5 18, +C4<011100>;
S_0x175ee30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175ec80;
 .timescale -9 -12;
L_0x1779740 .functor AND 1, L_0x1779600, L_0x17796a0, C4<1>, C4<1>;
L_0x1779840 .functor AND 1, v0x17483a0_0, L_0x1773b20, C4<1>, C4<1>;
L_0x1773c10 .functor OR 1, L_0x1779740, L_0x1779840, C4<0>, C4<0>;
v0x175ef20_0 .net *"_s0", 0 0, L_0x1779600; 1 drivers
v0x175efc0_0 .net *"_s2", 0 0, L_0x17796a0; 1 drivers
v0x175f060_0 .net *"_s3", 0 0, L_0x1779740; 1 drivers
v0x175f100_0 .net *"_s5", 0 0, L_0x1773b20; 1 drivers
v0x175f180_0 .net *"_s6", 0 0, L_0x1779840; 1 drivers
v0x175f220_0 .net *"_s8", 0 0, L_0x1773c10; 1 drivers
L_0x17796a0 .reduce/nor v0x17483a0_0;
S_0x175e600 .scope generate, "PTS[29]" "PTS[29]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175e6f8 .param/l "i" 5 18, +C4<011101>;
S_0x175e7b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175e600;
 .timescale -9 -12;
L_0x1779cc0 .functor AND 1, L_0x1779b80, L_0x1779c20, C4<1>, C4<1>;
L_0x177a560 .functor AND 1, v0x17483a0_0, L_0x177a4c0, C4<1>, C4<1>;
L_0x177a610 .functor OR 1, L_0x1779cc0, L_0x177a560, C4<0>, C4<0>;
v0x175e8a0_0 .net *"_s0", 0 0, L_0x1779b80; 1 drivers
v0x175e940_0 .net *"_s2", 0 0, L_0x1779c20; 1 drivers
v0x175e9e0_0 .net *"_s3", 0 0, L_0x1779cc0; 1 drivers
v0x175ea80_0 .net *"_s5", 0 0, L_0x177a4c0; 1 drivers
v0x175eb00_0 .net *"_s6", 0 0, L_0x177a560; 1 drivers
v0x175eba0_0 .net *"_s8", 0 0, L_0x177a610; 1 drivers
L_0x1779c20 .reduce/nor v0x17483a0_0;
S_0x175df80 .scope generate, "PTS[30]" "PTS[30]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175e078 .param/l "i" 5 18, +C4<011110>;
S_0x175e130 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175df80;
 .timescale -9 -12;
L_0x176af20 .functor AND 1, L_0x17746e0, L_0x1774780, C4<1>, C4<1>;
L_0x1774d40 .functor AND 1, v0x17483a0_0, L_0x177a150, C4<1>, C4<1>;
L_0x1774df0 .functor OR 1, L_0x176af20, L_0x1774d40, C4<0>, C4<0>;
v0x175e220_0 .net *"_s0", 0 0, L_0x17746e0; 1 drivers
v0x175e2c0_0 .net *"_s2", 0 0, L_0x1774780; 1 drivers
v0x175e360_0 .net *"_s3", 0 0, L_0x176af20; 1 drivers
v0x175e400_0 .net *"_s5", 0 0, L_0x177a150; 1 drivers
v0x175e480_0 .net *"_s6", 0 0, L_0x1774d40; 1 drivers
v0x175e520_0 .net *"_s8", 0 0, L_0x1774df0; 1 drivers
L_0x1774780 .reduce/nor v0x17483a0_0;
S_0x175d900 .scope generate, "PTS[31]" "PTS[31]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175d9f8 .param/l "i" 5 18, +C4<011111>;
S_0x175dab0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175d900;
 .timescale -9 -12;
L_0x177acb0 .functor AND 1, L_0x177a380, L_0x177ac10, C4<1>, C4<1>;
L_0x177ae50 .functor AND 1, v0x17483a0_0, L_0x177adb0, C4<1>, C4<1>;
L_0x1775210 .functor OR 1, L_0x177acb0, L_0x177ae50, C4<0>, C4<0>;
v0x175dba0_0 .net *"_s0", 0 0, L_0x177a380; 1 drivers
v0x175dc40_0 .net *"_s2", 0 0, L_0x177ac10; 1 drivers
v0x175dce0_0 .net *"_s3", 0 0, L_0x177acb0; 1 drivers
v0x175dd80_0 .net *"_s5", 0 0, L_0x177adb0; 1 drivers
v0x175de00_0 .net *"_s6", 0 0, L_0x177ae50; 1 drivers
v0x175dea0_0 .net *"_s8", 0 0, L_0x1775210; 1 drivers
L_0x177ac10 .reduce/nor v0x17483a0_0;
S_0x175d280 .scope generate, "PTS[32]" "PTS[32]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175d378 .param/l "i" 5 18, +C4<0100000>;
S_0x175d410 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175d280;
 .timescale -9 -12;
L_0x1774c30 .functor AND 1, L_0x1774af0, L_0x1774b90, C4<1>, C4<1>;
L_0x177b7a0 .functor AND 1, v0x17483a0_0, L_0x177b700, C4<1>, C4<1>;
L_0x177b850 .functor OR 1, L_0x1774c30, L_0x177b7a0, C4<0>, C4<0>;
v0x175d500_0 .net *"_s0", 0 0, L_0x1774af0; 1 drivers
v0x175d5c0_0 .net *"_s2", 0 0, L_0x1774b90; 1 drivers
v0x175d660_0 .net *"_s3", 0 0, L_0x1774c30; 1 drivers
v0x175d700_0 .net *"_s5", 0 0, L_0x177b700; 1 drivers
v0x175d780_0 .net *"_s6", 0 0, L_0x177b7a0; 1 drivers
v0x175d820_0 .net *"_s8", 0 0, L_0x177b850; 1 drivers
L_0x1774b90 .reduce/nor v0x17483a0_0;
S_0x175cc00 .scope generate, "PTS[33]" "PTS[33]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175ccf8 .param/l "i" 5 18, +C4<0100001>;
S_0x175cd90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175cc00;
 .timescale -9 -12;
L_0x177b9a0 .functor AND 1, L_0x177c1d0, L_0x177be10, C4<1>, C4<1>;
L_0x177bff0 .functor AND 1, v0x17483a0_0, L_0x177bf50, C4<1>, C4<1>;
L_0x177c0a0 .functor OR 1, L_0x177b9a0, L_0x177bff0, C4<0>, C4<0>;
v0x175ce80_0 .net *"_s0", 0 0, L_0x177c1d0; 1 drivers
v0x175cf40_0 .net *"_s2", 0 0, L_0x177be10; 1 drivers
v0x175cfe0_0 .net *"_s3", 0 0, L_0x177b9a0; 1 drivers
v0x175d080_0 .net *"_s5", 0 0, L_0x177bf50; 1 drivers
v0x175d100_0 .net *"_s6", 0 0, L_0x177bff0; 1 drivers
v0x175d1a0_0 .net *"_s8", 0 0, L_0x177c0a0; 1 drivers
L_0x177be10 .reduce/nor v0x17483a0_0;
S_0x175c580 .scope generate, "PTS[34]" "PTS[34]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175c678 .param/l "i" 5 18, +C4<0100010>;
S_0x175c710 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175c580;
 .timescale -9 -12;
L_0x177c3b0 .functor AND 1, L_0x177c270, L_0x177c310, C4<1>, C4<1>;
L_0x177ca30 .functor AND 1, v0x17483a0_0, L_0x177c4b0, C4<1>, C4<1>;
L_0x177ca90 .functor OR 1, L_0x177c3b0, L_0x177ca30, C4<0>, C4<0>;
v0x175c800_0 .net *"_s0", 0 0, L_0x177c270; 1 drivers
v0x175c8c0_0 .net *"_s2", 0 0, L_0x177c310; 1 drivers
v0x175c960_0 .net *"_s3", 0 0, L_0x177c3b0; 1 drivers
v0x175ca00_0 .net *"_s5", 0 0, L_0x177c4b0; 1 drivers
v0x175ca80_0 .net *"_s6", 0 0, L_0x177ca30; 1 drivers
v0x175cb20_0 .net *"_s8", 0 0, L_0x177ca90; 1 drivers
L_0x177c310 .reduce/nor v0x17483a0_0;
S_0x175bf00 .scope generate, "PTS[35]" "PTS[35]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175bff8 .param/l "i" 5 18, +C4<0100011>;
S_0x175c090 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175bf00;
 .timescale -9 -12;
L_0x177c780 .functor AND 1, L_0x177cc80, L_0x177c6e0, C4<1>, C4<1>;
L_0x177c920 .functor AND 1, v0x17483a0_0, L_0x177c880, C4<1>, C4<1>;
L_0x177c9d0 .functor OR 1, L_0x177c780, L_0x177c920, C4<0>, C4<0>;
v0x175c180_0 .net *"_s0", 0 0, L_0x177cc80; 1 drivers
v0x175c240_0 .net *"_s2", 0 0, L_0x177c6e0; 1 drivers
v0x175c2e0_0 .net *"_s3", 0 0, L_0x177c780; 1 drivers
v0x175c380_0 .net *"_s5", 0 0, L_0x177c880; 1 drivers
v0x175c400_0 .net *"_s6", 0 0, L_0x177c920; 1 drivers
v0x175c4a0_0 .net *"_s8", 0 0, L_0x177c9d0; 1 drivers
L_0x177c6e0 .reduce/nor v0x17483a0_0;
S_0x175b880 .scope generate, "PTS[36]" "PTS[36]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175b978 .param/l "i" 5 18, +C4<0100100>;
S_0x175ba10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175b880;
 .timescale -9 -12;
L_0x177ce60 .functor AND 1, L_0x177cd20, L_0x177cdc0, C4<1>, C4<1>;
L_0x177d000 .functor AND 1, v0x17483a0_0, L_0x177cf60, C4<1>, C4<1>;
L_0x177d5e0 .functor OR 1, L_0x177ce60, L_0x177d000, C4<0>, C4<0>;
v0x175bb00_0 .net *"_s0", 0 0, L_0x177cd20; 1 drivers
v0x175bbc0_0 .net *"_s2", 0 0, L_0x177cdc0; 1 drivers
v0x175bc60_0 .net *"_s3", 0 0, L_0x177ce60; 1 drivers
v0x175bd00_0 .net *"_s5", 0 0, L_0x177cf60; 1 drivers
v0x175bd80_0 .net *"_s6", 0 0, L_0x177d000; 1 drivers
v0x175be20_0 .net *"_s8", 0 0, L_0x177d5e0; 1 drivers
L_0x177cdc0 .reduce/nor v0x17483a0_0;
S_0x175b200 .scope generate, "PTS[37]" "PTS[37]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175b2f8 .param/l "i" 5 18, +C4<0100101>;
S_0x175b390 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175b200;
 .timescale -9 -12;
L_0x177d2b0 .functor AND 1, L_0x177d7d0, L_0x177d210, C4<1>, C4<1>;
L_0x177d450 .functor AND 1, v0x17483a0_0, L_0x177d3b0, C4<1>, C4<1>;
L_0x177d500 .functor OR 1, L_0x177d2b0, L_0x177d450, C4<0>, C4<0>;
v0x175b480_0 .net *"_s0", 0 0, L_0x177d7d0; 1 drivers
v0x175b540_0 .net *"_s2", 0 0, L_0x177d210; 1 drivers
v0x175b5e0_0 .net *"_s3", 0 0, L_0x177d2b0; 1 drivers
v0x175b680_0 .net *"_s5", 0 0, L_0x177d3b0; 1 drivers
v0x175b700_0 .net *"_s6", 0 0, L_0x177d450; 1 drivers
v0x175b7a0_0 .net *"_s8", 0 0, L_0x177d500; 1 drivers
L_0x177d210 .reduce/nor v0x17483a0_0;
S_0x175ab80 .scope generate, "PTS[38]" "PTS[38]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175ac78 .param/l "i" 5 18, +C4<0100110>;
S_0x175ad10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175ab80;
 .timescale -9 -12;
L_0x177d9b0 .functor AND 1, L_0x177d870, L_0x177d910, C4<1>, C4<1>;
L_0x177db50 .functor AND 1, v0x17483a0_0, L_0x177dab0, C4<1>, C4<1>;
L_0x177e140 .functor OR 1, L_0x177d9b0, L_0x177db50, C4<0>, C4<0>;
v0x175ae00_0 .net *"_s0", 0 0, L_0x177d870; 1 drivers
v0x175aec0_0 .net *"_s2", 0 0, L_0x177d910; 1 drivers
v0x175af60_0 .net *"_s3", 0 0, L_0x177d9b0; 1 drivers
v0x175b000_0 .net *"_s5", 0 0, L_0x177dab0; 1 drivers
v0x175b080_0 .net *"_s6", 0 0, L_0x177db50; 1 drivers
v0x175b120_0 .net *"_s8", 0 0, L_0x177e140; 1 drivers
L_0x177d910 .reduce/nor v0x17483a0_0;
S_0x175a500 .scope generate, "PTS[39]" "PTS[39]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x175a5f8 .param/l "i" 5 18, +C4<0100111>;
S_0x175a690 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x175a500;
 .timescale -9 -12;
L_0x177de30 .functor AND 1, L_0x177e330, L_0x177dd90, C4<1>, C4<1>;
L_0x177dfd0 .functor AND 1, v0x17483a0_0, L_0x177df30, C4<1>, C4<1>;
L_0x177e080 .functor OR 1, L_0x177de30, L_0x177dfd0, C4<0>, C4<0>;
v0x175a780_0 .net *"_s0", 0 0, L_0x177e330; 1 drivers
v0x175a840_0 .net *"_s2", 0 0, L_0x177dd90; 1 drivers
v0x175a8e0_0 .net *"_s3", 0 0, L_0x177de30; 1 drivers
v0x175a980_0 .net *"_s5", 0 0, L_0x177df30; 1 drivers
v0x175aa00_0 .net *"_s6", 0 0, L_0x177dfd0; 1 drivers
v0x175aaa0_0 .net *"_s8", 0 0, L_0x177e080; 1 drivers
L_0x177dd90 .reduce/nor v0x17483a0_0;
S_0x1759e80 .scope generate, "PTS[40]" "PTS[40]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1759f78 .param/l "i" 5 18, +C4<0101000>;
S_0x175a010 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1759e80;
 .timescale -9 -12;
L_0x177e510 .functor AND 1, L_0x177e3d0, L_0x177e470, C4<1>, C4<1>;
L_0x177e6b0 .functor AND 1, v0x17483a0_0, L_0x177e610, C4<1>, C4<1>;
L_0x177ecb0 .functor OR 1, L_0x177e510, L_0x177e6b0, C4<0>, C4<0>;
v0x175a100_0 .net *"_s0", 0 0, L_0x177e3d0; 1 drivers
v0x175a1c0_0 .net *"_s2", 0 0, L_0x177e470; 1 drivers
v0x175a260_0 .net *"_s3", 0 0, L_0x177e510; 1 drivers
v0x175a300_0 .net *"_s5", 0 0, L_0x177e610; 1 drivers
v0x175a380_0 .net *"_s6", 0 0, L_0x177e6b0; 1 drivers
v0x175a420_0 .net *"_s8", 0 0, L_0x177ecb0; 1 drivers
L_0x177e470 .reduce/nor v0x17483a0_0;
S_0x1759800 .scope generate, "PTS[41]" "PTS[41]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17598f8 .param/l "i" 5 18, +C4<0101001>;
S_0x1759990 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1759800;
 .timescale -9 -12;
L_0x177e970 .functor AND 1, L_0x177eea0, L_0x177e8d0, C4<1>, C4<1>;
L_0x177eb10 .functor AND 1, v0x17483a0_0, L_0x177ea70, C4<1>, C4<1>;
L_0x177ebc0 .functor OR 1, L_0x177e970, L_0x177eb10, C4<0>, C4<0>;
v0x1759a80_0 .net *"_s0", 0 0, L_0x177eea0; 1 drivers
v0x1759b40_0 .net *"_s2", 0 0, L_0x177e8d0; 1 drivers
v0x1759be0_0 .net *"_s3", 0 0, L_0x177e970; 1 drivers
v0x1759c80_0 .net *"_s5", 0 0, L_0x177ea70; 1 drivers
v0x1759d00_0 .net *"_s6", 0 0, L_0x177eb10; 1 drivers
v0x1759da0_0 .net *"_s8", 0 0, L_0x177ebc0; 1 drivers
L_0x177e8d0 .reduce/nor v0x17483a0_0;
S_0x1759180 .scope generate, "PTS[42]" "PTS[42]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1759278 .param/l "i" 5 18, +C4<0101010>;
S_0x1759310 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1759180;
 .timescale -9 -12;
L_0x177f080 .functor AND 1, L_0x177ef40, L_0x177efe0, C4<1>, C4<1>;
L_0x177f220 .functor AND 1, v0x17483a0_0, L_0x177f180, C4<1>, C4<1>;
L_0x177f2d0 .functor OR 1, L_0x177f080, L_0x177f220, C4<0>, C4<0>;
v0x1759400_0 .net *"_s0", 0 0, L_0x177ef40; 1 drivers
v0x17594c0_0 .net *"_s2", 0 0, L_0x177efe0; 1 drivers
v0x1759560_0 .net *"_s3", 0 0, L_0x177f080; 1 drivers
v0x1759600_0 .net *"_s5", 0 0, L_0x177f180; 1 drivers
v0x1759680_0 .net *"_s6", 0 0, L_0x177f220; 1 drivers
v0x1759720_0 .net *"_s8", 0 0, L_0x177f2d0; 1 drivers
L_0x177efe0 .reduce/nor v0x17483a0_0;
S_0x1758b00 .scope generate, "PTS[43]" "PTS[43]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1758bf8 .param/l "i" 5 18, +C4<0101011>;
S_0x1758c90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1758b00;
 .timescale -9 -12;
L_0x177f510 .functor AND 1, L_0x177fa10, L_0x177f470, C4<1>, C4<1>;
L_0x177f6b0 .functor AND 1, v0x17483a0_0, L_0x177f610, C4<1>, C4<1>;
L_0x177f760 .functor OR 1, L_0x177f510, L_0x177f6b0, C4<0>, C4<0>;
v0x1758d80_0 .net *"_s0", 0 0, L_0x177fa10; 1 drivers
v0x1758e40_0 .net *"_s2", 0 0, L_0x177f470; 1 drivers
v0x1758ee0_0 .net *"_s3", 0 0, L_0x177f510; 1 drivers
v0x1758f80_0 .net *"_s5", 0 0, L_0x177f610; 1 drivers
v0x1759000_0 .net *"_s6", 0 0, L_0x177f6b0; 1 drivers
v0x17590a0_0 .net *"_s8", 0 0, L_0x177f760; 1 drivers
L_0x177f470 .reduce/nor v0x17483a0_0;
S_0x1758480 .scope generate, "PTS[44]" "PTS[44]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1758578 .param/l "i" 5 18, +C4<0101100>;
S_0x1758610 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1758480;
 .timescale -9 -12;
L_0x177fbf0 .functor AND 1, L_0x177fab0, L_0x177fb50, C4<1>, C4<1>;
L_0x177fd90 .functor AND 1, v0x17483a0_0, L_0x177fcf0, C4<1>, C4<1>;
L_0x177fe40 .functor OR 1, L_0x177fbf0, L_0x177fd90, C4<0>, C4<0>;
v0x1758700_0 .net *"_s0", 0 0, L_0x177fab0; 1 drivers
v0x17587c0_0 .net *"_s2", 0 0, L_0x177fb50; 1 drivers
v0x1758860_0 .net *"_s3", 0 0, L_0x177fbf0; 1 drivers
v0x1758900_0 .net *"_s5", 0 0, L_0x177fcf0; 1 drivers
v0x1758980_0 .net *"_s6", 0 0, L_0x177fd90; 1 drivers
v0x1758a20_0 .net *"_s8", 0 0, L_0x177fe40; 1 drivers
L_0x177fb50 .reduce/nor v0x17483a0_0;
S_0x1757e00 .scope generate, "PTS[45]" "PTS[45]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1757ef8 .param/l "i" 5 18, +C4<0101101>;
S_0x1757f90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1757e00;
 .timescale -9 -12;
L_0x1780060 .functor AND 1, L_0x1780590, L_0x177ffc0, C4<1>, C4<1>;
L_0x1780200 .functor AND 1, v0x17483a0_0, L_0x1780160, C4<1>, C4<1>;
L_0x17802b0 .functor OR 1, L_0x1780060, L_0x1780200, C4<0>, C4<0>;
v0x1758080_0 .net *"_s0", 0 0, L_0x1780590; 1 drivers
v0x1758140_0 .net *"_s2", 0 0, L_0x177ffc0; 1 drivers
v0x17581e0_0 .net *"_s3", 0 0, L_0x1780060; 1 drivers
v0x1758280_0 .net *"_s5", 0 0, L_0x1780160; 1 drivers
v0x1758300_0 .net *"_s6", 0 0, L_0x1780200; 1 drivers
v0x17583a0_0 .net *"_s8", 0 0, L_0x17802b0; 1 drivers
L_0x177ffc0 .reduce/nor v0x17483a0_0;
S_0x1757780 .scope generate, "PTS[46]" "PTS[46]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1757878 .param/l "i" 5 18, +C4<0101110>;
S_0x1757910 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1757780;
 .timescale -9 -12;
L_0x1780770 .functor AND 1, L_0x1780630, L_0x17806d0, C4<1>, C4<1>;
L_0x1780910 .functor AND 1, v0x17483a0_0, L_0x1780870, C4<1>, C4<1>;
L_0x17809c0 .functor OR 1, L_0x1780770, L_0x1780910, C4<0>, C4<0>;
v0x1757a00_0 .net *"_s0", 0 0, L_0x1780630; 1 drivers
v0x1757ac0_0 .net *"_s2", 0 0, L_0x17806d0; 1 drivers
v0x1757b60_0 .net *"_s3", 0 0, L_0x1780770; 1 drivers
v0x1757c00_0 .net *"_s5", 0 0, L_0x1780870; 1 drivers
v0x1757c80_0 .net *"_s6", 0 0, L_0x1780910; 1 drivers
v0x1757d20_0 .net *"_s8", 0 0, L_0x17809c0; 1 drivers
L_0x17806d0 .reduce/nor v0x17483a0_0;
S_0x1757100 .scope generate, "PTS[47]" "PTS[47]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17571f8 .param/l "i" 5 18, +C4<0101111>;
S_0x1757290 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1757100;
 .timescale -9 -12;
L_0x1780bc0 .functor AND 1, L_0x17810d0, L_0x1780b20, C4<1>, C4<1>;
L_0x1780d60 .functor AND 1, v0x17483a0_0, L_0x1780cc0, C4<1>, C4<1>;
L_0x1780e10 .functor OR 1, L_0x1780bc0, L_0x1780d60, C4<0>, C4<0>;
v0x1757380_0 .net *"_s0", 0 0, L_0x17810d0; 1 drivers
v0x1757440_0 .net *"_s2", 0 0, L_0x1780b20; 1 drivers
v0x17574e0_0 .net *"_s3", 0 0, L_0x1780bc0; 1 drivers
v0x1757580_0 .net *"_s5", 0 0, L_0x1780cc0; 1 drivers
v0x1757600_0 .net *"_s6", 0 0, L_0x1780d60; 1 drivers
v0x17576a0_0 .net *"_s8", 0 0, L_0x1780e10; 1 drivers
L_0x1780b20 .reduce/nor v0x17483a0_0;
S_0x1756a80 .scope generate, "PTS[48]" "PTS[48]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x1756b78 .param/l "i" 5 18, +C4<0110000>;
S_0x1756c10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1756a80;
 .timescale -9 -12;
L_0x17812b0 .functor AND 1, L_0x1781170, L_0x1781210, C4<1>, C4<1>;
L_0x1781450 .functor AND 1, v0x17483a0_0, L_0x17813b0, C4<1>, C4<1>;
L_0x1781500 .functor OR 1, L_0x17812b0, L_0x1781450, C4<0>, C4<0>;
v0x1756d00_0 .net *"_s0", 0 0, L_0x1781170; 1 drivers
v0x1756dc0_0 .net *"_s2", 0 0, L_0x1781210; 1 drivers
v0x1756e60_0 .net *"_s3", 0 0, L_0x17812b0; 1 drivers
v0x1756f00_0 .net *"_s5", 0 0, L_0x17813b0; 1 drivers
v0x1756f80_0 .net *"_s6", 0 0, L_0x1781450; 1 drivers
v0x1757020_0 .net *"_s8", 0 0, L_0x1781500; 1 drivers
L_0x1781210 .reduce/nor v0x17483a0_0;
S_0x1756400 .scope generate, "PTS[49]" "PTS[49]" 5 18, 5 18, S_0x1756240;
 .timescale -9 -12;
P_0x17564f8 .param/l "i" 5 18, +C4<0110001>;
S_0x1756590 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1756400;
 .timescale -9 -12;
L_0x1781730 .functor AND 1, L_0x1781c70, L_0x1781690, C4<1>, C4<1>;
L_0x17818d0 .functor AND 1, v0x17483a0_0, L_0x1781830, C4<1>, C4<1>;
L_0x1781980 .functor OR 1, L_0x1781730, L_0x17818d0, C4<0>, C4<0>;
v0x1756680_0 .net *"_s0", 0 0, L_0x1781c70; 1 drivers
v0x1756740_0 .net *"_s2", 0 0, L_0x1781690; 1 drivers
v0x17567e0_0 .net *"_s3", 0 0, L_0x1781730; 1 drivers
v0x1756880_0 .net *"_s5", 0 0, L_0x1781830; 1 drivers
v0x1756900_0 .net *"_s6", 0 0, L_0x17818d0; 1 drivers
v0x17569a0_0 .net *"_s8", 0 0, L_0x1781980; 1 drivers
L_0x1781690 .reduce/nor v0x17483a0_0;
S_0x1755e00 .scope module, "counter1" "UPCOUNTER_POSEDGE" 4 28, 7 1, S_0x1755d10;
 .timescale -9 -12;
P_0x1755b08 .param/l "SIZE" 7 1, +C4<01000>;
v0x1755ef0_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1755f70_0 .net "Enable", 0 0, L_0x1781f00; 1 drivers
v0x1756010_0 .alias "Initial", 7 0, v0x176c370_0;
v0x17560b0_0 .var "Q", 7 0;
v0x1756130_0 .alias "Reset", 0 0, v0x176db00_0;
S_0x17498f0 .scope module, "stpw_dat" "serialToParallelWrapper" 3 54, 8 4, S_0x1747310;
 .timescale -9 -12;
P_0x17499e8 .param/l "FRAME_SIZE_WIDTH" 8 4, +C4<01000>;
P_0x1749a10 .param/l "WIDTH" 8 4, +C4<0110010>;
L_0x1788950 .functor AND 1, v0x1748440_0, L_0x1789110, C4<1>, C4<1>;
L_0x1789250 .functor OR 1, v0x1748b90_0, L_0x1789590, C4<0>, C4<0>;
L_0x17892b0 .functor AND 1, v0x1748440_0, L_0x1789110, C4<1>, C4<1>;
L_0x17893a0 .functor AND 1, L_0x17892b0, L_0x1789860, C4<1>, C4<1>;
v0x1754c20_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1754ca0_0 .alias "Enable", 0 0, v0x176cfd0_0;
v0x1754d50_0 .alias "Reset", 0 0, v0x176db00_0;
v0x1754dd0_0 .net *"_s10", 0 0, L_0x17892b0; 1 drivers
v0x1754e80_0 .net *"_s14", 0 0, L_0x17894a0; 1 drivers
v0x1754f00_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x1754fc0_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x1755040_0 .net *"_s2", 0 0, C4<0>; 1 drivers
v0x1755130_0 .net *"_s22", 0 0, L_0x1789730; 1 drivers
v0x17551d0_0 .net *"_s24", 0 0, C4<1>; 1 drivers
v0x17552d0_0 .net *"_s26", 0 0, C4<0>; 1 drivers
v0x1755370_0 .net *"_s30", 0 0, C4<z>; 0 drivers
v0x1755410_0 .net *"_s32", 0 0, L_0x1789a00; 1 drivers
v0x17554b0_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x17555d0_0 .net *"_s36", 0 0, C4<1>; 1 drivers
v0x1755670_0 .alias "complete", 0 0, v0x176d990_0;
v0x1755530_0 .net "countValue", 7 0, v0x1749e80_0; 1 drivers
v0x17557b0_0 .alias "framesize", 7 0, v0x176d3f0_0;
v0x17556f0_0 .net "go", 0 0, L_0x1789110; 1 drivers
v0x17558d0_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x1755a00_0 .alias "parallel", 49 0, v0x176d280_0;
v0x1755a80_0 .alias "serial", 0 0, v0x176d830_0;
v0x1755950_0 .net "serialTemp", 0 0, L_0x17891b0; 1 drivers
v0x1755bc0_0 .net "validData", 0 0, L_0x1789860; 1 drivers
L_0x17891b0 .functor MUXZ 1, C4<0>, v0x1749500_0, L_0x1789860, C4<>;
L_0x17894a0 .cmp/eq 8, L_0x176ecb0, v0x1749e80_0;
L_0x1789110 .functor MUXZ 1, C4<1>, C4<0>, L_0x17894a0, C4<>;
L_0x1789730 .cmp/eq 8, L_0x176ecb0, v0x1749e80_0;
L_0x1789590 .functor MUXZ 1, C4<0>, C4<1>, L_0x1789730, C4<>;
L_0x1789a00 .cmp/eeq 1, v0x1749500_0, C4<z>;
L_0x1789860 .functor MUXZ 1, C4<1>, C4<0>, L_0x1789a00, C4<>;
S_0x1749fa0 .scope module, "stp" "serialToParallel" 8 15, 9 3, S_0x17498f0;
 .timescale -9 -12;
P_0x174a098 .param/l "WIDTH" 9 3, +C4<0110010>;
v0x1754880_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1754900_0 .net "Enable", 0 0, L_0x1788950; 1 drivers
v0x17549b0_0 .alias "Reset", 0 0, v0x176db00_0;
v0x1754a30_0 .alias "parallel", 49 0, v0x176d280_0;
v0x1754ae0_0 .alias "serial", 0 0, v0x1755950_0;
RS_0x7f00404d7238/0/0 .resolv tri, L_0x17833d0, L_0x1783510, L_0x1783730, L_0x1783900;
RS_0x7f00404d7238/0/4 .resolv tri, L_0x1783a40, L_0x1783c20, L_0x1783ed0, L_0x1784120;
RS_0x7f00404d7238/0/8 .resolv tri, L_0x1784260, L_0x1784480, L_0x1784660, L_0x1784800;
RS_0x7f00404d7238/0/12 .resolv tri, L_0x17849b0, L_0x1784b70, L_0x1783dc0, L_0x1785160;
RS_0x7f00404d7238/0/16 .resolv tri, L_0x17852f0, L_0x1785480, L_0x1785640, L_0x1785810;
RS_0x7f00404d7238/0/20 .resolv tri, L_0x17859f0, L_0x1785be0, L_0x1785b30, L_0x1785ee0;
RS_0x7f00404d7238/0/24 .resolv tri, L_0x1786100, L_0x1786330, L_0x1786290, L_0x1786620;
RS_0x7f00404d7238/0/28 .resolv tri, L_0x17864c0, L_0x1786930, L_0x17867b0, L_0x1786ac0;
RS_0x7f00404d7238/0/32 .resolv tri, L_0x1784fe0, L_0x1784d40, L_0x17875f0, L_0x17874c0;
RS_0x7f00404d7238/0/36 .resolv tri, L_0x1787970, L_0x1787780, L_0x1787c70, L_0x1787b00;
RS_0x7f00404d7238/0/40 .resolv tri, L_0x1787f90, L_0x1787e00, L_0x17882d0, L_0x1788120;
RS_0x7f00404d7238/0/44 .resolv tri, L_0x1788630, L_0x1788460, L_0x17889b0, L_0x17887c0;
RS_0x7f00404d7238/0/48 .resolv tri, L_0x1788d50, L_0x1788b40, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f00404d7238/1/0 .resolv tri, RS_0x7f00404d7238/0/0, RS_0x7f00404d7238/0/4, RS_0x7f00404d7238/0/8, RS_0x7f00404d7238/0/12;
RS_0x7f00404d7238/1/4 .resolv tri, RS_0x7f00404d7238/0/16, RS_0x7f00404d7238/0/20, RS_0x7f00404d7238/0/24, RS_0x7f00404d7238/0/28;
RS_0x7f00404d7238/1/8 .resolv tri, RS_0x7f00404d7238/0/32, RS_0x7f00404d7238/0/36, RS_0x7f00404d7238/0/40, RS_0x7f00404d7238/0/44;
RS_0x7f00404d7238/1/12 .resolv tri, RS_0x7f00404d7238/0/48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f00404d7238 .resolv tri, RS_0x7f00404d7238/1/0, RS_0x7f00404d7238/1/4, RS_0x7f00404d7238/1/8, RS_0x7f00404d7238/1/12;
v0x1754b60_0 .net8 "serialBus", 49 0, RS_0x7f00404d7238; 50 drivers
L_0x17833d0 .part/pv L_0x1782770, 0, 1, 50;
L_0x1783510 .part/pv L_0x17835b0, 1, 1, 50;
L_0x17835b0 .part v0x1754750_0, 0, 1;
L_0x1783730 .part/pv L_0x1783860, 2, 1, 50;
L_0x1783860 .part v0x1754750_0, 1, 1;
L_0x1783900 .part/pv L_0x17839a0, 3, 1, 50;
L_0x17839a0 .part v0x1754750_0, 2, 1;
L_0x1783a40 .part/pv L_0x1783b30, 4, 1, 50;
L_0x1783b30 .part v0x1754750_0, 3, 1;
L_0x1783c20 .part/pv L_0x1783d20, 5, 1, 50;
L_0x1783d20 .part v0x1754750_0, 4, 1;
L_0x1783ed0 .part/pv L_0x1784080, 6, 1, 50;
L_0x1784080 .part v0x1754750_0, 5, 1;
L_0x1784120 .part/pv L_0x17841c0, 7, 1, 50;
L_0x17841c0 .part v0x1754750_0, 6, 1;
L_0x1784260 .part/pv L_0x1784390, 8, 1, 50;
L_0x1784390 .part v0x1754750_0, 7, 1;
L_0x1784480 .part/pv L_0x17845c0, 9, 1, 50;
L_0x17845c0 .part v0x1754750_0, 8, 1;
L_0x1784660 .part/pv L_0x1784520, 10, 1, 50;
L_0x1784520 .part v0x1754750_0, 9, 1;
L_0x1784800 .part/pv L_0x1784700, 11, 1, 50;
L_0x1784700 .part v0x1754750_0, 10, 1;
L_0x17849b0 .part/pv L_0x17848a0, 12, 1, 50;
L_0x17848a0 .part v0x1754750_0, 11, 1;
L_0x1784b70 .part/pv L_0x1784a50, 13, 1, 50;
L_0x1784a50 .part v0x1754750_0, 12, 1;
L_0x1783dc0 .part/pv L_0x1784c10, 14, 1, 50;
L_0x1784c10 .part v0x1754750_0, 13, 1;
L_0x1785160 .part/pv L_0x1785200, 15, 1, 50;
L_0x1785200 .part v0x1754750_0, 14, 1;
L_0x17852f0 .part/pv L_0x1785390, 16, 1, 50;
L_0x1785390 .part v0x1754750_0, 15, 1;
L_0x1785480 .part/pv L_0x1783f70, 17, 1, 50;
L_0x1783f70 .part v0x1754750_0, 16, 1;
L_0x1785640 .part/pv L_0x1785520, 18, 1, 50;
L_0x1785520 .part v0x1754750_0, 17, 1;
L_0x1785810 .part/pv L_0x17856e0, 19, 1, 50;
L_0x17856e0 .part v0x1754750_0, 18, 1;
L_0x17859f0 .part/pv L_0x17858b0, 20, 1, 50;
L_0x17858b0 .part v0x1754750_0, 19, 1;
L_0x1785be0 .part/pv L_0x1785a90, 21, 1, 50;
L_0x1785a90 .part v0x1754750_0, 20, 1;
L_0x1785b30 .part/pv L_0x1785df0, 22, 1, 50;
L_0x1785df0 .part v0x1754750_0, 21, 1;
L_0x1785ee0 .part/pv L_0x1785c80, 23, 1, 50;
L_0x1785c80 .part v0x1754750_0, 22, 1;
L_0x1786100 .part/pv L_0x1785f80, 24, 1, 50;
L_0x1785f80 .part v0x1754750_0, 23, 1;
L_0x1786330 .part/pv L_0x17861a0, 25, 1, 50;
L_0x17861a0 .part v0x1754750_0, 24, 1;
L_0x1786290 .part/pv L_0x1786580, 26, 1, 50;
L_0x1786580 .part v0x1754750_0, 25, 1;
L_0x1786620 .part/pv L_0x17863d0, 27, 1, 50;
L_0x17863d0 .part v0x1754750_0, 26, 1;
L_0x17864c0 .part/pv L_0x1786890, 28, 1, 50;
L_0x1786890 .part v0x1754750_0, 27, 1;
L_0x1786930 .part/pv L_0x17866c0, 29, 1, 50;
L_0x17866c0 .part v0x1754750_0, 28, 1;
L_0x17867b0 .part/pv L_0x17869d0, 30, 1, 50;
L_0x17869d0 .part v0x1754750_0, 29, 1;
L_0x1786ac0 .part/pv L_0x1784f40, 31, 1, 50;
L_0x1784f40 .part v0x1754750_0, 30, 1;
L_0x1784fe0 .part/pv L_0x1785080, 32, 1, 50;
L_0x1785080 .part v0x1754750_0, 31, 1;
L_0x1784d40 .part/pv L_0x1784de0, 33, 1, 50;
L_0x1784de0 .part v0x1754750_0, 32, 1;
L_0x17875f0 .part/pv L_0x17873d0, 34, 1, 50;
L_0x17873d0 .part v0x1754750_0, 33, 1;
L_0x17874c0 .part/pv L_0x17878d0, 35, 1, 50;
L_0x17878d0 .part v0x1754750_0, 34, 1;
L_0x1787970 .part/pv L_0x1787690, 36, 1, 50;
L_0x1787690 .part v0x1754750_0, 35, 1;
L_0x1787780 .part/pv L_0x1787820, 37, 1, 50;
L_0x1787820 .part v0x1754750_0, 36, 1;
L_0x1787c70 .part/pv L_0x1787a10, 38, 1, 50;
L_0x1787a10 .part v0x1754750_0, 37, 1;
L_0x1787b00 .part/pv L_0x1787ba0, 39, 1, 50;
L_0x1787ba0 .part v0x1754750_0, 38, 1;
L_0x1787f90 .part/pv L_0x1787d10, 40, 1, 50;
L_0x1787d10 .part v0x1754750_0, 39, 1;
L_0x1787e00 .part/pv L_0x1787ea0, 41, 1, 50;
L_0x1787ea0 .part v0x1754750_0, 40, 1;
L_0x17882d0 .part/pv L_0x1788030, 42, 1, 50;
L_0x1788030 .part v0x1754750_0, 41, 1;
L_0x1788120 .part/pv L_0x17881c0, 43, 1, 50;
L_0x17881c0 .part v0x1754750_0, 42, 1;
L_0x1788630 .part/pv L_0x1788370, 44, 1, 50;
L_0x1788370 .part v0x1754750_0, 43, 1;
L_0x1788460 .part/pv L_0x1788500, 45, 1, 50;
L_0x1788500 .part v0x1754750_0, 44, 1;
L_0x17889b0 .part/pv L_0x17886d0, 46, 1, 50;
L_0x17886d0 .part v0x1754750_0, 45, 1;
L_0x17887c0 .part/pv L_0x1788860, 47, 1, 50;
L_0x1788860 .part v0x1754750_0, 46, 1;
L_0x1788d50 .part/pv L_0x1788a50, 48, 1, 50;
L_0x1788a50 .part v0x1754750_0, 47, 1;
L_0x1788b40 .part/pv L_0x1788be0, 49, 1, 50;
L_0x1788be0 .part v0x1754750_0, 48, 1;
S_0x17543e0 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 9 12, 6 1, S_0x1749fa0;
 .timescale -9 -12;
P_0x17544d8 .param/l "SIZE" 6 1, +C4<0110010>;
v0x1754570_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1754610_0 .alias "D", 49 0, v0x1754b60_0;
v0x17546b0_0 .alias "Enable", 0 0, v0x1754900_0;
v0x1754750_0 .var "Q", 49 0;
v0x17547d0_0 .alias "Reset", 0 0, v0x176db00_0;
S_0x17540a0 .scope generate, "STP[0]" "STP[0]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1754198 .param/l "i" 9 15, +C4<00>;
S_0x1754250 .scope generate, "genblk2" "genblk2" 9 17, 9 17, S_0x17540a0;
 .timescale -9 -12;
L_0x1782770 .functor BUFZ 1, L_0x17891b0, C4<0>, C4<0>, C4<0>;
v0x1754340_0 .net *"_s1", 0 0, L_0x1782770; 1 drivers
S_0x1753d60 .scope generate, "STP[1]" "STP[1]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1753e58 .param/l "i" 9 15, +C4<01>;
S_0x1753f10 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1753d60;
 .timescale -9 -12;
v0x1754000_0 .net *"_s0", 0 0, L_0x17835b0; 1 drivers
S_0x1753a20 .scope generate, "STP[2]" "STP[2]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1753b18 .param/l "i" 9 15, +C4<010>;
S_0x1753bd0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1753a20;
 .timescale -9 -12;
v0x1753cc0_0 .net *"_s0", 0 0, L_0x1783860; 1 drivers
S_0x17536e0 .scope generate, "STP[3]" "STP[3]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x17537d8 .param/l "i" 9 15, +C4<011>;
S_0x1753890 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x17536e0;
 .timescale -9 -12;
v0x1753980_0 .net *"_s0", 0 0, L_0x17839a0; 1 drivers
S_0x17533a0 .scope generate, "STP[4]" "STP[4]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1753498 .param/l "i" 9 15, +C4<0100>;
S_0x1753550 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x17533a0;
 .timescale -9 -12;
v0x1753640_0 .net *"_s0", 0 0, L_0x1783b30; 1 drivers
S_0x1753060 .scope generate, "STP[5]" "STP[5]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1753158 .param/l "i" 9 15, +C4<0101>;
S_0x1753210 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1753060;
 .timescale -9 -12;
v0x1753300_0 .net *"_s0", 0 0, L_0x1783d20; 1 drivers
S_0x1752d20 .scope generate, "STP[6]" "STP[6]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1752e18 .param/l "i" 9 15, +C4<0110>;
S_0x1752ed0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1752d20;
 .timescale -9 -12;
v0x1752fc0_0 .net *"_s0", 0 0, L_0x1784080; 1 drivers
S_0x17529e0 .scope generate, "STP[7]" "STP[7]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1752ad8 .param/l "i" 9 15, +C4<0111>;
S_0x1752b90 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x17529e0;
 .timescale -9 -12;
v0x1752c80_0 .net *"_s0", 0 0, L_0x17841c0; 1 drivers
S_0x17526a0 .scope generate, "STP[8]" "STP[8]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1752798 .param/l "i" 9 15, +C4<01000>;
S_0x1752850 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x17526a0;
 .timescale -9 -12;
v0x1752940_0 .net *"_s0", 0 0, L_0x1784390; 1 drivers
S_0x1752360 .scope generate, "STP[9]" "STP[9]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1752458 .param/l "i" 9 15, +C4<01001>;
S_0x1752510 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1752360;
 .timescale -9 -12;
v0x1752600_0 .net *"_s0", 0 0, L_0x17845c0; 1 drivers
S_0x1752020 .scope generate, "STP[10]" "STP[10]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1752118 .param/l "i" 9 15, +C4<01010>;
S_0x17521d0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1752020;
 .timescale -9 -12;
v0x17522c0_0 .net *"_s0", 0 0, L_0x1784520; 1 drivers
S_0x1751ce0 .scope generate, "STP[11]" "STP[11]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1751dd8 .param/l "i" 9 15, +C4<01011>;
S_0x1751e90 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1751ce0;
 .timescale -9 -12;
v0x1751f80_0 .net *"_s0", 0 0, L_0x1784700; 1 drivers
S_0x17519a0 .scope generate, "STP[12]" "STP[12]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1751a98 .param/l "i" 9 15, +C4<01100>;
S_0x1751b50 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x17519a0;
 .timescale -9 -12;
v0x1751c40_0 .net *"_s0", 0 0, L_0x17848a0; 1 drivers
S_0x1751660 .scope generate, "STP[13]" "STP[13]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1751758 .param/l "i" 9 15, +C4<01101>;
S_0x1751810 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1751660;
 .timescale -9 -12;
v0x1751900_0 .net *"_s0", 0 0, L_0x1784a50; 1 drivers
S_0x1751320 .scope generate, "STP[14]" "STP[14]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1751418 .param/l "i" 9 15, +C4<01110>;
S_0x17514d0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1751320;
 .timescale -9 -12;
v0x17515c0_0 .net *"_s0", 0 0, L_0x1784c10; 1 drivers
S_0x1750fe0 .scope generate, "STP[15]" "STP[15]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x17510d8 .param/l "i" 9 15, +C4<01111>;
S_0x1751190 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1750fe0;
 .timescale -9 -12;
v0x1751280_0 .net *"_s0", 0 0, L_0x1785200; 1 drivers
S_0x1750ca0 .scope generate, "STP[16]" "STP[16]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1750d98 .param/l "i" 9 15, +C4<010000>;
S_0x1750e50 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1750ca0;
 .timescale -9 -12;
v0x1750f40_0 .net *"_s0", 0 0, L_0x1785390; 1 drivers
S_0x1750960 .scope generate, "STP[17]" "STP[17]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1750a58 .param/l "i" 9 15, +C4<010001>;
S_0x1750b10 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1750960;
 .timescale -9 -12;
v0x1750c00_0 .net *"_s0", 0 0, L_0x1783f70; 1 drivers
S_0x1750620 .scope generate, "STP[18]" "STP[18]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1750718 .param/l "i" 9 15, +C4<010010>;
S_0x17507d0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x1750620;
 .timescale -9 -12;
v0x17508c0_0 .net *"_s0", 0 0, L_0x1785520; 1 drivers
S_0x17502e0 .scope generate, "STP[19]" "STP[19]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x17503d8 .param/l "i" 9 15, +C4<010011>;
S_0x1750490 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x17502e0;
 .timescale -9 -12;
v0x1750580_0 .net *"_s0", 0 0, L_0x17856e0; 1 drivers
S_0x174ffa0 .scope generate, "STP[20]" "STP[20]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x1750098 .param/l "i" 9 15, +C4<010100>;
S_0x1750150 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174ffa0;
 .timescale -9 -12;
v0x1750240_0 .net *"_s0", 0 0, L_0x17858b0; 1 drivers
S_0x174fc60 .scope generate, "STP[21]" "STP[21]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174fd58 .param/l "i" 9 15, +C4<010101>;
S_0x174fe10 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174fc60;
 .timescale -9 -12;
v0x174ff00_0 .net *"_s0", 0 0, L_0x1785a90; 1 drivers
S_0x174f920 .scope generate, "STP[22]" "STP[22]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174fa18 .param/l "i" 9 15, +C4<010110>;
S_0x174fad0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174f920;
 .timescale -9 -12;
v0x174fbc0_0 .net *"_s0", 0 0, L_0x1785df0; 1 drivers
S_0x174f5e0 .scope generate, "STP[23]" "STP[23]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174f6d8 .param/l "i" 9 15, +C4<010111>;
S_0x174f790 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174f5e0;
 .timescale -9 -12;
v0x174f880_0 .net *"_s0", 0 0, L_0x1785c80; 1 drivers
S_0x174f2a0 .scope generate, "STP[24]" "STP[24]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174f398 .param/l "i" 9 15, +C4<011000>;
S_0x174f450 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174f2a0;
 .timescale -9 -12;
v0x174f540_0 .net *"_s0", 0 0, L_0x1785f80; 1 drivers
S_0x174ef60 .scope generate, "STP[25]" "STP[25]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174f058 .param/l "i" 9 15, +C4<011001>;
S_0x174f110 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174ef60;
 .timescale -9 -12;
v0x174f200_0 .net *"_s0", 0 0, L_0x17861a0; 1 drivers
S_0x174ec20 .scope generate, "STP[26]" "STP[26]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174ed18 .param/l "i" 9 15, +C4<011010>;
S_0x174edd0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174ec20;
 .timescale -9 -12;
v0x174eec0_0 .net *"_s0", 0 0, L_0x1786580; 1 drivers
S_0x174e8e0 .scope generate, "STP[27]" "STP[27]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174e9d8 .param/l "i" 9 15, +C4<011011>;
S_0x174ea90 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174e8e0;
 .timescale -9 -12;
v0x174eb80_0 .net *"_s0", 0 0, L_0x17863d0; 1 drivers
S_0x174e5a0 .scope generate, "STP[28]" "STP[28]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174e698 .param/l "i" 9 15, +C4<011100>;
S_0x174e750 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174e5a0;
 .timescale -9 -12;
v0x174e840_0 .net *"_s0", 0 0, L_0x1786890; 1 drivers
S_0x174e260 .scope generate, "STP[29]" "STP[29]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174e358 .param/l "i" 9 15, +C4<011101>;
S_0x174e410 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174e260;
 .timescale -9 -12;
v0x174e500_0 .net *"_s0", 0 0, L_0x17866c0; 1 drivers
S_0x174df20 .scope generate, "STP[30]" "STP[30]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174e018 .param/l "i" 9 15, +C4<011110>;
S_0x174e0d0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174df20;
 .timescale -9 -12;
v0x174e1c0_0 .net *"_s0", 0 0, L_0x17869d0; 1 drivers
S_0x174dbe0 .scope generate, "STP[31]" "STP[31]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174dcd8 .param/l "i" 9 15, +C4<011111>;
S_0x174dd90 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174dbe0;
 .timescale -9 -12;
v0x174de80_0 .net *"_s0", 0 0, L_0x1784f40; 1 drivers
S_0x174d8a0 .scope generate, "STP[32]" "STP[32]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174d998 .param/l "i" 9 15, +C4<0100000>;
S_0x174da30 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174d8a0;
 .timescale -9 -12;
v0x174db20_0 .net *"_s0", 0 0, L_0x1785080; 1 drivers
S_0x174d560 .scope generate, "STP[33]" "STP[33]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174d658 .param/l "i" 9 15, +C4<0100001>;
S_0x174d6f0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174d560;
 .timescale -9 -12;
v0x174d7e0_0 .net *"_s0", 0 0, L_0x1784de0; 1 drivers
S_0x174d220 .scope generate, "STP[34]" "STP[34]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174d318 .param/l "i" 9 15, +C4<0100010>;
S_0x174d3b0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174d220;
 .timescale -9 -12;
v0x174d4a0_0 .net *"_s0", 0 0, L_0x17873d0; 1 drivers
S_0x174cee0 .scope generate, "STP[35]" "STP[35]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174cfd8 .param/l "i" 9 15, +C4<0100011>;
S_0x174d070 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174cee0;
 .timescale -9 -12;
v0x174d160_0 .net *"_s0", 0 0, L_0x17878d0; 1 drivers
S_0x174cba0 .scope generate, "STP[36]" "STP[36]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174cc98 .param/l "i" 9 15, +C4<0100100>;
S_0x174cd30 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174cba0;
 .timescale -9 -12;
v0x174ce20_0 .net *"_s0", 0 0, L_0x1787690; 1 drivers
S_0x174c860 .scope generate, "STP[37]" "STP[37]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174c958 .param/l "i" 9 15, +C4<0100101>;
S_0x174c9f0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174c860;
 .timescale -9 -12;
v0x174cae0_0 .net *"_s0", 0 0, L_0x1787820; 1 drivers
S_0x174c520 .scope generate, "STP[38]" "STP[38]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174c618 .param/l "i" 9 15, +C4<0100110>;
S_0x174c6b0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174c520;
 .timescale -9 -12;
v0x174c7a0_0 .net *"_s0", 0 0, L_0x1787a10; 1 drivers
S_0x174c1e0 .scope generate, "STP[39]" "STP[39]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174c2d8 .param/l "i" 9 15, +C4<0100111>;
S_0x174c370 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174c1e0;
 .timescale -9 -12;
v0x174c460_0 .net *"_s0", 0 0, L_0x1787ba0; 1 drivers
S_0x174bea0 .scope generate, "STP[40]" "STP[40]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174bf98 .param/l "i" 9 15, +C4<0101000>;
S_0x174c030 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174bea0;
 .timescale -9 -12;
v0x174c120_0 .net *"_s0", 0 0, L_0x1787d10; 1 drivers
S_0x174bb60 .scope generate, "STP[41]" "STP[41]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174bc58 .param/l "i" 9 15, +C4<0101001>;
S_0x174bcf0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174bb60;
 .timescale -9 -12;
v0x174bde0_0 .net *"_s0", 0 0, L_0x1787ea0; 1 drivers
S_0x174b820 .scope generate, "STP[42]" "STP[42]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174b918 .param/l "i" 9 15, +C4<0101010>;
S_0x174b9b0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174b820;
 .timescale -9 -12;
v0x174baa0_0 .net *"_s0", 0 0, L_0x1788030; 1 drivers
S_0x174b4e0 .scope generate, "STP[43]" "STP[43]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174b5d8 .param/l "i" 9 15, +C4<0101011>;
S_0x174b670 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174b4e0;
 .timescale -9 -12;
v0x174b760_0 .net *"_s0", 0 0, L_0x17881c0; 1 drivers
S_0x174b1a0 .scope generate, "STP[44]" "STP[44]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174b298 .param/l "i" 9 15, +C4<0101100>;
S_0x174b330 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174b1a0;
 .timescale -9 -12;
v0x174b420_0 .net *"_s0", 0 0, L_0x1788370; 1 drivers
S_0x174ae60 .scope generate, "STP[45]" "STP[45]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174af58 .param/l "i" 9 15, +C4<0101101>;
S_0x174aff0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174ae60;
 .timescale -9 -12;
v0x174b0e0_0 .net *"_s0", 0 0, L_0x1788500; 1 drivers
S_0x174ab20 .scope generate, "STP[46]" "STP[46]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174ac18 .param/l "i" 9 15, +C4<0101110>;
S_0x174acb0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174ab20;
 .timescale -9 -12;
v0x174ada0_0 .net *"_s0", 0 0, L_0x17886d0; 1 drivers
S_0x174a7e0 .scope generate, "STP[47]" "STP[47]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174a8d8 .param/l "i" 9 15, +C4<0101111>;
S_0x174a970 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174a7e0;
 .timescale -9 -12;
v0x174aa60_0 .net *"_s0", 0 0, L_0x1788860; 1 drivers
S_0x174a4a0 .scope generate, "STP[48]" "STP[48]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174a598 .param/l "i" 9 15, +C4<0110000>;
S_0x174a630 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174a4a0;
 .timescale -9 -12;
v0x174a720_0 .net *"_s0", 0 0, L_0x1788a50; 1 drivers
S_0x174a160 .scope generate, "STP[49]" "STP[49]" 9 15, 9 15, S_0x1749fa0;
 .timescale -9 -12;
P_0x174a258 .param/l "i" 9 15, +C4<0110001>;
S_0x174a2f0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x174a160;
 .timescale -9 -12;
v0x174a3e0_0 .net *"_s0", 0 0, L_0x1788be0; 1 drivers
S_0x1749a80 .scope module, "counter1" "UPCOUNTER_POSEDGE" 8 27, 7 1, S_0x17498f0;
 .timescale -9 -12;
P_0x1749b78 .param/l "SIZE" 7 1, +C4<01000>;
v0x1749c30_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1746e70_0 .net "Enable", 0 0, L_0x17893a0; 1 drivers
v0x1749de0_0 .alias "Initial", 7 0, v0x17558d0_0;
v0x1749e80_0 .var "Q", 7 0;
v0x1749f00_0 .net "Reset", 0 0, L_0x1789250; 1 drivers
S_0x1749310 .scope module, "dat_PAD" "PAD" 3 63, 10 2, S_0x1747310;
 .timescale -9 -12;
v0x17490e0_0 .net *"_s0", 0 0, C4<z>; 0 drivers
v0x1749400_0 .alias "clock", 0 0, v0x176e880_0;
v0x1749480_0 .var "control", 0 0;
v0x1749500_0 .var "dataFROMCARD", 0 0;
v0x1749580_0 .var "dataToCARD", 0 0;
v0x1749600_0 .alias "data_in", 0 0, v0x176db80_0;
v0x1749680_0 .alias "data_out", 0 0, v0x176d830_0;
v0x1749720_0 .alias "enable", 0 0, v0x176d660_0;
v0x17497f0_0 .alias "io_port", 0 0, v0x176e510_0;
v0x1749870_0 .alias "output_input", 0 0, v0x176d7b0_0;
L_0x1789ca0 .functor MUXZ 1, C4<z>, v0x1749580_0, v0x1748900_0, C4<>;
S_0x1747400 .scope module, "dat1" "dat_phys_controller" 3 71, 11 2, S_0x1747310;
 .timescale -9 -12;
P_0x17474f8 .param/l "IDLE" 11 41, C4<0001>;
P_0x1747520 .param/l "LOAD_WRITE" 11 42, C4<0010>;
P_0x1747548 .param/l "READ" 11 45, C4<0101>;
P_0x1747570 .param/l "READ_FIFO_WRITE" 11 46, C4<0110>;
P_0x1747598 .param/l "READ_WRAPPER_RESET" 11 47, C4<0111>;
P_0x17475c0 .param/l "RESET" 11 40, C4<0000>;
P_0x17475e8 .param/l "SEND" 11 43, C4<0011>;
P_0x1747610 .param/l "SIZE" 11 37, +C4<0100>;
P_0x1747638 .param/l "WAIT_ACK" 11 48, C4<1000>;
P_0x1747660 .param/l "WAIT_RESPONSE" 11 44, C4<0100>;
v0x1747a30_0 .alias "DATA_TIMEOUT", 0 0, v0x176c7c0_0;
v0x1747af0_0 .alias "TIMEOUT_REG", 15 0, v0x176c840_0;
v0x1747b90_0 .net *"_s0", 0 0, L_0x1789e30; 1 drivers
v0x1747c30_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x1747ce0_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0x1747d80_0 .alias "ack_in", 0 0, v0x176cc10_0;
v0x1747e60_0 .var "ack_out", 0 0;
v0x1747f00_0 .var "blockCount", 3 0;
v0x1747fa0_0 .alias "blocks", 3 0, v0x176cd70_0;
v0x1748040_0 .var "complete", 0 0;
v0x1748140_0 .net "dataRead", 31 0, L_0x178a0f0; 1 drivers
v0x17481e0_0 .var "dataReadTOFIFO", 31 0;
v0x1748280_0 .var "dummy_count", 0 0;
v0x1748320_0 .var "enable_pts_wrapper", 0 0;
v0x1748440_0 .var "enable_stp_wrapper", 0 0;
v0x17484e0_0 .alias "idle_in", 0 0, v0x176d300_0;
v0x17483a0_0 .var "load_send", 0 0;
v0x1748630_0 .var "loaded", 0 0;
v0x1748750_0 .alias "multiple", 0 0, v0x176d470_0;
v0x17487d0_0 .var "next_state", 3 0;
v0x17486b0_0 .var "pad_enable", 0 0;
v0x1748900_0 .var "pad_state", 0 0;
v0x1748850_0 .var "read_fifo_enable", 0 0;
v0x1748a40_0 .alias "reception_complete", 0 0, v0x176d990_0;
v0x17489a0_0 .alias "reset", 0 0, v0x176e660_0;
v0x1748b90_0 .var "reset_wrapper", 0 0;
v0x1748ac0_0 .alias "sd_clock", 0 0, v0x176e880_0;
v0x1748cf0_0 .var "serial_ready", 0 0;
v0x1748c10_0 .var "state", 3 0;
v0x1748e60_0 .alias "strobe_in", 0 0, v0x176e900_0;
v0x1748d70_0 .var "timeout_count", 15 0;
v0x1748fe0_0 .alias "transmission_complete", 0 0, v0x1749d30_0;
v0x1748ee0_0 .var "waiting_response", 0 0;
v0x1749170_0 .alias "writeRead", 0 0, v0x176e1d0_0;
v0x1749060_0 .var "write_fifo_enable", 0 0;
E_0x1746290/0 .event edge, v0x1748c10_0, v0x1747f00_0, v0x1748fe0_0, v0x1748140_0;
E_0x1746290/1 .event edge, v0x1747d80_0;
E_0x1746290 .event/or E_0x1746290/0, E_0x1746290/1;
E_0x1747a00/0 .event edge, v0x1748c10_0, v0x1746790_0, v0x1749170_0, v0x1748630_0;
E_0x1747a00/1 .event edge, v0x1748fe0_0, v0x1748a40_0, v0x1748750_0, v0x1747f00_0;
E_0x1747a00/2 .event edge, v0x1747fa0_0, v0x1747d80_0;
E_0x1747a00 .event/or E_0x1747a00/0, E_0x1747a00/1, E_0x1747a00/2;
L_0x1789e30 .cmp/eq 16, v0x1748d70_0, C4<0000000001100100>;
L_0x1789b30 .functor MUXZ 1, C4<0>, C4<1>, L_0x1789e30, C4<>;
S_0x1746440 .scope module, "gencmd" "generatorCMDcontroller" 2 32, 12 2, S_0x16cf9e0;
 .timescale -9 -12;
v0x1746f00_0 .net "ack_in", 0 0, v0x1746620_0; 1 drivers
v0x1746fd0_0 .alias "clock", 0 0, v0x176e880_0;
v0x1747050_0 .net "newCMD", 0 0, v0x1746a70_0; 1 drivers
v0x1747100_0 .alias "reset", 0 0, v0x176e660_0;
v0x17471e0_0 .net "serial_ready", 0 0, v0x1746900_0; 1 drivers
v0x1747290_0 .alias "strobe_in", 0 0, v0x176e900_0;
S_0x1746ce0 .scope module, "clk1" "clock_gen" 12 13, 12 24, S_0x1746440;
 .timescale -9 -12;
v0x1746dd0_0 .var "clock", 0 0;
S_0x1746b30 .scope module, "r1" "reset_gen" 12 14, 12 39, S_0x1746440;
 .timescale -9 -12;
v0x1746c20_0 .var "reset", 0 0;
S_0x1746980 .scope module, "nDG" "newCMD_gen" 12 15, 12 51, S_0x1746440;
 .timescale -9 -12;
v0x1746a70_0 .var "newCMD", 0 0;
S_0x1746810 .scope module, "sRg" "serialReady_gen" 12 16, 12 66, S_0x1746440;
 .timescale -9 -12;
v0x1746900_0 .var "serialReady", 0 0;
S_0x17466a0 .scope module, "cg" "strobe_in_gen" 12 17, 12 76, S_0x1746440;
 .timescale -9 -12;
v0x1746790_0 .var "strobe_in", 0 0;
S_0x1746530 .scope module, "aig" "ack_in_gen" 12 18, 12 88, S_0x1746440;
 .timescale -9 -12;
v0x1746620_0 .var "ack_in", 0 0;
S_0x1660790 .scope module, "sd" "paralleltoserialWrappersd" 2 45, 13 4, S_0x16cf9e0;
 .timescale -9 -12;
P_0x16a1ba8 .param/l "FRAME_SIZE_WIDTH" 13 4, +C4<01000>;
P_0x16a1bd0 .param/l "WIDTH" 13 4, +C4<0110011>;
L_0x179e100 .functor AND 1, v0x176e0a0_0, L_0x179e930, C4<1>, C4<1>;
L_0x178a520 .functor AND 1, v0x176e0a0_0, L_0x179e930, C4<1>, C4<1>;
L_0x178a5d0 .functor AND 1, L_0x178a520, v0x176e590_0, C4<1>, C4<1>;
L_0x179e250 .functor XNOR 1, L_0x179ebd0, C4<1>, C4<0>, C4<0>;
L_0x179e690 .functor XNOR 1, v0x176e590_0, C4<0>, C4<0>, C4<0>;
L_0x179e740 .functor OR 1, L_0x179e250, L_0x179e690, C4<0>, C4<0>;
v0x1744ea0_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1744f20_0 .net "Enable", 0 0, v0x176e0a0_0; 1 drivers
v0x1744fc0_0 .net "Reset", 0 0, v0x176e770_0; 1 drivers
v0x1745040_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x17450c0_0 .net *"_s14", 0 0, L_0x179e250; 1 drivers
v0x1745160_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x1745200_0 .net *"_s18", 0 0, L_0x179e690; 1 drivers
v0x17452a0_0 .net *"_s20", 0 0, L_0x179e740; 1 drivers
v0x1745390_0 .net *"_s22", 0 0, C4<z>; 0 drivers
v0x1745430_0 .net *"_s26", 7 0, C4<00000001>; 1 drivers
v0x1745530_0 .net *"_s28", 7 0, L_0x179e540; 1 drivers
v0x17455d0_0 .net *"_s30", 0 0, L_0x179ea90; 1 drivers
v0x17456e0_0 .net *"_s32", 0 0, C4<0>; 1 drivers
v0x1745780_0 .net *"_s34", 0 0, C4<1>; 1 drivers
v0x17458a0_0 .net *"_s38", 7 0, C4<00000001>; 1 drivers
v0x1745940_0 .net *"_s4", 0 0, L_0x178a520; 1 drivers
v0x1745800_0 .net *"_s40", 7 0, L_0x179ed90; 1 drivers
v0x1745a90_0 .net *"_s42", 0 0, L_0x179ee80; 1 drivers
v0x1745bb0_0 .net *"_s44", 0 0, C4<1>; 1 drivers
v0x1745c30_0 .net *"_s46", 0 0, C4<0>; 1 drivers
v0x1745b10_0 .net *"_s8", 7 0, C4<00000001>; 1 drivers
v0x1745d60_0 .alias "complete", 0 0, v0x176e490_0;
v0x1745cb0_0 .net "countValue", 7 0, v0x172f5d0_0; 1 drivers
v0x1745ea0_0 .net "framesize", 7 0, C4<00110011>; 1 drivers
v0x1745de0_0 .net "go", 0 0, L_0x179e930; 1 drivers
v0x1745ff0_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x1745f20_0 .net "kk", 7 0, L_0x179e3e0; 1 drivers
v0x1746150_0 .net "load_send", 0 0, v0x176e590_0; 1 drivers
v0x1746070_0 .net "parallel", 50 0, L_0x179ef70; 1 drivers
v0x17462c0_0 .alias "serial", 0 0, v0x176e510_0;
v0x17461d0_0 .net "serialTemp", 0 0, L_0x179e010; 1 drivers
L_0x179e3e0 .arith/sub 8, C4<00110011>, C4<00000001>;
L_0x179e840 .functor MUXZ 1, L_0x179e010, C4<z>, L_0x179e740, C4<>;
L_0x179e540 .arith/sub 8, C4<00110011>, C4<00000001>;
L_0x179ea90 .cmp/gt 8, v0x172f5d0_0, L_0x179e540;
L_0x179e930 .functor MUXZ 1, C4<1>, C4<0>, L_0x179ea90, C4<>;
L_0x179ed90 .arith/sub 8, C4<00110011>, C4<00000001>;
L_0x179ee80 .cmp/gt 8, v0x172f5d0_0, L_0x179ed90;
L_0x179ebd0 .functor MUXZ 1, C4<0>, C4<1>, L_0x179ee80, C4<>;
S_0x172f720 .scope module, "pts" "Paralleltoserial" 13 16, 5 2, S_0x1660790;
 .timescale -9 -12;
P_0x172f818 .param/l "WIDTH" 5 2, +C4<0110011>;
v0x1744910_0 .alias "Clock", 0 0, v0x176e880_0;
v0x17449e0_0 .net "Enable", 0 0, L_0x179e100; 1 drivers
v0x1744a60_0 .alias "Reset", 0 0, v0x1744fc0_0;
RS_0x7f00404d5a68/0/0 .resolv tri, L_0x178a740, L_0x178ad40, L_0x178b310, L_0x178ba60;
RS_0x7f00404d5a68/0/4 .resolv tri, L_0x178c030, L_0x178c640, L_0x178cc50, L_0x178d4f0;
RS_0x7f00404d5a68/0/8 .resolv tri, L_0x178db40, L_0x178e120, L_0x178e6f0, L_0x178ec90;
RS_0x7f00404d5a68/0/12 .resolv tri, L_0x178f230, L_0x178f810, L_0x178fde0, L_0x1790130;
RS_0x7f00404d5a68/0/16 .resolv tri, L_0x1790db0, L_0x17913c0, L_0x1791950, L_0x1791f10;
RS_0x7f00404d5a68/0/20 .resolv tri, L_0x17924d0, L_0x1792af0, L_0x1793080, L_0x1793660;
RS_0x7f00404d5a68/0/24 .resolv tri, L_0x1793c20, L_0x1794210, L_0x1794760, L_0x1794db0;
RS_0x7f00404d5a68/0/28 .resolv tri, L_0x17952e0, L_0x1795520, L_0x1795e50, L_0x1795b20;
RS_0x7f00404d5a68/0/32 .resolv tri, L_0x1790ac0, L_0x17905a0, L_0x1797f20, L_0x17984c0;
RS_0x7f00404d5a68/0/36 .resolv tri, L_0x1798a50, L_0x1799010, L_0x17995d0, L_0x1799b70;
RS_0x7f00404d5a68/0/40 .resolv tri, L_0x179a110, L_0x179a6e0, L_0x179acb0, L_0x179b250;
RS_0x7f00404d5a68/0/44 .resolv tri, L_0x179b800, L_0x179bdd0, L_0x179c360, L_0x179c910;
RS_0x7f00404d5a68/0/48 .resolv tri, L_0x179ced0, L_0x179d4b0, L_0x179daa0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f00404d5a68/1/0 .resolv tri, RS_0x7f00404d5a68/0/0, RS_0x7f00404d5a68/0/4, RS_0x7f00404d5a68/0/8, RS_0x7f00404d5a68/0/12;
RS_0x7f00404d5a68/1/4 .resolv tri, RS_0x7f00404d5a68/0/16, RS_0x7f00404d5a68/0/20, RS_0x7f00404d5a68/0/24, RS_0x7f00404d5a68/0/28;
RS_0x7f00404d5a68/1/8 .resolv tri, RS_0x7f00404d5a68/0/32, RS_0x7f00404d5a68/0/36, RS_0x7f00404d5a68/0/40, RS_0x7f00404d5a68/0/44;
RS_0x7f00404d5a68/1/12 .resolv tri, RS_0x7f00404d5a68/0/48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f00404d5a68 .resolv tri, RS_0x7f00404d5a68/1/0, RS_0x7f00404d5a68/1/4, RS_0x7f00404d5a68/1/8, RS_0x7f00404d5a68/1/12;
v0x1744b30_0 .net8 "ffdinputBus", 50 0, RS_0x7f00404d5a68; 51 drivers
v0x1744be0_0 .net "ffdqBus", 50 0, v0x17447b0_0; 1 drivers
v0x1744c90_0 .alias "load_send", 0 0, v0x1746150_0;
v0x1744d50_0 .alias "parallel", 50 0, v0x1746070_0;
v0x1744dd0_0 .alias "serial", 0 0, v0x17461d0_0;
L_0x178a740 .part/pv L_0x178abf0, 0, 1, 51;
L_0x178a830 .part L_0x179ef70, 0, 1;
L_0x178ad40 .part/pv L_0x178b1c0, 1, 1, 51;
L_0x178ade0 .part L_0x179ef70, 1, 1;
L_0x178b020 .part v0x17447b0_0, 0, 1;
L_0x178b310 .part/pv L_0x178b910, 2, 1, 51;
L_0x178b480 .part L_0x179ef70, 2, 1;
L_0x178b6b0 .part v0x17447b0_0, 1, 1;
L_0x178ba60 .part/pv L_0x178bee0, 3, 1, 51;
L_0x178bb00 .part L_0x179ef70, 3, 1;
L_0x178bd50 .part v0x17447b0_0, 2, 1;
L_0x178c030 .part/pv L_0x178c4f0, 4, 1, 51;
L_0x178c140 .part L_0x179ef70, 4, 1;
L_0x178c320 .part v0x17447b0_0, 3, 1;
L_0x178c640 .part/pv L_0x178cb00, 5, 1, 51;
L_0x178c6e0 .part L_0x179ef70, 5, 1;
L_0x178c9b0 .part v0x17447b0_0, 4, 1;
L_0x178cc50 .part/pv L_0x178b850, 6, 1, 51;
L_0x178cea0 .part L_0x179ef70, 6, 1;
L_0x178d0f0 .part v0x17447b0_0, 5, 1;
L_0x178d4f0 .part/pv L_0x178d9f0, 7, 1, 51;
L_0x178d590 .part L_0x179ef70, 7, 1;
L_0x178d7f0 .part v0x17447b0_0, 6, 1;
L_0x178db40 .part/pv L_0x178dfd0, 8, 1, 51;
L_0x178d630 .part L_0x179ef70, 8, 1;
L_0x178de50 .part v0x17447b0_0, 7, 1;
L_0x178e120 .part/pv L_0x178e5a0, 9, 1, 51;
L_0x178e1c0 .part L_0x179ef70, 9, 1;
L_0x178e450 .part v0x17447b0_0, 8, 1;
L_0x178e6f0 .part/pv L_0x178eb90, 10, 1, 51;
L_0x178e260 .part L_0x179ef70, 10, 1;
L_0x178e9e0 .part v0x17447b0_0, 9, 1;
L_0x178ec90 .part/pv L_0x178f0e0, 11, 1, 51;
L_0x178ed30 .part L_0x179ef70, 11, 1;
L_0x178ef90 .part v0x17447b0_0, 10, 1;
L_0x178f230 .part/pv L_0x178f380, 12, 1, 51;
L_0x178edd0 .part L_0x179ef70, 12, 1;
L_0x178f540 .part v0x17447b0_0, 11, 1;
L_0x178f810 .part/pv L_0x178fc90, 13, 1, 51;
L_0x178f8b0 .part L_0x179ef70, 13, 1;
L_0x178fb40 .part v0x17447b0_0, 12, 1;
L_0x178fde0 .part/pv L_0x178c0d0, 14, 1, 51;
L_0x178ccf0 .part L_0x179ef70, 14, 1;
L_0x178f9a0 .part v0x17447b0_0, 13, 1;
L_0x1790130 .part/pv L_0x178d8e0, 15, 1, 51;
L_0x178d240 .part L_0x179ef70, 15, 1;
L_0x1790450 .part v0x17447b0_0, 14, 1;
L_0x1790db0 .part/pv L_0x1790f00, 16, 1, 51;
L_0x1790980 .part L_0x179ef70, 16, 1;
L_0x17910e0 .part v0x17447b0_0, 15, 1;
L_0x17913c0 .part/pv L_0x1791800, 17, 1, 51;
L_0x1791460 .part L_0x179ef70, 17, 1;
L_0x17916b0 .part v0x17447b0_0, 16, 1;
L_0x1791950 .part/pv L_0x1791aa0, 18, 1, 51;
L_0x1791500 .part L_0x179ef70, 18, 1;
L_0x1791c50 .part v0x17447b0_0, 17, 1;
L_0x1791f10 .part/pv L_0x1792380, 19, 1, 51;
L_0x1791fb0 .part L_0x179ef70, 19, 1;
L_0x1792230 .part v0x17447b0_0, 18, 1;
L_0x17924d0 .part/pv L_0x1792620, 20, 1, 51;
L_0x1792050 .part L_0x179ef70, 20, 1;
L_0x1792800 .part v0x17447b0_0, 19, 1;
L_0x1792af0 .part/pv L_0x1792f30, 21, 1, 51;
L_0x1792b90 .part L_0x179ef70, 21, 1;
L_0x1792e40 .part v0x17447b0_0, 20, 1;
L_0x1793080 .part/pv L_0x17931d0, 22, 1, 51;
L_0x1792c30 .part L_0x179ef70, 22, 1;
L_0x1793390 .part v0x17447b0_0, 21, 1;
L_0x1793660 .part/pv L_0x1793ad0, 23, 1, 51;
L_0x1793700 .part L_0x179ef70, 23, 1;
L_0x17939e0 .part v0x17447b0_0, 22, 1;
L_0x1793c20 .part/pv L_0x1793d70, 24, 1, 51;
L_0x17937a0 .part L_0x179ef70, 24, 1;
L_0x1793f10 .part v0x17447b0_0, 23, 1;
L_0x1794210 .part/pv L_0x1794610, 25, 1, 51;
L_0x17942b0 .part L_0x179ef70, 25, 1;
L_0x1794100 .part v0x17447b0_0, 24, 1;
L_0x1794760 .part/pv L_0x17948b0, 26, 1, 51;
L_0x1794350 .part L_0x179ef70, 26, 1;
L_0x1794a80 .part v0x17447b0_0, 25, 1;
L_0x1794db0 .part/pv L_0x1795190, 27, 1, 51;
L_0x1794e50 .part L_0x179ef70, 27, 1;
L_0x1794cc0 .part v0x17447b0_0, 26, 1;
L_0x17952e0 .part/pv L_0x17953d0, 28, 1, 51;
L_0x1794ef0 .part L_0x179ef70, 28, 1;
L_0x1795630 .part v0x17447b0_0, 27, 1;
L_0x1795520 .part/pv L_0x1795d00, 29, 1, 51;
L_0x1795990 .part L_0x179ef70, 29, 1;
L_0x1795870 .part v0x17447b0_0, 28, 1;
L_0x1795e50 .part/pv L_0x1790370, 30, 1, 51;
L_0x178fe80 .part L_0x179ef70, 30, 1;
L_0x1790220 .part v0x17447b0_0, 29, 1;
L_0x1795b20 .part/pv L_0x1796450, 31, 1, 51;
L_0x1795bc0 .part L_0x179ef70, 31, 1;
L_0x1796300 .part v0x17447b0_0, 30, 1;
L_0x1790ac0 .part/pv L_0x1796be0, 32, 1, 51;
L_0x1790b60 .part L_0x179ef70, 32, 1;
L_0x1796a90 .part v0x17447b0_0, 31, 1;
L_0x17905a0 .part/pv L_0x1797dd0, 33, 1, 51;
L_0x1790640 .part L_0x179ef70, 33, 1;
L_0x1797c80 .part v0x17447b0_0, 32, 1;
L_0x1797f20 .part/pv L_0x1798370, 34, 1, 51;
L_0x1797900 .part L_0x179ef70, 34, 1;
L_0x1797b40 .part v0x17447b0_0, 33, 1;
L_0x17984c0 .part/pv L_0x17982b0, 35, 1, 51;
L_0x1798560 .part L_0x179ef70, 35, 1;
L_0x1798160 .part v0x17447b0_0, 34, 1;
L_0x1798a50 .part/pv L_0x1798ec0, 36, 1, 51;
L_0x1798600 .part L_0x179ef70, 36, 1;
L_0x1798840 .part v0x17447b0_0, 35, 1;
L_0x1799010 .part/pv L_0x1798de0, 37, 1, 51;
L_0x17990b0 .part L_0x179ef70, 37, 1;
L_0x1798c90 .part v0x17447b0_0, 36, 1;
L_0x17995d0 .part/pv L_0x1799a20, 38, 1, 51;
L_0x1799150 .part L_0x179ef70, 38, 1;
L_0x1799390 .part v0x17447b0_0, 37, 1;
L_0x1799b70 .part/pv L_0x1799960, 39, 1, 51;
L_0x1799c10 .part L_0x179ef70, 39, 1;
L_0x1799810 .part v0x17447b0_0, 38, 1;
L_0x179a110 .part/pv L_0x179a590, 40, 1, 51;
L_0x1799cb0 .part L_0x179ef70, 40, 1;
L_0x1799ef0 .part v0x17447b0_0, 39, 1;
L_0x179a6e0 .part/pv L_0x179a4a0, 41, 1, 51;
L_0x179a780 .part L_0x179ef70, 41, 1;
L_0x179a350 .part v0x17447b0_0, 40, 1;
L_0x179acb0 .part/pv L_0x179abb0, 42, 1, 51;
L_0x179a820 .part L_0x179ef70, 42, 1;
L_0x179aa60 .part v0x17447b0_0, 41, 1;
L_0x179b250 .part/pv L_0x179b040, 43, 1, 51;
L_0x179b2f0 .part L_0x179ef70, 43, 1;
L_0x179aef0 .part v0x17447b0_0, 42, 1;
L_0x179b800 .part/pv L_0x179b720, 44, 1, 51;
L_0x179b390 .part L_0x179ef70, 44, 1;
L_0x179b5d0 .part v0x17447b0_0, 43, 1;
L_0x179bdd0 .part/pv L_0x179bb90, 45, 1, 51;
L_0x179be70 .part L_0x179ef70, 45, 1;
L_0x179ba40 .part v0x17447b0_0, 44, 1;
L_0x179c360 .part/pv L_0x179c2a0, 46, 1, 51;
L_0x179bf10 .part L_0x179ef70, 46, 1;
L_0x179c150 .part v0x17447b0_0, 45, 1;
L_0x179c910 .part/pv L_0x179c6f0, 47, 1, 51;
L_0x179c9b0 .part L_0x179ef70, 47, 1;
L_0x179c5a0 .part v0x17447b0_0, 46, 1;
L_0x179ced0 .part/pv L_0x179cde0, 48, 1, 51;
L_0x179ca50 .part L_0x179ef70, 48, 1;
L_0x179cc90 .part v0x17447b0_0, 47, 1;
L_0x179d4b0 .part/pv L_0x179d260, 49, 1, 51;
L_0x179d550 .part L_0x179ef70, 49, 1;
L_0x179d110 .part v0x17447b0_0, 48, 1;
L_0x179daa0 .part/pv L_0x179d920, 50, 1, 51;
L_0x179d5f0 .part L_0x179ef70, 50, 1;
L_0x179d7d0 .part v0x17447b0_0, 49, 1;
L_0x179e010 .part v0x17447b0_0, 50, 1;
S_0x1744460 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 5 14, 6 1, S_0x172f720;
 .timescale -9 -12;
P_0x1744558 .param/l "SIZE" 6 1, +C4<0110011>;
v0x17445f0_0 .alias "Clock", 0 0, v0x176e880_0;
v0x1744690_0 .alias "D", 50 0, v0x1744b30_0;
v0x1744710_0 .alias "Enable", 0 0, v0x17449e0_0;
v0x17447b0_0 .var "Q", 50 0;
v0x1744860_0 .alias "Reset", 0 0, v0x1744fc0_0;
S_0x1743de0 .scope generate, "PTS[0]" "PTS[0]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1743ed8 .param/l "i" 5 18, +C4<00>;
S_0x1743f90 .scope generate, "genblk2" "genblk2" 5 20, 5 20, S_0x1743de0;
 .timescale -9 -12;
L_0x178a9c0 .functor AND 1, L_0x178a830, L_0x178a920, C4<1>, C4<1>;
L_0x178ab00 .functor AND 1, v0x176e590_0, C4<1>, C4<1>, C4<1>;
L_0x178abf0 .functor OR 1, L_0x178a9c0, L_0x178ab00, C4<0>, C4<0>;
v0x1744080_0 .net *"_s0", 0 0, L_0x178a830; 1 drivers
v0x1744120_0 .net *"_s2", 0 0, L_0x178a920; 1 drivers
v0x17441c0_0 .net *"_s3", 0 0, L_0x178a9c0; 1 drivers
v0x1744260_0 .net *"_s5", 0 0, C4<1>; 1 drivers
v0x17442e0_0 .net *"_s7", 0 0, L_0x178ab00; 1 drivers
v0x1744380_0 .net *"_s9", 0 0, L_0x178abf0; 1 drivers
L_0x178a920 .reduce/nor v0x176e590_0;
S_0x1743760 .scope generate, "PTS[1]" "PTS[1]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1743858 .param/l "i" 5 18, +C4<01>;
S_0x1743910 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1743760;
 .timescale -9 -12;
L_0x178af20 .functor AND 1, L_0x178ade0, L_0x178ae80, C4<1>, C4<1>;
L_0x178b110 .functor AND 1, v0x176e590_0, L_0x178b020, C4<1>, C4<1>;
L_0x178b1c0 .functor OR 1, L_0x178af20, L_0x178b110, C4<0>, C4<0>;
v0x1743a00_0 .net *"_s0", 0 0, L_0x178ade0; 1 drivers
v0x1743aa0_0 .net *"_s2", 0 0, L_0x178ae80; 1 drivers
v0x1743b40_0 .net *"_s3", 0 0, L_0x178af20; 1 drivers
v0x1743be0_0 .net *"_s5", 0 0, L_0x178b020; 1 drivers
v0x1743c60_0 .net *"_s6", 0 0, L_0x178b110; 1 drivers
v0x1743d00_0 .net *"_s8", 0 0, L_0x178b1c0; 1 drivers
L_0x178ae80 .reduce/nor v0x176e590_0;
S_0x17430e0 .scope generate, "PTS[2]" "PTS[2]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17431d8 .param/l "i" 5 18, +C4<010>;
S_0x1743290 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17430e0;
 .timescale -9 -12;
L_0x178b650 .functor AND 1, L_0x178b480, L_0x178b5b0, C4<1>, C4<1>;
L_0x178b7a0 .functor AND 1, v0x176e590_0, L_0x178b6b0, C4<1>, C4<1>;
L_0x178b910 .functor OR 1, L_0x178b650, L_0x178b7a0, C4<0>, C4<0>;
v0x1743380_0 .net *"_s0", 0 0, L_0x178b480; 1 drivers
v0x1743420_0 .net *"_s2", 0 0, L_0x178b5b0; 1 drivers
v0x17434c0_0 .net *"_s3", 0 0, L_0x178b650; 1 drivers
v0x1743560_0 .net *"_s5", 0 0, L_0x178b6b0; 1 drivers
v0x17435e0_0 .net *"_s6", 0 0, L_0x178b7a0; 1 drivers
v0x1743680_0 .net *"_s8", 0 0, L_0x178b910; 1 drivers
L_0x178b5b0 .reduce/nor v0x176e590_0;
S_0x1742a60 .scope generate, "PTS[3]" "PTS[3]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1742b58 .param/l "i" 5 18, +C4<011>;
S_0x1742c10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1742a60;
 .timescale -9 -12;
L_0x178bca0 .functor AND 1, L_0x178bb00, L_0x178bc00, C4<1>, C4<1>;
L_0x178be80 .functor AND 1, v0x176e590_0, L_0x178bd50, C4<1>, C4<1>;
L_0x178bee0 .functor OR 1, L_0x178bca0, L_0x178be80, C4<0>, C4<0>;
v0x1742d00_0 .net *"_s0", 0 0, L_0x178bb00; 1 drivers
v0x1742da0_0 .net *"_s2", 0 0, L_0x178bc00; 1 drivers
v0x1742e40_0 .net *"_s3", 0 0, L_0x178bca0; 1 drivers
v0x1742ee0_0 .net *"_s5", 0 0, L_0x178bd50; 1 drivers
v0x1742f60_0 .net *"_s6", 0 0, L_0x178be80; 1 drivers
v0x1743000_0 .net *"_s8", 0 0, L_0x178bee0; 1 drivers
L_0x178bc00 .reduce/nor v0x176e590_0;
S_0x17423e0 .scope generate, "PTS[4]" "PTS[4]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17424d8 .param/l "i" 5 18, +C4<0100>;
S_0x1742590 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17423e0;
 .timescale -9 -12;
L_0x178bba0 .functor AND 1, L_0x178c140, L_0x178c1e0, C4<1>, C4<1>;
L_0x178c440 .functor AND 1, v0x176e590_0, L_0x178c320, C4<1>, C4<1>;
L_0x178c4f0 .functor OR 1, L_0x178bba0, L_0x178c440, C4<0>, C4<0>;
v0x1742680_0 .net *"_s0", 0 0, L_0x178c140; 1 drivers
v0x1742720_0 .net *"_s2", 0 0, L_0x178c1e0; 1 drivers
v0x17427c0_0 .net *"_s3", 0 0, L_0x178bba0; 1 drivers
v0x1742860_0 .net *"_s5", 0 0, L_0x178c320; 1 drivers
v0x17428e0_0 .net *"_s6", 0 0, L_0x178c440; 1 drivers
v0x1742980_0 .net *"_s8", 0 0, L_0x178c4f0; 1 drivers
L_0x178c1e0 .reduce/nor v0x176e590_0;
S_0x1741d60 .scope generate, "PTS[5]" "PTS[5]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1741e58 .param/l "i" 5 18, +C4<0101>;
S_0x1741f10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1741d60;
 .timescale -9 -12;
L_0x178c8b0 .functor AND 1, L_0x178c6e0, L_0x178c810, C4<1>, C4<1>;
L_0x178ca50 .functor AND 1, v0x176e590_0, L_0x178c9b0, C4<1>, C4<1>;
L_0x178cb00 .functor OR 1, L_0x178c8b0, L_0x178ca50, C4<0>, C4<0>;
v0x1742000_0 .net *"_s0", 0 0, L_0x178c6e0; 1 drivers
v0x17420a0_0 .net *"_s2", 0 0, L_0x178c810; 1 drivers
v0x1742140_0 .net *"_s3", 0 0, L_0x178c8b0; 1 drivers
v0x17421e0_0 .net *"_s5", 0 0, L_0x178c9b0; 1 drivers
v0x1742260_0 .net *"_s6", 0 0, L_0x178ca50; 1 drivers
v0x1742300_0 .net *"_s8", 0 0, L_0x178cb00; 1 drivers
L_0x178c810 .reduce/nor v0x176e590_0;
S_0x17416e0 .scope generate, "PTS[6]" "PTS[6]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17417d8 .param/l "i" 5 18, +C4<0110>;
S_0x1741890 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17416e0;
 .timescale -9 -12;
L_0x178b3b0 .functor AND 1, L_0x178cea0, L_0x178d050, C4<1>, C4<1>;
L_0x178ce00 .functor AND 1, v0x176e590_0, L_0x178d0f0, C4<1>, C4<1>;
L_0x178b850 .functor OR 1, L_0x178b3b0, L_0x178ce00, C4<0>, C4<0>;
v0x1741980_0 .net *"_s0", 0 0, L_0x178cea0; 1 drivers
v0x1741a20_0 .net *"_s2", 0 0, L_0x178d050; 1 drivers
v0x1741ac0_0 .net *"_s3", 0 0, L_0x178b3b0; 1 drivers
v0x1741b60_0 .net *"_s5", 0 0, L_0x178d0f0; 1 drivers
v0x1741be0_0 .net *"_s6", 0 0, L_0x178ce00; 1 drivers
v0x1741c80_0 .net *"_s8", 0 0, L_0x178b850; 1 drivers
L_0x178d050 .reduce/nor v0x176e590_0;
S_0x1741060 .scope generate, "PTS[7]" "PTS[7]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1741158 .param/l "i" 5 18, +C4<0111>;
S_0x1741210 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1741060;
 .timescale -9 -12;
L_0x178d6f0 .functor AND 1, L_0x178d590, L_0x178d190, C4<1>, C4<1>;
L_0x178bdf0 .functor AND 1, v0x176e590_0, L_0x178d7f0, C4<1>, C4<1>;
L_0x178d9f0 .functor OR 1, L_0x178d6f0, L_0x178bdf0, C4<0>, C4<0>;
v0x1741300_0 .net *"_s0", 0 0, L_0x178d590; 1 drivers
v0x17413a0_0 .net *"_s2", 0 0, L_0x178d190; 1 drivers
v0x1741440_0 .net *"_s3", 0 0, L_0x178d6f0; 1 drivers
v0x17414e0_0 .net *"_s5", 0 0, L_0x178d7f0; 1 drivers
v0x1741560_0 .net *"_s6", 0 0, L_0x178bdf0; 1 drivers
v0x1741600_0 .net *"_s8", 0 0, L_0x178d9f0; 1 drivers
L_0x178d190 .reduce/nor v0x176e590_0;
S_0x17409e0 .scope generate, "PTS[8]" "PTS[8]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1740ad8 .param/l "i" 5 18, +C4<01000>;
S_0x1740b90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17409e0;
 .timescale -9 -12;
L_0x178dd50 .functor AND 1, L_0x178d630, L_0x178dcb0, C4<1>, C4<1>;
L_0x178dbe0 .functor AND 1, v0x176e590_0, L_0x178de50, C4<1>, C4<1>;
L_0x178dfd0 .functor OR 1, L_0x178dd50, L_0x178dbe0, C4<0>, C4<0>;
v0x1740c80_0 .net *"_s0", 0 0, L_0x178d630; 1 drivers
v0x1740d20_0 .net *"_s2", 0 0, L_0x178dcb0; 1 drivers
v0x1740dc0_0 .net *"_s3", 0 0, L_0x178dd50; 1 drivers
v0x1740e60_0 .net *"_s5", 0 0, L_0x178de50; 1 drivers
v0x1740ee0_0 .net *"_s6", 0 0, L_0x178dbe0; 1 drivers
v0x1740f80_0 .net *"_s8", 0 0, L_0x178dfd0; 1 drivers
L_0x178dcb0 .reduce/nor v0x176e590_0;
S_0x1740360 .scope generate, "PTS[9]" "PTS[9]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1740458 .param/l "i" 5 18, +C4<01001>;
S_0x1740510 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1740360;
 .timescale -9 -12;
L_0x178e350 .functor AND 1, L_0x178e1c0, L_0x178def0, C4<1>, C4<1>;
L_0x178e4f0 .functor AND 1, v0x176e590_0, L_0x178e450, C4<1>, C4<1>;
L_0x178e5a0 .functor OR 1, L_0x178e350, L_0x178e4f0, C4<0>, C4<0>;
v0x1740600_0 .net *"_s0", 0 0, L_0x178e1c0; 1 drivers
v0x17406a0_0 .net *"_s2", 0 0, L_0x178def0; 1 drivers
v0x1740740_0 .net *"_s3", 0 0, L_0x178e350; 1 drivers
v0x17407e0_0 .net *"_s5", 0 0, L_0x178e450; 1 drivers
v0x1740860_0 .net *"_s6", 0 0, L_0x178e4f0; 1 drivers
v0x1740900_0 .net *"_s8", 0 0, L_0x178e5a0; 1 drivers
L_0x178def0 .reduce/nor v0x176e590_0;
S_0x173fce0 .scope generate, "PTS[10]" "PTS[10]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173fdd8 .param/l "i" 5 18, +C4<01010>;
S_0x173fe90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173fce0;
 .timescale -9 -12;
L_0x178e930 .functor AND 1, L_0x178e260, L_0x178e890, C4<1>, C4<1>;
L_0x178e790 .functor AND 1, v0x176e590_0, L_0x178e9e0, C4<1>, C4<1>;
L_0x178eb90 .functor OR 1, L_0x178e930, L_0x178e790, C4<0>, C4<0>;
v0x173ff80_0 .net *"_s0", 0 0, L_0x178e260; 1 drivers
v0x1740020_0 .net *"_s2", 0 0, L_0x178e890; 1 drivers
v0x17400c0_0 .net *"_s3", 0 0, L_0x178e930; 1 drivers
v0x1740160_0 .net *"_s5", 0 0, L_0x178e9e0; 1 drivers
v0x17401e0_0 .net *"_s6", 0 0, L_0x178e790; 1 drivers
v0x1740280_0 .net *"_s8", 0 0, L_0x178eb90; 1 drivers
L_0x178e890 .reduce/nor v0x176e590_0;
S_0x173f660 .scope generate, "PTS[11]" "PTS[11]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173f758 .param/l "i" 5 18, +C4<01011>;
S_0x173f810 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173f660;
 .timescale -9 -12;
L_0x178eb20 .functor AND 1, L_0x178ed30, L_0x178ea80, C4<1>, C4<1>;
L_0x178f030 .functor AND 1, v0x176e590_0, L_0x178ef90, C4<1>, C4<1>;
L_0x178f0e0 .functor OR 1, L_0x178eb20, L_0x178f030, C4<0>, C4<0>;
v0x173f900_0 .net *"_s0", 0 0, L_0x178ed30; 1 drivers
v0x173f9a0_0 .net *"_s2", 0 0, L_0x178ea80; 1 drivers
v0x173fa40_0 .net *"_s3", 0 0, L_0x178eb20; 1 drivers
v0x173fae0_0 .net *"_s5", 0 0, L_0x178ef90; 1 drivers
v0x173fb60_0 .net *"_s6", 0 0, L_0x178f030; 1 drivers
v0x173fc00_0 .net *"_s8", 0 0, L_0x178f0e0; 1 drivers
L_0x178ea80 .reduce/nor v0x176e590_0;
S_0x173efe0 .scope generate, "PTS[12]" "PTS[12]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173f0d8 .param/l "i" 5 18, +C4<01100>;
S_0x173f170 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173efe0;
 .timescale -9 -12;
L_0x178ee70 .functor AND 1, L_0x178edd0, L_0x178f400, C4<1>, C4<1>;
L_0x178f2d0 .functor AND 1, v0x176e590_0, L_0x178f540, C4<1>, C4<1>;
L_0x178f380 .functor OR 1, L_0x178ee70, L_0x178f2d0, C4<0>, C4<0>;
v0x173f260_0 .net *"_s0", 0 0, L_0x178edd0; 1 drivers
v0x173f320_0 .net *"_s2", 0 0, L_0x178f400; 1 drivers
v0x173f3c0_0 .net *"_s3", 0 0, L_0x178ee70; 1 drivers
v0x173f460_0 .net *"_s5", 0 0, L_0x178f540; 1 drivers
v0x173f4e0_0 .net *"_s6", 0 0, L_0x178f2d0; 1 drivers
v0x173f580_0 .net *"_s8", 0 0, L_0x178f380; 1 drivers
L_0x178f400 .reduce/nor v0x176e590_0;
S_0x173e960 .scope generate, "PTS[13]" "PTS[13]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173ea58 .param/l "i" 5 18, +C4<01101>;
S_0x173eb10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173e960;
 .timescale -9 -12;
L_0x178f680 .functor AND 1, L_0x178f8b0, L_0x178f5e0, C4<1>, C4<1>;
L_0x178fbe0 .functor AND 1, v0x176e590_0, L_0x178fb40, C4<1>, C4<1>;
L_0x178fc90 .functor OR 1, L_0x178f680, L_0x178fbe0, C4<0>, C4<0>;
v0x173ec00_0 .net *"_s0", 0 0, L_0x178f8b0; 1 drivers
v0x173eca0_0 .net *"_s2", 0 0, L_0x178f5e0; 1 drivers
v0x173ed40_0 .net *"_s3", 0 0, L_0x178f680; 1 drivers
v0x173ede0_0 .net *"_s5", 0 0, L_0x178fb40; 1 drivers
v0x173ee60_0 .net *"_s6", 0 0, L_0x178fbe0; 1 drivers
v0x173ef00_0 .net *"_s8", 0 0, L_0x178fc90; 1 drivers
L_0x178f5e0 .reduce/nor v0x176e590_0;
S_0x173e2e0 .scope generate, "PTS[14]" "PTS[14]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173e3d8 .param/l "i" 5 18, +C4<01110>;
S_0x173e490 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173e2e0;
 .timescale -9 -12;
L_0x178cd90 .functor AND 1, L_0x178ccf0, L_0x178cf40, C4<1>, C4<1>;
L_0x178fa40 .functor AND 1, v0x176e590_0, L_0x178f9a0, C4<1>, C4<1>;
L_0x178c0d0 .functor OR 1, L_0x178cd90, L_0x178fa40, C4<0>, C4<0>;
v0x173e580_0 .net *"_s0", 0 0, L_0x178ccf0; 1 drivers
v0x173e620_0 .net *"_s2", 0 0, L_0x178cf40; 1 drivers
v0x173e6c0_0 .net *"_s3", 0 0, L_0x178cd90; 1 drivers
v0x173e760_0 .net *"_s5", 0 0, L_0x178f9a0; 1 drivers
v0x173e7e0_0 .net *"_s6", 0 0, L_0x178fa40; 1 drivers
v0x173e880_0 .net *"_s8", 0 0, L_0x178c0d0; 1 drivers
L_0x178cf40 .reduce/nor v0x176e590_0;
S_0x173dc60 .scope generate, "PTS[15]" "PTS[15]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173dd58 .param/l "i" 5 18, +C4<01111>;
S_0x173de10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173dc60;
 .timescale -9 -12;
L_0x178d380 .functor AND 1, L_0x178d240, L_0x178d2e0, C4<1>, C4<1>;
L_0x17904f0 .functor AND 1, v0x176e590_0, L_0x1790450, C4<1>, C4<1>;
L_0x178d8e0 .functor OR 1, L_0x178d380, L_0x17904f0, C4<0>, C4<0>;
v0x173df00_0 .net *"_s0", 0 0, L_0x178d240; 1 drivers
v0x173dfa0_0 .net *"_s2", 0 0, L_0x178d2e0; 1 drivers
v0x173e040_0 .net *"_s3", 0 0, L_0x178d380; 1 drivers
v0x173e0e0_0 .net *"_s5", 0 0, L_0x1790450; 1 drivers
v0x173e160_0 .net *"_s6", 0 0, L_0x17904f0; 1 drivers
v0x173e200_0 .net *"_s8", 0 0, L_0x178d8e0; 1 drivers
L_0x178d2e0 .reduce/nor v0x176e590_0;
S_0x173d5e0 .scope generate, "PTS[16]" "PTS[16]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173d6d8 .param/l "i" 5 18, +C4<010000>;
S_0x173d790 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173d5e0;
 .timescale -9 -12;
L_0x1790fe0 .functor AND 1, L_0x1790980, L_0x1790a20, C4<1>, C4<1>;
L_0x1790e50 .functor AND 1, v0x176e590_0, L_0x17910e0, C4<1>, C4<1>;
L_0x1790f00 .functor OR 1, L_0x1790fe0, L_0x1790e50, C4<0>, C4<0>;
v0x173d880_0 .net *"_s0", 0 0, L_0x1790980; 1 drivers
v0x173d920_0 .net *"_s2", 0 0, L_0x1790a20; 1 drivers
v0x173d9c0_0 .net *"_s3", 0 0, L_0x1790fe0; 1 drivers
v0x173da60_0 .net *"_s5", 0 0, L_0x17910e0; 1 drivers
v0x173dae0_0 .net *"_s6", 0 0, L_0x1790e50; 1 drivers
v0x173db80_0 .net *"_s8", 0 0, L_0x1790f00; 1 drivers
L_0x1790a20 .reduce/nor v0x176e590_0;
S_0x173cf60 .scope generate, "PTS[17]" "PTS[17]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173d058 .param/l "i" 5 18, +C4<010001>;
S_0x173d110 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173cf60;
 .timescale -9 -12;
L_0x1791220 .functor AND 1, L_0x1791460, L_0x1791180, C4<1>, C4<1>;
L_0x1791750 .functor AND 1, v0x176e590_0, L_0x17916b0, C4<1>, C4<1>;
L_0x1791800 .functor OR 1, L_0x1791220, L_0x1791750, C4<0>, C4<0>;
v0x173d200_0 .net *"_s0", 0 0, L_0x1791460; 1 drivers
v0x173d2a0_0 .net *"_s2", 0 0, L_0x1791180; 1 drivers
v0x173d340_0 .net *"_s3", 0 0, L_0x1791220; 1 drivers
v0x173d3e0_0 .net *"_s5", 0 0, L_0x17916b0; 1 drivers
v0x173d460_0 .net *"_s6", 0 0, L_0x1791750; 1 drivers
v0x173d500_0 .net *"_s8", 0 0, L_0x1791800; 1 drivers
L_0x1791180 .reduce/nor v0x176e590_0;
S_0x173c8e0 .scope generate, "PTS[18]" "PTS[18]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173c9d8 .param/l "i" 5 18, +C4<010010>;
S_0x173ca90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173c8e0;
 .timescale -9 -12;
L_0x1791640 .functor AND 1, L_0x1791500, L_0x17915a0, C4<1>, C4<1>;
L_0x17919f0 .functor AND 1, v0x176e590_0, L_0x1791c50, C4<1>, C4<1>;
L_0x1791aa0 .functor OR 1, L_0x1791640, L_0x17919f0, C4<0>, C4<0>;
v0x173cb80_0 .net *"_s0", 0 0, L_0x1791500; 1 drivers
v0x173cc20_0 .net *"_s2", 0 0, L_0x17915a0; 1 drivers
v0x173ccc0_0 .net *"_s3", 0 0, L_0x1791640; 1 drivers
v0x173cd60_0 .net *"_s5", 0 0, L_0x1791c50; 1 drivers
v0x173cde0_0 .net *"_s6", 0 0, L_0x17919f0; 1 drivers
v0x173ce80_0 .net *"_s8", 0 0, L_0x1791aa0; 1 drivers
L_0x17915a0 .reduce/nor v0x176e590_0;
S_0x173c260 .scope generate, "PTS[19]" "PTS[19]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173c358 .param/l "i" 5 18, +C4<010011>;
S_0x173c410 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173c260;
 .timescale -9 -12;
L_0x1791d90 .functor AND 1, L_0x1791fb0, L_0x1791cf0, C4<1>, C4<1>;
L_0x17922d0 .functor AND 1, v0x176e590_0, L_0x1792230, C4<1>, C4<1>;
L_0x1792380 .functor OR 1, L_0x1791d90, L_0x17922d0, C4<0>, C4<0>;
v0x173c500_0 .net *"_s0", 0 0, L_0x1791fb0; 1 drivers
v0x173c5a0_0 .net *"_s2", 0 0, L_0x1791cf0; 1 drivers
v0x173c640_0 .net *"_s3", 0 0, L_0x1791d90; 1 drivers
v0x173c6e0_0 .net *"_s5", 0 0, L_0x1792230; 1 drivers
v0x173c760_0 .net *"_s6", 0 0, L_0x17922d0; 1 drivers
v0x173c800_0 .net *"_s8", 0 0, L_0x1792380; 1 drivers
L_0x1791cf0 .reduce/nor v0x176e590_0;
S_0x173bbe0 .scope generate, "PTS[20]" "PTS[20]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173bcd8 .param/l "i" 5 18, +C4<010100>;
S_0x173bd90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173bbe0;
 .timescale -9 -12;
L_0x1792190 .functor AND 1, L_0x1792050, L_0x17920f0, C4<1>, C4<1>;
L_0x1792570 .functor AND 1, v0x176e590_0, L_0x1792800, C4<1>, C4<1>;
L_0x1792620 .functor OR 1, L_0x1792190, L_0x1792570, C4<0>, C4<0>;
v0x173be80_0 .net *"_s0", 0 0, L_0x1792050; 1 drivers
v0x173bf20_0 .net *"_s2", 0 0, L_0x17920f0; 1 drivers
v0x173bfc0_0 .net *"_s3", 0 0, L_0x1792190; 1 drivers
v0x173c060_0 .net *"_s5", 0 0, L_0x1792800; 1 drivers
v0x173c0e0_0 .net *"_s6", 0 0, L_0x1792570; 1 drivers
v0x173c180_0 .net *"_s8", 0 0, L_0x1792620; 1 drivers
L_0x17920f0 .reduce/nor v0x176e590_0;
S_0x173b560 .scope generate, "PTS[21]" "PTS[21]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173b658 .param/l "i" 5 18, +C4<010101>;
S_0x173b710 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173b560;
 .timescale -9 -12;
L_0x1792940 .functor AND 1, L_0x1792b90, L_0x17928a0, C4<1>, C4<1>;
L_0x1792a40 .functor AND 1, v0x176e590_0, L_0x1792e40, C4<1>, C4<1>;
L_0x1792f30 .functor OR 1, L_0x1792940, L_0x1792a40, C4<0>, C4<0>;
v0x173b800_0 .net *"_s0", 0 0, L_0x1792b90; 1 drivers
v0x173b8a0_0 .net *"_s2", 0 0, L_0x17928a0; 1 drivers
v0x173b940_0 .net *"_s3", 0 0, L_0x1792940; 1 drivers
v0x173b9e0_0 .net *"_s5", 0 0, L_0x1792e40; 1 drivers
v0x173ba60_0 .net *"_s6", 0 0, L_0x1792a40; 1 drivers
v0x173bb00_0 .net *"_s8", 0 0, L_0x1792f30; 1 drivers
L_0x17928a0 .reduce/nor v0x176e590_0;
S_0x173aee0 .scope generate, "PTS[22]" "PTS[22]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173afd8 .param/l "i" 5 18, +C4<010110>;
S_0x173b090 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173aee0;
 .timescale -9 -12;
L_0x1792d70 .functor AND 1, L_0x1792c30, L_0x1792cd0, C4<1>, C4<1>;
L_0x1793120 .functor AND 1, v0x176e590_0, L_0x1793390, C4<1>, C4<1>;
L_0x17931d0 .functor OR 1, L_0x1792d70, L_0x1793120, C4<0>, C4<0>;
v0x173b180_0 .net *"_s0", 0 0, L_0x1792c30; 1 drivers
v0x173b220_0 .net *"_s2", 0 0, L_0x1792cd0; 1 drivers
v0x173b2c0_0 .net *"_s3", 0 0, L_0x1792d70; 1 drivers
v0x173b360_0 .net *"_s5", 0 0, L_0x1793390; 1 drivers
v0x173b3e0_0 .net *"_s6", 0 0, L_0x1793120; 1 drivers
v0x173b480_0 .net *"_s8", 0 0, L_0x17931d0; 1 drivers
L_0x1792cd0 .reduce/nor v0x176e590_0;
S_0x173a860 .scope generate, "PTS[23]" "PTS[23]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173a958 .param/l "i" 5 18, +C4<010111>;
S_0x173aa10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173a860;
 .timescale -9 -12;
L_0x17934d0 .functor AND 1, L_0x1793700, L_0x1793430, C4<1>, C4<1>;
L_0x17935d0 .functor AND 1, v0x176e590_0, L_0x17939e0, C4<1>, C4<1>;
L_0x1793ad0 .functor OR 1, L_0x17934d0, L_0x17935d0, C4<0>, C4<0>;
v0x173ab00_0 .net *"_s0", 0 0, L_0x1793700; 1 drivers
v0x173aba0_0 .net *"_s2", 0 0, L_0x1793430; 1 drivers
v0x173ac40_0 .net *"_s3", 0 0, L_0x17934d0; 1 drivers
v0x173ace0_0 .net *"_s5", 0 0, L_0x17939e0; 1 drivers
v0x173ad60_0 .net *"_s6", 0 0, L_0x17935d0; 1 drivers
v0x173ae00_0 .net *"_s8", 0 0, L_0x1793ad0; 1 drivers
L_0x1793430 .reduce/nor v0x176e590_0;
S_0x173a1e0 .scope generate, "PTS[24]" "PTS[24]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x173a2d8 .param/l "i" 5 18, +C4<011000>;
S_0x173a390 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x173a1e0;
 .timescale -9 -12;
L_0x17938e0 .functor AND 1, L_0x17937a0, L_0x1793840, C4<1>, C4<1>;
L_0x1793cc0 .functor AND 1, v0x176e590_0, L_0x1793f10, C4<1>, C4<1>;
L_0x1793d70 .functor OR 1, L_0x17938e0, L_0x1793cc0, C4<0>, C4<0>;
v0x173a480_0 .net *"_s0", 0 0, L_0x17937a0; 1 drivers
v0x173a520_0 .net *"_s2", 0 0, L_0x1793840; 1 drivers
v0x173a5c0_0 .net *"_s3", 0 0, L_0x17938e0; 1 drivers
v0x173a660_0 .net *"_s5", 0 0, L_0x1793f10; 1 drivers
v0x173a6e0_0 .net *"_s6", 0 0, L_0x1793cc0; 1 drivers
v0x173a780_0 .net *"_s8", 0 0, L_0x1793d70; 1 drivers
L_0x1793840 .reduce/nor v0x176e590_0;
S_0x1739b60 .scope generate, "PTS[25]" "PTS[25]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1739c58 .param/l "i" 5 18, +C4<011001>;
S_0x1739d10 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1739b60;
 .timescale -9 -12;
L_0x1794050 .functor AND 1, L_0x17942b0, L_0x1793fb0, C4<1>, C4<1>;
L_0x17941a0 .functor AND 1, v0x176e590_0, L_0x1794100, C4<1>, C4<1>;
L_0x1794610 .functor OR 1, L_0x1794050, L_0x17941a0, C4<0>, C4<0>;
v0x1739e00_0 .net *"_s0", 0 0, L_0x17942b0; 1 drivers
v0x1739ea0_0 .net *"_s2", 0 0, L_0x1793fb0; 1 drivers
v0x1739f40_0 .net *"_s3", 0 0, L_0x1794050; 1 drivers
v0x1739fe0_0 .net *"_s5", 0 0, L_0x1794100; 1 drivers
v0x173a060_0 .net *"_s6", 0 0, L_0x17941a0; 1 drivers
v0x173a100_0 .net *"_s8", 0 0, L_0x1794610; 1 drivers
L_0x1793fb0 .reduce/nor v0x176e590_0;
S_0x17394e0 .scope generate, "PTS[26]" "PTS[26]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17395d8 .param/l "i" 5 18, +C4<011010>;
S_0x1739690 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17394e0;
 .timescale -9 -12;
L_0x1794490 .functor AND 1, L_0x1794350, L_0x17943f0, C4<1>, C4<1>;
L_0x1794800 .functor AND 1, v0x176e590_0, L_0x1794a80, C4<1>, C4<1>;
L_0x17948b0 .functor OR 1, L_0x1794490, L_0x1794800, C4<0>, C4<0>;
v0x1739780_0 .net *"_s0", 0 0, L_0x1794350; 1 drivers
v0x1739820_0 .net *"_s2", 0 0, L_0x17943f0; 1 drivers
v0x17398c0_0 .net *"_s3", 0 0, L_0x1794490; 1 drivers
v0x1739960_0 .net *"_s5", 0 0, L_0x1794a80; 1 drivers
v0x17399e0_0 .net *"_s6", 0 0, L_0x1794800; 1 drivers
v0x1739a80_0 .net *"_s8", 0 0, L_0x17948b0; 1 drivers
L_0x17943f0 .reduce/nor v0x176e590_0;
S_0x1738e60 .scope generate, "PTS[27]" "PTS[27]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1738f58 .param/l "i" 5 18, +C4<011011>;
S_0x1739010 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1738e60;
 .timescale -9 -12;
L_0x1794bc0 .functor AND 1, L_0x1794e50, L_0x1794b20, C4<1>, C4<1>;
L_0x1794a00 .functor AND 1, v0x176e590_0, L_0x1794cc0, C4<1>, C4<1>;
L_0x1795190 .functor OR 1, L_0x1794bc0, L_0x1794a00, C4<0>, C4<0>;
v0x1739100_0 .net *"_s0", 0 0, L_0x1794e50; 1 drivers
v0x17391a0_0 .net *"_s2", 0 0, L_0x1794b20; 1 drivers
v0x1739240_0 .net *"_s3", 0 0, L_0x1794bc0; 1 drivers
v0x17392e0_0 .net *"_s5", 0 0, L_0x1794cc0; 1 drivers
v0x1739360_0 .net *"_s6", 0 0, L_0x1794a00; 1 drivers
v0x1739400_0 .net *"_s8", 0 0, L_0x1795190; 1 drivers
L_0x1794b20 .reduce/nor v0x176e590_0;
S_0x17387e0 .scope generate, "PTS[28]" "PTS[28]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17388d8 .param/l "i" 5 18, +C4<011100>;
S_0x1738990 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17387e0;
 .timescale -9 -12;
L_0x1795030 .functor AND 1, L_0x1794ef0, L_0x1794f90, C4<1>, C4<1>;
L_0x1795130 .functor AND 1, v0x176e590_0, L_0x1795630, C4<1>, C4<1>;
L_0x17953d0 .functor OR 1, L_0x1795030, L_0x1795130, C4<0>, C4<0>;
v0x1738a80_0 .net *"_s0", 0 0, L_0x1794ef0; 1 drivers
v0x1738b20_0 .net *"_s2", 0 0, L_0x1794f90; 1 drivers
v0x1738bc0_0 .net *"_s3", 0 0, L_0x1795030; 1 drivers
v0x1738c60_0 .net *"_s5", 0 0, L_0x1795630; 1 drivers
v0x1738ce0_0 .net *"_s6", 0 0, L_0x1795130; 1 drivers
v0x1738d80_0 .net *"_s8", 0 0, L_0x17953d0; 1 drivers
L_0x1794f90 .reduce/nor v0x176e590_0;
S_0x1738160 .scope generate, "PTS[29]" "PTS[29]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1738258 .param/l "i" 5 18, +C4<011101>;
S_0x1738310 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1738160;
 .timescale -9 -12;
L_0x1795770 .functor AND 1, L_0x1795990, L_0x17956d0, C4<1>, C4<1>;
L_0x17955c0 .functor AND 1, v0x176e590_0, L_0x1795870, C4<1>, C4<1>;
L_0x1795d00 .functor OR 1, L_0x1795770, L_0x17955c0, C4<0>, C4<0>;
v0x1738400_0 .net *"_s0", 0 0, L_0x1795990; 1 drivers
v0x17384a0_0 .net *"_s2", 0 0, L_0x17956d0; 1 drivers
v0x1738540_0 .net *"_s3", 0 0, L_0x1795770; 1 drivers
v0x17385e0_0 .net *"_s5", 0 0, L_0x1795870; 1 drivers
v0x1738660_0 .net *"_s6", 0 0, L_0x17955c0; 1 drivers
v0x1738700_0 .net *"_s8", 0 0, L_0x1795d00; 1 drivers
L_0x17956d0 .reduce/nor v0x176e590_0;
S_0x1737ae0 .scope generate, "PTS[30]" "PTS[30]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1737bd8 .param/l "i" 5 18, +C4<011110>;
S_0x1737c90 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1737ae0;
 .timescale -9 -12;
L_0x178ffc0 .functor AND 1, L_0x178fe80, L_0x178ff20, C4<1>, C4<1>;
L_0x17902c0 .functor AND 1, v0x176e590_0, L_0x1790220, C4<1>, C4<1>;
L_0x1790370 .functor OR 1, L_0x178ffc0, L_0x17902c0, C4<0>, C4<0>;
v0x1737d80_0 .net *"_s0", 0 0, L_0x178fe80; 1 drivers
v0x1737e20_0 .net *"_s2", 0 0, L_0x178ff20; 1 drivers
v0x1737ec0_0 .net *"_s3", 0 0, L_0x178ffc0; 1 drivers
v0x1737f60_0 .net *"_s5", 0 0, L_0x1790220; 1 drivers
v0x1737fe0_0 .net *"_s6", 0 0, L_0x17902c0; 1 drivers
v0x1738080_0 .net *"_s8", 0 0, L_0x1790370; 1 drivers
L_0x178ff20 .reduce/nor v0x176e590_0;
S_0x1737460 .scope generate, "PTS[31]" "PTS[31]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1737558 .param/l "i" 5 18, +C4<011111>;
S_0x1737610 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1737460;
 .timescale -9 -12;
L_0x1790850 .functor AND 1, L_0x1795bc0, L_0x1795c60, C4<1>, C4<1>;
L_0x17963a0 .functor AND 1, v0x176e590_0, L_0x1796300, C4<1>, C4<1>;
L_0x1796450 .functor OR 1, L_0x1790850, L_0x17963a0, C4<0>, C4<0>;
v0x1737700_0 .net *"_s0", 0 0, L_0x1795bc0; 1 drivers
v0x17377a0_0 .net *"_s2", 0 0, L_0x1795c60; 1 drivers
v0x1737840_0 .net *"_s3", 0 0, L_0x1790850; 1 drivers
v0x17378e0_0 .net *"_s5", 0 0, L_0x1796300; 1 drivers
v0x1737960_0 .net *"_s6", 0 0, L_0x17963a0; 1 drivers
v0x1737a00_0 .net *"_s8", 0 0, L_0x1796450; 1 drivers
L_0x1795c60 .reduce/nor v0x176e590_0;
S_0x1736de0 .scope generate, "PTS[32]" "PTS[32]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1736ed8 .param/l "i" 5 18, +C4<0100000>;
S_0x1736f70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1736de0;
 .timescale -9 -12;
L_0x1790ca0 .functor AND 1, L_0x1790b60, L_0x1790c00, C4<1>, C4<1>;
L_0x1796b30 .functor AND 1, v0x176e590_0, L_0x1796a90, C4<1>, C4<1>;
L_0x1796be0 .functor OR 1, L_0x1790ca0, L_0x1796b30, C4<0>, C4<0>;
v0x1737060_0 .net *"_s0", 0 0, L_0x1790b60; 1 drivers
v0x1737120_0 .net *"_s2", 0 0, L_0x1790c00; 1 drivers
v0x17371c0_0 .net *"_s3", 0 0, L_0x1790ca0; 1 drivers
v0x1737260_0 .net *"_s5", 0 0, L_0x1796a90; 1 drivers
v0x17372e0_0 .net *"_s6", 0 0, L_0x1796b30; 1 drivers
v0x1737380_0 .net *"_s8", 0 0, L_0x1796be0; 1 drivers
L_0x1790c00 .reduce/nor v0x176e590_0;
S_0x1736760 .scope generate, "PTS[33]" "PTS[33]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1736858 .param/l "i" 5 18, +C4<0100001>;
S_0x17368f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1736760;
 .timescale -9 -12;
L_0x1790780 .functor AND 1, L_0x1790640, L_0x17906e0, C4<1>, C4<1>;
L_0x1797d20 .functor AND 1, v0x176e590_0, L_0x1797c80, C4<1>, C4<1>;
L_0x1797dd0 .functor OR 1, L_0x1790780, L_0x1797d20, C4<0>, C4<0>;
v0x17369e0_0 .net *"_s0", 0 0, L_0x1790640; 1 drivers
v0x1736aa0_0 .net *"_s2", 0 0, L_0x17906e0; 1 drivers
v0x1736b40_0 .net *"_s3", 0 0, L_0x1790780; 1 drivers
v0x1736be0_0 .net *"_s5", 0 0, L_0x1797c80; 1 drivers
v0x1736c60_0 .net *"_s6", 0 0, L_0x1797d20; 1 drivers
v0x1736d00_0 .net *"_s8", 0 0, L_0x1797dd0; 1 drivers
L_0x17906e0 .reduce/nor v0x176e590_0;
S_0x17360e0 .scope generate, "PTS[34]" "PTS[34]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17361d8 .param/l "i" 5 18, +C4<0100010>;
S_0x1736270 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17360e0;
 .timescale -9 -12;
L_0x1797a40 .functor AND 1, L_0x1797900, L_0x17979a0, C4<1>, C4<1>;
L_0x1798310 .functor AND 1, v0x176e590_0, L_0x1797b40, C4<1>, C4<1>;
L_0x1798370 .functor OR 1, L_0x1797a40, L_0x1798310, C4<0>, C4<0>;
v0x1736360_0 .net *"_s0", 0 0, L_0x1797900; 1 drivers
v0x1736420_0 .net *"_s2", 0 0, L_0x17979a0; 1 drivers
v0x17364c0_0 .net *"_s3", 0 0, L_0x1797a40; 1 drivers
v0x1736560_0 .net *"_s5", 0 0, L_0x1797b40; 1 drivers
v0x17365e0_0 .net *"_s6", 0 0, L_0x1798310; 1 drivers
v0x1736680_0 .net *"_s8", 0 0, L_0x1798370; 1 drivers
L_0x17979a0 .reduce/nor v0x176e590_0;
S_0x1735a60 .scope generate, "PTS[35]" "PTS[35]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1735b58 .param/l "i" 5 18, +C4<0100011>;
S_0x1735bf0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1735a60;
 .timescale -9 -12;
L_0x1798060 .functor AND 1, L_0x1798560, L_0x1797fc0, C4<1>, C4<1>;
L_0x1798200 .functor AND 1, v0x176e590_0, L_0x1798160, C4<1>, C4<1>;
L_0x17982b0 .functor OR 1, L_0x1798060, L_0x1798200, C4<0>, C4<0>;
v0x1735ce0_0 .net *"_s0", 0 0, L_0x1798560; 1 drivers
v0x1735da0_0 .net *"_s2", 0 0, L_0x1797fc0; 1 drivers
v0x1735e40_0 .net *"_s3", 0 0, L_0x1798060; 1 drivers
v0x1735ee0_0 .net *"_s5", 0 0, L_0x1798160; 1 drivers
v0x1735f60_0 .net *"_s6", 0 0, L_0x1798200; 1 drivers
v0x1736000_0 .net *"_s8", 0 0, L_0x17982b0; 1 drivers
L_0x1797fc0 .reduce/nor v0x176e590_0;
S_0x17353e0 .scope generate, "PTS[36]" "PTS[36]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17354d8 .param/l "i" 5 18, +C4<0100100>;
S_0x1735570 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17353e0;
 .timescale -9 -12;
L_0x1798740 .functor AND 1, L_0x1798600, L_0x17986a0, C4<1>, C4<1>;
L_0x17988e0 .functor AND 1, v0x176e590_0, L_0x1798840, C4<1>, C4<1>;
L_0x1798ec0 .functor OR 1, L_0x1798740, L_0x17988e0, C4<0>, C4<0>;
v0x1735660_0 .net *"_s0", 0 0, L_0x1798600; 1 drivers
v0x1735720_0 .net *"_s2", 0 0, L_0x17986a0; 1 drivers
v0x17357c0_0 .net *"_s3", 0 0, L_0x1798740; 1 drivers
v0x1735860_0 .net *"_s5", 0 0, L_0x1798840; 1 drivers
v0x17358e0_0 .net *"_s6", 0 0, L_0x17988e0; 1 drivers
v0x1735980_0 .net *"_s8", 0 0, L_0x1798ec0; 1 drivers
L_0x17986a0 .reduce/nor v0x176e590_0;
S_0x1734d60 .scope generate, "PTS[37]" "PTS[37]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1734e58 .param/l "i" 5 18, +C4<0100101>;
S_0x1734ef0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1734d60;
 .timescale -9 -12;
L_0x1798b90 .functor AND 1, L_0x17990b0, L_0x1798af0, C4<1>, C4<1>;
L_0x1798d30 .functor AND 1, v0x176e590_0, L_0x1798c90, C4<1>, C4<1>;
L_0x1798de0 .functor OR 1, L_0x1798b90, L_0x1798d30, C4<0>, C4<0>;
v0x1734fe0_0 .net *"_s0", 0 0, L_0x17990b0; 1 drivers
v0x17350a0_0 .net *"_s2", 0 0, L_0x1798af0; 1 drivers
v0x1735140_0 .net *"_s3", 0 0, L_0x1798b90; 1 drivers
v0x17351e0_0 .net *"_s5", 0 0, L_0x1798c90; 1 drivers
v0x1735260_0 .net *"_s6", 0 0, L_0x1798d30; 1 drivers
v0x1735300_0 .net *"_s8", 0 0, L_0x1798de0; 1 drivers
L_0x1798af0 .reduce/nor v0x176e590_0;
S_0x17346e0 .scope generate, "PTS[38]" "PTS[38]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17347d8 .param/l "i" 5 18, +C4<0100110>;
S_0x1734870 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17346e0;
 .timescale -9 -12;
L_0x1799290 .functor AND 1, L_0x1799150, L_0x17991f0, C4<1>, C4<1>;
L_0x1799430 .functor AND 1, v0x176e590_0, L_0x1799390, C4<1>, C4<1>;
L_0x1799a20 .functor OR 1, L_0x1799290, L_0x1799430, C4<0>, C4<0>;
v0x1734960_0 .net *"_s0", 0 0, L_0x1799150; 1 drivers
v0x1734a20_0 .net *"_s2", 0 0, L_0x17991f0; 1 drivers
v0x1734ac0_0 .net *"_s3", 0 0, L_0x1799290; 1 drivers
v0x1734b60_0 .net *"_s5", 0 0, L_0x1799390; 1 drivers
v0x1734be0_0 .net *"_s6", 0 0, L_0x1799430; 1 drivers
v0x1734c80_0 .net *"_s8", 0 0, L_0x1799a20; 1 drivers
L_0x17991f0 .reduce/nor v0x176e590_0;
S_0x1734060 .scope generate, "PTS[39]" "PTS[39]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1734158 .param/l "i" 5 18, +C4<0100111>;
S_0x17341f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1734060;
 .timescale -9 -12;
L_0x1799710 .functor AND 1, L_0x1799c10, L_0x1799670, C4<1>, C4<1>;
L_0x17998b0 .functor AND 1, v0x176e590_0, L_0x1799810, C4<1>, C4<1>;
L_0x1799960 .functor OR 1, L_0x1799710, L_0x17998b0, C4<0>, C4<0>;
v0x17342e0_0 .net *"_s0", 0 0, L_0x1799c10; 1 drivers
v0x17343a0_0 .net *"_s2", 0 0, L_0x1799670; 1 drivers
v0x1734440_0 .net *"_s3", 0 0, L_0x1799710; 1 drivers
v0x17344e0_0 .net *"_s5", 0 0, L_0x1799810; 1 drivers
v0x1734560_0 .net *"_s6", 0 0, L_0x17998b0; 1 drivers
v0x1734600_0 .net *"_s8", 0 0, L_0x1799960; 1 drivers
L_0x1799670 .reduce/nor v0x176e590_0;
S_0x17339e0 .scope generate, "PTS[40]" "PTS[40]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1733ad8 .param/l "i" 5 18, +C4<0101000>;
S_0x1733b70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17339e0;
 .timescale -9 -12;
L_0x1799df0 .functor AND 1, L_0x1799cb0, L_0x1799d50, C4<1>, C4<1>;
L_0x1799f90 .functor AND 1, v0x176e590_0, L_0x1799ef0, C4<1>, C4<1>;
L_0x179a590 .functor OR 1, L_0x1799df0, L_0x1799f90, C4<0>, C4<0>;
v0x1733c60_0 .net *"_s0", 0 0, L_0x1799cb0; 1 drivers
v0x1733d20_0 .net *"_s2", 0 0, L_0x1799d50; 1 drivers
v0x1733dc0_0 .net *"_s3", 0 0, L_0x1799df0; 1 drivers
v0x1733e60_0 .net *"_s5", 0 0, L_0x1799ef0; 1 drivers
v0x1733ee0_0 .net *"_s6", 0 0, L_0x1799f90; 1 drivers
v0x1733f80_0 .net *"_s8", 0 0, L_0x179a590; 1 drivers
L_0x1799d50 .reduce/nor v0x176e590_0;
S_0x1733360 .scope generate, "PTS[41]" "PTS[41]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1733458 .param/l "i" 5 18, +C4<0101001>;
S_0x17334f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1733360;
 .timescale -9 -12;
L_0x179a250 .functor AND 1, L_0x179a780, L_0x179a1b0, C4<1>, C4<1>;
L_0x179a3f0 .functor AND 1, v0x176e590_0, L_0x179a350, C4<1>, C4<1>;
L_0x179a4a0 .functor OR 1, L_0x179a250, L_0x179a3f0, C4<0>, C4<0>;
v0x17335e0_0 .net *"_s0", 0 0, L_0x179a780; 1 drivers
v0x17336a0_0 .net *"_s2", 0 0, L_0x179a1b0; 1 drivers
v0x1733740_0 .net *"_s3", 0 0, L_0x179a250; 1 drivers
v0x17337e0_0 .net *"_s5", 0 0, L_0x179a350; 1 drivers
v0x1733860_0 .net *"_s6", 0 0, L_0x179a3f0; 1 drivers
v0x1733900_0 .net *"_s8", 0 0, L_0x179a4a0; 1 drivers
L_0x179a1b0 .reduce/nor v0x176e590_0;
S_0x1732ce0 .scope generate, "PTS[42]" "PTS[42]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1732dd8 .param/l "i" 5 18, +C4<0101010>;
S_0x1732e70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1732ce0;
 .timescale -9 -12;
L_0x179a960 .functor AND 1, L_0x179a820, L_0x179a8c0, C4<1>, C4<1>;
L_0x179ab00 .functor AND 1, v0x176e590_0, L_0x179aa60, C4<1>, C4<1>;
L_0x179abb0 .functor OR 1, L_0x179a960, L_0x179ab00, C4<0>, C4<0>;
v0x1732f60_0 .net *"_s0", 0 0, L_0x179a820; 1 drivers
v0x1733020_0 .net *"_s2", 0 0, L_0x179a8c0; 1 drivers
v0x17330c0_0 .net *"_s3", 0 0, L_0x179a960; 1 drivers
v0x1733160_0 .net *"_s5", 0 0, L_0x179aa60; 1 drivers
v0x17331e0_0 .net *"_s6", 0 0, L_0x179ab00; 1 drivers
v0x1733280_0 .net *"_s8", 0 0, L_0x179abb0; 1 drivers
L_0x179a8c0 .reduce/nor v0x176e590_0;
S_0x1732660 .scope generate, "PTS[43]" "PTS[43]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1732758 .param/l "i" 5 18, +C4<0101011>;
S_0x17327f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1732660;
 .timescale -9 -12;
L_0x179adf0 .functor AND 1, L_0x179b2f0, L_0x179ad50, C4<1>, C4<1>;
L_0x179af90 .functor AND 1, v0x176e590_0, L_0x179aef0, C4<1>, C4<1>;
L_0x179b040 .functor OR 1, L_0x179adf0, L_0x179af90, C4<0>, C4<0>;
v0x17328e0_0 .net *"_s0", 0 0, L_0x179b2f0; 1 drivers
v0x17329a0_0 .net *"_s2", 0 0, L_0x179ad50; 1 drivers
v0x1732a40_0 .net *"_s3", 0 0, L_0x179adf0; 1 drivers
v0x1732ae0_0 .net *"_s5", 0 0, L_0x179aef0; 1 drivers
v0x1732b60_0 .net *"_s6", 0 0, L_0x179af90; 1 drivers
v0x1732c00_0 .net *"_s8", 0 0, L_0x179b040; 1 drivers
L_0x179ad50 .reduce/nor v0x176e590_0;
S_0x1731fe0 .scope generate, "PTS[44]" "PTS[44]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17320d8 .param/l "i" 5 18, +C4<0101100>;
S_0x1732170 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1731fe0;
 .timescale -9 -12;
L_0x179b4d0 .functor AND 1, L_0x179b390, L_0x179b430, C4<1>, C4<1>;
L_0x179b670 .functor AND 1, v0x176e590_0, L_0x179b5d0, C4<1>, C4<1>;
L_0x179b720 .functor OR 1, L_0x179b4d0, L_0x179b670, C4<0>, C4<0>;
v0x1732260_0 .net *"_s0", 0 0, L_0x179b390; 1 drivers
v0x1732320_0 .net *"_s2", 0 0, L_0x179b430; 1 drivers
v0x17323c0_0 .net *"_s3", 0 0, L_0x179b4d0; 1 drivers
v0x1732460_0 .net *"_s5", 0 0, L_0x179b5d0; 1 drivers
v0x17324e0_0 .net *"_s6", 0 0, L_0x179b670; 1 drivers
v0x1732580_0 .net *"_s8", 0 0, L_0x179b720; 1 drivers
L_0x179b430 .reduce/nor v0x176e590_0;
S_0x1731960 .scope generate, "PTS[45]" "PTS[45]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1731a58 .param/l "i" 5 18, +C4<0101101>;
S_0x1731af0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1731960;
 .timescale -9 -12;
L_0x179b940 .functor AND 1, L_0x179be70, L_0x179b8a0, C4<1>, C4<1>;
L_0x179bae0 .functor AND 1, v0x176e590_0, L_0x179ba40, C4<1>, C4<1>;
L_0x179bb90 .functor OR 1, L_0x179b940, L_0x179bae0, C4<0>, C4<0>;
v0x1731be0_0 .net *"_s0", 0 0, L_0x179be70; 1 drivers
v0x1731ca0_0 .net *"_s2", 0 0, L_0x179b8a0; 1 drivers
v0x1731d40_0 .net *"_s3", 0 0, L_0x179b940; 1 drivers
v0x1731de0_0 .net *"_s5", 0 0, L_0x179ba40; 1 drivers
v0x1731e60_0 .net *"_s6", 0 0, L_0x179bae0; 1 drivers
v0x1731f00_0 .net *"_s8", 0 0, L_0x179bb90; 1 drivers
L_0x179b8a0 .reduce/nor v0x176e590_0;
S_0x17312e0 .scope generate, "PTS[46]" "PTS[46]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17313d8 .param/l "i" 5 18, +C4<0101110>;
S_0x1731470 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17312e0;
 .timescale -9 -12;
L_0x179c050 .functor AND 1, L_0x179bf10, L_0x179bfb0, C4<1>, C4<1>;
L_0x179c1f0 .functor AND 1, v0x176e590_0, L_0x179c150, C4<1>, C4<1>;
L_0x179c2a0 .functor OR 1, L_0x179c050, L_0x179c1f0, C4<0>, C4<0>;
v0x1731560_0 .net *"_s0", 0 0, L_0x179bf10; 1 drivers
v0x1731620_0 .net *"_s2", 0 0, L_0x179bfb0; 1 drivers
v0x17316c0_0 .net *"_s3", 0 0, L_0x179c050; 1 drivers
v0x1731760_0 .net *"_s5", 0 0, L_0x179c150; 1 drivers
v0x17317e0_0 .net *"_s6", 0 0, L_0x179c1f0; 1 drivers
v0x1731880_0 .net *"_s8", 0 0, L_0x179c2a0; 1 drivers
L_0x179bfb0 .reduce/nor v0x176e590_0;
S_0x1730c60 .scope generate, "PTS[47]" "PTS[47]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1730d58 .param/l "i" 5 18, +C4<0101111>;
S_0x1730df0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x1730c60;
 .timescale -9 -12;
L_0x179c4a0 .functor AND 1, L_0x179c9b0, L_0x179c400, C4<1>, C4<1>;
L_0x179c640 .functor AND 1, v0x176e590_0, L_0x179c5a0, C4<1>, C4<1>;
L_0x179c6f0 .functor OR 1, L_0x179c4a0, L_0x179c640, C4<0>, C4<0>;
v0x1730ee0_0 .net *"_s0", 0 0, L_0x179c9b0; 1 drivers
v0x1730fa0_0 .net *"_s2", 0 0, L_0x179c400; 1 drivers
v0x1731040_0 .net *"_s3", 0 0, L_0x179c4a0; 1 drivers
v0x17310e0_0 .net *"_s5", 0 0, L_0x179c5a0; 1 drivers
v0x1731160_0 .net *"_s6", 0 0, L_0x179c640; 1 drivers
v0x1731200_0 .net *"_s8", 0 0, L_0x179c6f0; 1 drivers
L_0x179c400 .reduce/nor v0x176e590_0;
S_0x17305e0 .scope generate, "PTS[48]" "PTS[48]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x17306d8 .param/l "i" 5 18, +C4<0110000>;
S_0x1730770 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x17305e0;
 .timescale -9 -12;
L_0x179cb90 .functor AND 1, L_0x179ca50, L_0x179caf0, C4<1>, C4<1>;
L_0x179cd30 .functor AND 1, v0x176e590_0, L_0x179cc90, C4<1>, C4<1>;
L_0x179cde0 .functor OR 1, L_0x179cb90, L_0x179cd30, C4<0>, C4<0>;
v0x1730860_0 .net *"_s0", 0 0, L_0x179ca50; 1 drivers
v0x1730920_0 .net *"_s2", 0 0, L_0x179caf0; 1 drivers
v0x17309c0_0 .net *"_s3", 0 0, L_0x179cb90; 1 drivers
v0x1730a60_0 .net *"_s5", 0 0, L_0x179cc90; 1 drivers
v0x1730ae0_0 .net *"_s6", 0 0, L_0x179cd30; 1 drivers
v0x1730b80_0 .net *"_s8", 0 0, L_0x179cde0; 1 drivers
L_0x179caf0 .reduce/nor v0x176e590_0;
S_0x172ff60 .scope generate, "PTS[49]" "PTS[49]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x1730058 .param/l "i" 5 18, +C4<0110001>;
S_0x17300f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x172ff60;
 .timescale -9 -12;
L_0x179d010 .functor AND 1, L_0x179d550, L_0x179cf70, C4<1>, C4<1>;
L_0x179d1b0 .functor AND 1, v0x176e590_0, L_0x179d110, C4<1>, C4<1>;
L_0x179d260 .functor OR 1, L_0x179d010, L_0x179d1b0, C4<0>, C4<0>;
v0x17301e0_0 .net *"_s0", 0 0, L_0x179d550; 1 drivers
v0x17302a0_0 .net *"_s2", 0 0, L_0x179cf70; 1 drivers
v0x1730340_0 .net *"_s3", 0 0, L_0x179d010; 1 drivers
v0x17303e0_0 .net *"_s5", 0 0, L_0x179d110; 1 drivers
v0x1730460_0 .net *"_s6", 0 0, L_0x179d1b0; 1 drivers
v0x1730500_0 .net *"_s8", 0 0, L_0x179d260; 1 drivers
L_0x179cf70 .reduce/nor v0x176e590_0;
S_0x172f8e0 .scope generate, "PTS[50]" "PTS[50]" 5 18, 5 18, S_0x172f720;
 .timescale -9 -12;
P_0x172f9d8 .param/l "i" 5 18, +C4<0110010>;
S_0x172fa70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x172f8e0;
 .timescale -9 -12;
L_0x179d3b0 .functor AND 1, L_0x179d5f0, L_0x179d690, C4<1>, C4<1>;
L_0x179d870 .functor AND 1, v0x176e590_0, L_0x179d7d0, C4<1>, C4<1>;
L_0x179d920 .functor OR 1, L_0x179d3b0, L_0x179d870, C4<0>, C4<0>;
v0x172fb60_0 .net *"_s0", 0 0, L_0x179d5f0; 1 drivers
v0x172fc20_0 .net *"_s2", 0 0, L_0x179d690; 1 drivers
v0x172fcc0_0 .net *"_s3", 0 0, L_0x179d3b0; 1 drivers
v0x172fd60_0 .net *"_s5", 0 0, L_0x179d7d0; 1 drivers
v0x172fde0_0 .net *"_s6", 0 0, L_0x179d870; 1 drivers
v0x172fe80_0 .net *"_s8", 0 0, L_0x179d920; 1 drivers
L_0x179d690 .reduce/nor v0x176e590_0;
S_0x16616c0 .scope module, "counter1" "UPCOUNTER_POSEDGE" 13 28, 7 1, S_0x1660790;
 .timescale -9 -12;
P_0x162dd38 .param/l "SIZE" 7 1, +C4<01000>;
v0x15fd0b0_0 .alias "Clock", 0 0, v0x176e880_0;
v0x172f490_0 .net "Enable", 0 0, L_0x178a5d0; 1 drivers
v0x172f530_0 .alias "Initial", 7 0, v0x1745ff0_0;
v0x172f5d0_0 .var "Q", 7 0;
v0x172f680_0 .alias "Reset", 0 0, v0x1744fc0_0;
E_0x16a23d0 .event posedge, v0x15fd0b0_0;
    .scope S_0x176a860;
T_0 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x176ac50_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x176abd0_0, 0, 50;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x176ab30_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x176aa90_0, 50;
    %ix/load 0, 50, 0;
    %assign/v0 v0x176abd0_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1755e00;
T_1 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x1756130_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x1756010_0, 8;
    %set/v v0x17560b0_0, 8, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1755f70_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x17560b0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x17560b0_0, 8, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17543e0;
T_2 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x17547d0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0x1754750_0, 0, 50;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x17546b0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1754610_0, 50;
    %ix/load 0, 50, 0;
    %assign/v0 v0x1754750_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1749a80;
T_3 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x1749f00_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1749de0_0, 8;
    %set/v v0x1749e80_0, 8, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1746e70_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1749e80_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x1749e80_0, 8, 8;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1749310;
T_4 ;
    %set/v v0x1749480_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1749310;
T_5 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x1749720_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x17497f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749500_0, 0, 8;
    %load/v 8, v0x1749480_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749480_0, 0, 1;
T_5.2 ;
    %load/v 8, v0x1749480_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x1749600_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749580_0, 0, 8;
    %load/v 8, v0x1749480_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749480_0, 0, 8;
T_5.4 ;
    %jmp T_5.1;
T_5.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749500_0, 0, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749580_0, 0, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1749480_0, 0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1747400;
T_6 ;
    %wait E_0x1747a00;
    %load/v 8, v0x1748c10_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_6.8, 6;
    %set/v v0x17487d0_0, 0, 4;
    %jmp T_6.10;
T_6.0 ;
    %movi 8, 1, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.10;
T_6.1 ;
    %load/v 8, v0x1748e60_0, 1;
    %jmp/0xz  T_6.11, 8;
    %load/v 8, v0x1749170_0, 1;
    %jmp/0xz  T_6.13, 8;
    %movi 8, 2, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.14;
T_6.13 ;
    %movi 8, 5, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.14 ;
    %jmp T_6.12;
T_6.11 ;
    %movi 8, 1, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.12 ;
    %jmp T_6.10;
T_6.2 ;
    %load/v 8, v0x1748630_0, 1;
    %jmp/0xz  T_6.15, 8;
    %movi 8, 3, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.16;
T_6.15 ;
    %movi 8, 2, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.16 ;
    %jmp T_6.10;
T_6.3 ;
    %load/v 8, v0x1748fe0_0, 1;
    %jmp/0xz  T_6.17, 8;
    %movi 8, 4, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.18;
T_6.17 ;
    %movi 8, 3, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.18 ;
    %jmp T_6.10;
T_6.4 ;
    %load/v 8, v0x1748a40_0, 1;
    %jmp/0xz  T_6.19, 8;
    %load/v 8, v0x1748750_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1747f00_0, 4;
    %load/v 13, v0x1747fa0_0, 4;
    %cmp/u 9, 13, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_6.21, 8;
    %movi 8, 8, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.22;
T_6.21 ;
    %movi 8, 2, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.22 ;
    %jmp T_6.20;
T_6.19 ;
    %movi 8, 4, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.20 ;
    %jmp T_6.10;
T_6.5 ;
    %load/v 8, v0x1748a40_0, 1;
    %jmp/0xz  T_6.23, 8;
    %movi 8, 6, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.24;
T_6.23 ;
    %movi 8, 5, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.24 ;
    %jmp T_6.10;
T_6.6 ;
    %load/v 8, v0x1748750_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1747f00_0, 4;
    %load/v 13, v0x1747fa0_0, 4;
    %cmp/u 9, 13, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_6.25, 8;
    %movi 8, 8, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.26;
T_6.25 ;
    %movi 8, 7, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.26 ;
    %jmp T_6.10;
T_6.7 ;
    %movi 8, 5, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.10;
T_6.8 ;
    %load/v 8, v0x1747d80_0, 1;
    %jmp/0xz  T_6.27, 8;
    %movi 8, 1, 4;
    %set/v v0x17487d0_0, 8, 4;
    %jmp T_6.28;
T_6.27 ;
    %movi 8, 8, 4;
    %set/v v0x17487d0_0, 8, 4;
T_6.28 ;
    %jmp T_6.10;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1747400;
T_7 ;
    %wait E_0x1746290;
    %load/v 8, v0x1748c10_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_7.8, 6;
    %jmp T_7.10;
T_7.0 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 1, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 0, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 0, 1;
    %set/v v0x1747f00_0, 0, 4;
    %jmp T_7.10;
T_7.1 ;
    %set/v v0x1748cf0_0, 1, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 1, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 0, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 0, 1;
    %set/v v0x1747f00_0, 0, 4;
    %jmp T_7.10;
T_7.2 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 0, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 1, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 1, 1;
    %set/v v0x17486b0_0, 1, 1;
    %set/v v0x1749060_0, 1, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 1, 1;
    %load/v 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
    %jmp T_7.10;
T_7.3 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 0, 1;
    %set/v v0x17483a0_0, 1, 1;
    %set/v v0x1748320_0, 1, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 1, 1;
    %set/v v0x17486b0_0, 1, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 0, 1;
    %load/v 8, v0x1748fe0_0, 1;
    %jmp/0xz  T_7.11, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
    %jmp T_7.12;
T_7.11 ;
    %load/v 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
T_7.12 ;
    %jmp T_7.10;
T_7.4 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 0, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 1, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 1, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 0, 1;
    %load/v 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
    %jmp T_7.10;
T_7.5 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 0, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 1, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 1, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 0, 1;
    %load/v 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
    %jmp T_7.10;
T_7.6 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 0, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 0, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 1, 1;
    %load/v 8, v0x1748140_0, 32;
    %set/v v0x17481e0_0, 8, 32;
    %set/v v0x1748630_0, 0, 1;
    %load/v 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
    %jmp T_7.10;
T_7.7 ;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 0, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 1, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 0, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %set/v v0x1748630_0, 0, 1;
    %load/v 8, v0x1747f00_0, 4;
    %set/v v0x1747f00_0, 8, 4;
    %jmp T_7.10;
T_7.8 ;
    %set/v v0x1747f00_0, 0, 4;
    %set/v v0x1748cf0_0, 0, 1;
    %set/v v0x1748040_0, 1, 1;
    %set/v v0x1747e60_0, 0, 1;
    %set/v v0x1748b90_0, 1, 1;
    %set/v v0x17483a0_0, 0, 1;
    %set/v v0x1748320_0, 0, 1;
    %set/v v0x1748440_0, 0, 1;
    %set/v v0x1748ee0_0, 0, 1;
    %set/v v0x1748900_0, 0, 1;
    %set/v v0x17486b0_0, 0, 1;
    %set/v v0x1749060_0, 0, 1;
    %set/v v0x1748850_0, 0, 1;
    %set/v v0x17481e0_0, 0, 32;
    %load/v 8, v0x1747d80_0, 1;
    %jmp/0xz  T_7.13, 8;
    %set/v v0x1747e60_0, 1, 1;
    %jmp T_7.14;
T_7.13 ;
    %set/v v0x1747e60_0, 0, 1;
T_7.14 ;
    %set/v v0x1748630_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1747400;
T_8 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x17489a0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1748c10_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x17484e0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1748c10_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x17487d0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1748c10_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0x1748a40_0, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1747f00_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1747f00_0, 0, 8;
T_8.4 ;
    %load/v 8, v0x1748c10_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_8.6, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1748280_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1748280_0, 0, 8;
    %load/v 8, v0x1748280_0, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v0x1748280_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1748280_0, 0, 8;
T_8.8 ;
    %load/v 8, v0x1747a30_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_8.10, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1748d70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1748d70_0, 0, 8;
T_8.10 ;
    %load/v 8, v0x1747a30_0, 1;
    %jmp/0xz  T_8.12, 8;
    %load/v 8, v0x1748d70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1748d70_0, 0, 8;
T_8.12 ;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v0x1748c10_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_8.14, 4;
    %load/v 8, v0x1747a30_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_8.16, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1748d70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1748d70_0, 0, 8;
T_8.16 ;
    %load/v 8, v0x1747a30_0, 1;
    %jmp/0xz  T_8.18, 8;
    %load/v 8, v0x1748d70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1748d70_0, 0, 8;
T_8.18 ;
    %jmp T_8.15;
T_8.14 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1748d70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1748280_0, 0, 0;
T_8.15 ;
T_8.7 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1746ce0;
T_9 ;
    %set/v v0x1746dd0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1746ce0;
T_10 ;
    %delay 20000, 0;
    %set/v v0x1746dd0_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x1746dd0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1746b30;
T_11 ;
    %set/v v0x1746c20_0, 0, 1;
    %delay 100000, 0;
    %set/v v0x1746c20_0, 1, 1;
    %delay 250000, 0;
    %set/v v0x1746c20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1746980;
T_12 ;
    %set/v v0x1746a70_0, 0, 1;
    %delay 1000000, 0;
    %set/v v0x1746a70_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x1746a70_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1746810;
T_13 ;
    %set/v v0x1746900_0, 0, 1;
    %delay 1300000, 0;
    %set/v v0x1746900_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_0x17466a0;
T_14 ;
    %set/v v0x1746790_0, 0, 1;
    %delay 2000000, 0;
    %set/v v0x1746790_0, 1, 1;
    %delay 2000000, 0;
    %set/v v0x1746790_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1746530;
T_15 ;
    %set/v v0x1746620_0, 0, 1;
    %delay 2300000, 0;
    %delay 12000000, 0;
    %set/v v0x1746620_0, 1, 1;
    %end;
    .thread T_15;
    .scope S_0x1744460;
T_16 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x1744860_0, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v0x17447b0_0, 0, 51;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1744710_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1744690_0, 51;
    %ix/load 0, 51, 0;
    %assign/v0 v0x17447b0_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x16616c0;
T_17 ;
    %wait E_0x16a23d0;
    %load/v 8, v0x172f680_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x172f530_0, 8;
    %set/v v0x172f5d0_0, 8, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x172f490_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x172f5d0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x172f5d0_0, 8, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x16cf9e0;
T_18 ;
    %vpi_call 2 58 "$dumpfile", "dat_phys_2.vcd";
    %vpi_call 2 59 "$dumpvars";
    %set/v v0x176e0a0_0, 0, 1;
    %set/v v0x176e770_0, 0, 1;
    %set/v v0x176e590_0, 0, 1;
    %delay 50000, 0;
    %set/v v0x176e770_0, 1, 1;
    %delay 100000, 0;
    %delay 200000, 0;
    %set/v v0x176e770_0, 0, 1;
    %delay 200000, 0;
    %set/v v0x176e0a0_0, 0, 1;
    %set/v v0x176e590_0, 0, 1;
    %delay 4500000, 0;
    %set/v v0x176e0a0_0, 1, 1;
    %set/v v0x176e590_0, 0, 1;
    %delay 5000000, 0;
    %set/v v0x176e590_0, 1, 1;
    %vpi_call 2 78 "$display", "hola";
    %delay 19000000, 0;
    %set/v v0x176e590_0, 0, 1;
    %delay 400000, 0;
    %set/v v0x176e770_0, 0, 1;
    %delay 50000, 0;
    %set/v v0x176e770_0, 1, 1;
    %delay 1000000, 0;
    %delay 200000, 0;
    %set/v v0x176e770_0, 0, 1;
    %delay 200000, 0;
    %delay 2000000, 0;
    %set/v v0x176e590_0, 1, 1;
    %delay 10000000, 0;
    %vpi_call 2 92 "$display", "test finished";
    %vpi_call 2 93 "$finish";
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "datphystb2.v";
    "./../code/dat_phys.v";
    "./../code/paralleltoserialwrapper.v";
    "./../code/parallelToSerial.v";
    "./../code/ffd.v";
    "./../code/counter.v";
    "./../code/serialtoparallelwrapper.v";
    "./../code/serialToParallel.v";
    "./../code/pad.v";
    "./../code/dat_phys_controller.v";
    "./generator_cmdcontroller.v";
    "./../code/paralleltoserialwrapper_Sd.v";
