;redcode
;assert 1
	SPL 0, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	MOV -7, <-20
	SLT -1, <-20
	SUB @0, @2
	SUB @0, @2
	JMP <137, 106
	SUB @121, 106
	SLT 122, @210
	SLT -1, <-20
	MOV @80, @2
	SLT 122, @210
	DJN @1, -558
	MOV -7, <-20
	SUB @0, @2
	MOV @80, @2
	SLT -7, <-20
	SUB @121, 106
	SUB @121, 103
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, -10
	SLT -101, <-26
	SUB @121, -103
	SUB @121, -103
	ADD 270, 65
	SUB @1, 0
	DJN -1, @-20
	JMP 0, <-1
	DJN -1, @-520
	DJN -1, @-520
	JMN <127, 136
	CMP -207, <-120
	SUB @151, 403
	SUB @121, 103
	SPL 0, <2
	SUB @151, 403
	SUB @121, 103
	SUB @121, 103
	SUB @137, 106
	SLT @-127, 104
	SPL 0, -1
	MOV 100, 300
	SUB @1, 0
	SUB @1, 0
	ADD 270, 60
