{
    "simulation_file_dirs": [
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_lvl_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181026_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181026_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181026_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l11p57pd_pm_svt_c181026_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_base_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_lvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_svt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_mb_ulvt_c181016_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm2_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm2_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm2_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm2_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_svt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_pm_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_lvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_ulvt_c181015_lib/v1.0.5_pre.1/verilog",
        "/nfs/iind/proj/tech/n7/tech-prerelease/.dr/tcbn07_bwph240l8p57pd_syn_ulvt_c181015_lib/v1.0.5_pre.1/verilog"
    ],
    "stap": {
        "rtl_verification": {
            "sdc_file": [
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/stap_clocks.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/stap_clock_params.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/clock_uncertainty.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/global_cross_clock_groups.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/stap_visa_clocks.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/global_cross_clk_exceptions.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/stap_exceptions.tcl",
                "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap//tools/syn/MTPLP/stap/inputs/stap_io_constraints.tcl"
            ]
        },
        "rtl_list": "/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/results/DC/stap/collateral/rtl/rtl_list_2stage.tcl"
    },
    "rtl_verification": {
        "verilog_defines": [
            "SYNTHESIS",
            "FUNCTIONAL",
            "functional",
            "DC",
            "no_power_aware",
            "INTCNOPWR",
            "SYNTH_EC0",
			"INTEL_SVA_OFF"
        ]
    }
}
