From c64ee182bca6a5dcab904d250766ac4f105d9b9a Mon Sep 17 00:00:00 2001
From: Venkat Subbiah <venkat.subbiah@cavium.com>
Date: Mon, 7 Jan 2013 16:14:06 -0800
Subject: [PATCH 296/337] MIPS: Octeon: Use cvmx-pcie.c from executive.

Based On SDK 3.0.0-482

Signed-off-by: Venkat Subbiah <venkat.subbiah@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 arch/mips/cavium-octeon/executive/Makefile       |    2 +
 arch/mips/cavium-octeon/executive/cvmx-pcie.c    | 1570 ++++++
 arch/mips/include/asm/octeon/cvmx-pcie.h         |  352 ++
 arch/mips/include/asm/octeon/cvmx-pcieepx-defs.h | 6084 ++++++++++++++++++++++
 arch/mips/pci/pcie-octeon.c                      | 1469 +------
 5 files changed, 8009 insertions(+), 1468 deletions(-)
 create mode 100644 arch/mips/cavium-octeon/executive/cvmx-pcie.c
 create mode 100644 arch/mips/include/asm/octeon/cvmx-pcie.h
 create mode 100644 arch/mips/include/asm/octeon/cvmx-pcieepx-defs.h

diff --git a/arch/mips/cavium-octeon/executive/Makefile b/arch/mips/cavium-octeon/executive/Makefile
index 2a45f60..c660191 100644
--- a/arch/mips/cavium-octeon/executive/Makefile
+++ b/arch/mips/cavium-octeon/executive/Makefile
@@ -22,6 +22,8 @@ obj-y += cvmx-helper-board.o cvmx-helper.o cvmx-helper-xaui.o \
 
 obj-y += cvmx-helper-errata.o cvmx-helper-jtag.o
 
+obj-y += cvmx-helper-errata.o cvmx-helper-jtag.o cvmx-pcie.o
+
 obj-y += cvmx-global-resources.o cvmx-range.o \
 	cvmx-pko-internal-ports-range.o cvmx-appcfg-transport.o
 
diff --git a/arch/mips/cavium-octeon/executive/cvmx-pcie.c b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
new file mode 100644
index 0000000..287f685
--- /dev/null
+++ b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
@@ -0,0 +1,1570 @@
+/***********************license start***************
+ * Copyright (c) 2003-2011  Cavium, Inc. <support@cavium.com>.  All rights
+ * reserved.
+ *
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ *   * Redistributions of source code must retain the above copyright
+ *     notice, this list of conditions and the following disclaimer.
+ *
+ *   * Redistributions in binary form must reproduce the above
+ *     copyright notice, this list of conditions and the following
+ *     disclaimer in the documentation and/or other materials provided
+ *     with the distribution.
+
+ *   * Neither the name of Cavium Inc. nor the names of
+ *     its contributors may be used to endorse or promote products
+ *     derived from this software without specific prior written
+ *     permission.
+
+ * This Software, including technical data, may be subject to U.S. export  control
+ * laws, including the U.S. Export Administration Act and its  associated
+ * regulations, and may be subject to export or import  regulations in other
+ * countries.
+
+ * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
+ * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
+ * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
+ * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
+ * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
+ * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
+ * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
+ * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
+ * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
+ * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
+ ***********************license end**************************************/
+
+/**
+ * @file
+ *
+ * Interface to PCIe as a host(RC) or target(EP)
+ *
+ * <hr>$Revision$<hr>
+ */
+#ifdef CVMX_BUILD_FOR_LINUX_KERNEL
+#include <asm/octeon/cvmx.h>
+#include <asm/octeon/cvmx-clock.h>
+#include <asm/octeon/cvmx-ciu-defs.h>
+#include <asm/octeon/cvmx-dpi-defs.h>
+#include <asm/octeon/cvmx-mio-defs.h>
+#include <asm/octeon/cvmx-npi-defs.h>
+#include <asm/octeon/cvmx-npei-defs.h>
+#include <asm/octeon/cvmx-pci-defs.h>
+#include <asm/octeon/cvmx-pcieepx-defs.h>
+#include <asm/octeon/cvmx-pciercx-defs.h>
+#include <asm/octeon/cvmx-pemx-defs.h>
+#include <asm/octeon/cvmx-pexp-defs.h>
+#include <asm/octeon/cvmx-pescx-defs.h>
+#include <asm/octeon/cvmx-sli-defs.h>
+#include <asm/octeon/cvmx-sriox-defs.h>
+#include <asm/octeon/cvmx-helper-jtag.h>
+
+#ifdef CONFIG_CAVIUM_DECODE_RSL
+#include <asm/octeon/cvmx-error.h>
+#endif
+#include <asm/octeon/cvmx-helper.h>
+#include <asm/octeon/cvmx-helper-board.h>
+#include <asm/octeon/cvmx-helper-errata.h>
+#include <asm/octeon/cvmx-qlm.h>
+#include <asm/octeon/cvmx-pcie.h>
+#include <asm/octeon/cvmx-sysinfo.h>
+#include <asm/octeon/cvmx-swap.h>
+#include <asm/octeon/cvmx-wqe.h>
+#else
+#include "cvmx.h"
+#include "cvmx-csr-db.h"
+#include "cvmx-pcie.h"
+#include "cvmx-sysinfo.h"
+#include "cvmx-swap.h"
+#include "cvmx-wqe.h"
+#include "cvmx-error.h"
+#include "cvmx-helper-errata.h"
+#include "cvmx-qlm.h"
+#endif
+
+#define MRRS_CN5XXX 0		/* 128 byte Max Read Request Size */
+#define MPS_CN5XXX  0		/* 128 byte Max Packet Size (Limit of most PCs) */
+#define MRRS_CN6XXX 3		/* 1024 byte Max Read Request Size */
+#define MPS_CN6XXX  0		/* 128 byte Max Packet Size (Limit of most PCs) */
+
+/* Endian swap mode. */
+#ifdef __BIG_ENDIAN_BITFIELD	/* A Linux compatible proxy for __BIG_ENDIAN */
+#define _CVMX_PCIE_ES 1
+#else
+#define _CVMX_PCIE_ES 0
+#endif
+
+/**
+ * Return the Core virtual base address for PCIe IO access. IOs are
+ * read/written as an offset from this address.
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return 64bit Octeon IO base address for read/write
+ */
+uint64_t cvmx_pcie_get_io_base_address(int pcie_port)
+{
+	cvmx_pcie_address_t pcie_addr;
+	pcie_addr.u64 = 0;
+	pcie_addr.io.upper = 0;
+	pcie_addr.io.io = 1;
+	pcie_addr.io.did = 3;
+	pcie_addr.io.subdid = 2;
+	pcie_addr.io.es = _CVMX_PCIE_ES;
+	pcie_addr.io.port = pcie_port;
+	return pcie_addr.u64;
+}
+
+/**
+ * Size of the IO address region returned at address
+ * cvmx_pcie_get_io_base_address()
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return Size of the IO window
+ */
+uint64_t cvmx_pcie_get_io_size(int pcie_port)
+{
+	return 1ull << 32;
+}
+
+/**
+ * Return the Core virtual base address for PCIe MEM access. Memory is
+ * read/written as an offset from this address.
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return 64bit Octeon IO base address for read/write
+ */
+uint64_t cvmx_pcie_get_mem_base_address(int pcie_port)
+{
+	cvmx_pcie_address_t pcie_addr;
+	pcie_addr.u64 = 0;
+	pcie_addr.mem.upper = 0;
+	pcie_addr.mem.io = 1;
+	pcie_addr.mem.did = 3;
+	pcie_addr.mem.subdid = 3 + pcie_port;
+	return pcie_addr.u64;
+}
+
+/**
+ * Size of the Mem address region returned at address
+ * cvmx_pcie_get_mem_base_address()
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return Size of the Mem window
+ */
+uint64_t cvmx_pcie_get_mem_size(int pcie_port)
+{
+	return 1ull << 36;
+}
+
+/**
+ * @INTERNAL
+ * Initialize the RC config space CSRs
+ *
+ * @param pcie_port PCIe port to initialize
+ */
+static void __cvmx_pcie_rc_initialize_config_space(int pcie_port)
+{
+	/* Max Payload Size (PCIE*_CFG030[MPS]) */
+	/* Max Read Request Size (PCIE*_CFG030[MRRS]) */
+	/* Relaxed-order, no-snoop enables (PCIE*_CFG030[RO_EN,NS_EN] */
+	/* Error Message Enables (PCIE*_CFG030[CE_EN,NFE_EN,FE_EN,UR_EN]) */
+	{
+		cvmx_pciercx_cfg030_t pciercx_cfg030;
+		pciercx_cfg030.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG030(pcie_port));
+		if (OCTEON_IS_MODEL(OCTEON_CN5XXX)) {
+			pciercx_cfg030.s.mps = MPS_CN5XXX;
+			pciercx_cfg030.s.mrrs = MRRS_CN5XXX;
+		} else {
+			pciercx_cfg030.s.mps = MPS_CN6XXX;
+			pciercx_cfg030.s.mrrs = MRRS_CN6XXX;
+		}
+		pciercx_cfg030.s.ro_en = 1;	/* Enable relaxed order processing. This will allow devices to affect read response ordering */
+		pciercx_cfg030.s.ns_en = 1;	/* Enable no snoop processing. Not used by Octeon */
+		pciercx_cfg030.s.ce_en = 1;	/* Correctable error reporting enable. */
+		pciercx_cfg030.s.nfe_en = 1;	/* Non-fatal error reporting enable. */
+		pciercx_cfg030.s.fe_en = 1;	/* Fatal error reporting enable. */
+		pciercx_cfg030.s.ur_en = 1;	/* Unsupported request reporting enable. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG030(pcie_port), pciercx_cfg030.u32);
+	}
+
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		/* Max Payload Size (NPEI_CTL_STATUS2[MPS]) must match PCIE*_CFG030[MPS] */
+		/* Max Read Request Size (NPEI_CTL_STATUS2[MRRS]) must not exceed PCIE*_CFG030[MRRS] */
+		cvmx_npei_ctl_status2_t npei_ctl_status2;
+		npei_ctl_status2.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS2);
+		npei_ctl_status2.s.mps = MPS_CN5XXX;	/* Max payload size = 128 bytes for best Octeon DMA performance */
+		npei_ctl_status2.s.mrrs = MRRS_CN5XXX;	/* Max read request size = 128 bytes for best Octeon DMA performance */
+		if (pcie_port)
+			npei_ctl_status2.s.c1_b1_s = 3;	/* Port1 BAR1 Size 256MB */
+		else
+			npei_ctl_status2.s.c0_b1_s = 3;	/* Port0 BAR1 Size 256MB */
+
+		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS2, npei_ctl_status2.u64);
+	} else {
+		/* Max Payload Size (DPI_SLI_PRTX_CFG[MPS]) must match PCIE*_CFG030[MPS] */
+		/* Max Read Request Size (DPI_SLI_PRTX_CFG[MRRS]) must not exceed PCIE*_CFG030[MRRS] */
+		cvmx_dpi_sli_prtx_cfg_t prt_cfg;
+		cvmx_sli_s2m_portx_ctl_t sli_s2m_portx_ctl;
+		prt_cfg.u64 = cvmx_read_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port));
+		prt_cfg.s.mps = MPS_CN6XXX;
+		prt_cfg.s.mrrs = MRRS_CN6XXX;
+		/* Max outstanding load request. */
+		prt_cfg.s.molr = 32;
+		cvmx_write_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port), prt_cfg.u64);
+
+		sli_s2m_portx_ctl.u64 = cvmx_read_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port));
+		sli_s2m_portx_ctl.s.mrrs = MRRS_CN6XXX;
+		cvmx_write_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port), sli_s2m_portx_ctl.u64);
+	}
+
+	/* ECRC Generation (PCIE*_CFG070[GE,CE]) */
+	{
+		cvmx_pciercx_cfg070_t pciercx_cfg070;
+		pciercx_cfg070.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG070(pcie_port));
+		pciercx_cfg070.s.ge = 1;	/* ECRC generation enable. */
+		pciercx_cfg070.s.ce = 1;	/* ECRC check enable. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG070(pcie_port), pciercx_cfg070.u32);
+	}
+
+	/* Access Enables (PCIE*_CFG001[MSAE,ME]) */
+	/* ME and MSAE should always be set. */
+	/* Interrupt Disable (PCIE*_CFG001[I_DIS]) */
+	/* System Error Message Enable (PCIE*_CFG001[SEE]) */
+	{
+		cvmx_pciercx_cfg001_t pciercx_cfg001;
+		pciercx_cfg001.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG001(pcie_port));
+		pciercx_cfg001.s.msae = 1;	/* Memory space enable. */
+		pciercx_cfg001.s.me = 1;	/* Bus master enable. */
+		pciercx_cfg001.s.i_dis = 1;	/* INTx assertion disable. */
+		pciercx_cfg001.s.see = 1;	/* SERR# enable */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG001(pcie_port), pciercx_cfg001.u32);
+	}
+
+	/* Advanced Error Recovery Message Enables */
+	/* (PCIE*_CFG066,PCIE*_CFG067,PCIE*_CFG069) */
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG066(pcie_port), 0);
+	/* Use CVMX_PCIERCX_CFG067 hardware default */
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG069(pcie_port), 0);
+
+	/* Active State Power Management (PCIE*_CFG032[ASLPC]) */
+	{
+		cvmx_pciercx_cfg032_t pciercx_cfg032;
+		pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
+		pciercx_cfg032.s.aslpc = 0;	/* Active state Link PM control. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG032(pcie_port), pciercx_cfg032.u32);
+	}
+
+	/* Link Width Mode (PCIERCn_CFG452[LME]) - Set during cvmx_pcie_rc_initialize_link() */
+	/* Primary Bus Number (PCIERCn_CFG006[PBNUM]) */
+	{
+		/* We set the primary bus number to 1 so IDT bridges are happy. They don't like zero */
+		cvmx_pciercx_cfg006_t pciercx_cfg006;
+		pciercx_cfg006.u32 = 0;
+		pciercx_cfg006.s.pbnum = 1;
+		pciercx_cfg006.s.sbnum = 1;
+		pciercx_cfg006.s.subbnum = 1;
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG006(pcie_port), pciercx_cfg006.u32);
+	}
+
+	/* Memory-mapped I/O BAR (PCIERCn_CFG008) */
+	/* Most applications should disable the memory-mapped I/O BAR by */
+	/* setting PCIERCn_CFG008[ML_ADDR] < PCIERCn_CFG008[MB_ADDR] */
+	{
+		cvmx_pciercx_cfg008_t pciercx_cfg008;
+		pciercx_cfg008.u32 = 0;
+		pciercx_cfg008.s.mb_addr = 0x100;
+		pciercx_cfg008.s.ml_addr = 0;
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG008(pcie_port), pciercx_cfg008.u32);
+	}
+
+	/* Prefetchable BAR (PCIERCn_CFG009,PCIERCn_CFG010,PCIERCn_CFG011) */
+	/* Most applications should disable the prefetchable BAR by setting */
+	/* PCIERCn_CFG011[UMEM_LIMIT],PCIERCn_CFG009[LMEM_LIMIT] < */
+	/* PCIERCn_CFG010[UMEM_BASE],PCIERCn_CFG009[LMEM_BASE] */
+	{
+		cvmx_pciercx_cfg009_t pciercx_cfg009;
+		cvmx_pciercx_cfg010_t pciercx_cfg010;
+		cvmx_pciercx_cfg011_t pciercx_cfg011;
+		pciercx_cfg009.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG009(pcie_port));
+		pciercx_cfg010.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG010(pcie_port));
+		pciercx_cfg011.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG011(pcie_port));
+		pciercx_cfg009.s.lmem_base = 0x100;
+		pciercx_cfg009.s.lmem_limit = 0;
+		pciercx_cfg010.s.umem_base = 0x100;
+		pciercx_cfg011.s.umem_limit = 0;
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG009(pcie_port), pciercx_cfg009.u32);
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG010(pcie_port), pciercx_cfg010.u32);
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG011(pcie_port), pciercx_cfg011.u32);
+	}
+
+	/* System Error Interrupt Enables (PCIERCn_CFG035[SECEE,SEFEE,SENFEE]) */
+	/* PME Interrupt Enables (PCIERCn_CFG035[PMEIE]) */
+	{
+		cvmx_pciercx_cfg035_t pciercx_cfg035;
+		pciercx_cfg035.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG035(pcie_port));
+		pciercx_cfg035.s.secee = 1;	/* System error on correctable error enable. */
+		pciercx_cfg035.s.sefee = 1;	/* System error on fatal error enable. */
+		pciercx_cfg035.s.senfee = 1;	/* System error on non-fatal error enable. */
+		pciercx_cfg035.s.pmeie = 1;	/* PME interrupt enable. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG035(pcie_port), pciercx_cfg035.u32);
+	}
+
+	/* Advanced Error Recovery Interrupt Enables */
+	/* (PCIERCn_CFG075[CERE,NFERE,FERE]) */
+	{
+		cvmx_pciercx_cfg075_t pciercx_cfg075;
+		pciercx_cfg075.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG075(pcie_port));
+		pciercx_cfg075.s.cere = 1;	/* Correctable error reporting enable. */
+		pciercx_cfg075.s.nfere = 1;	/* Non-fatal error reporting enable. */
+		pciercx_cfg075.s.fere = 1;	/* Fatal error reporting enable. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG075(pcie_port), pciercx_cfg075.u32);
+	}
+
+	/* HP Interrupt Enables (PCIERCn_CFG034[HPINT_EN], */
+	/* PCIERCn_CFG034[DLLS_EN,CCINT_EN]) */
+	{
+		cvmx_pciercx_cfg034_t pciercx_cfg034;
+		pciercx_cfg034.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG034(pcie_port));
+		pciercx_cfg034.s.hpint_en = 1;	/* Hot-plug interrupt enable. */
+		pciercx_cfg034.s.dlls_en = 1;	/* Data Link Layer state changed enable */
+		pciercx_cfg034.s.ccint_en = 1;	/* Command completed interrupt enable. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG034(pcie_port), pciercx_cfg034.u32);
+	}
+}
+
+/**
+ * @INTERNAL
+ * Initialize a host mode PCIe gen 1 link. This function takes a PCIe
+ * port from reset to a link up state. Software can then begin
+ * configuring the rest of the link.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+static int __cvmx_pcie_rc_initialize_link_gen1(int pcie_port)
+{
+	uint64_t start_cycle;
+	cvmx_pescx_ctl_status_t pescx_ctl_status;
+	cvmx_pciercx_cfg452_t pciercx_cfg452;
+	cvmx_pciercx_cfg032_t pciercx_cfg032;
+	cvmx_pciercx_cfg448_t pciercx_cfg448;
+
+	/* Set the lane width */
+	pciercx_cfg452.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG452(pcie_port));
+	pescx_ctl_status.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS(pcie_port));
+	if (pescx_ctl_status.s.qlm_cfg == 0) {
+		/* We're in 8 lane (56XX) or 4 lane (54XX) mode */
+		pciercx_cfg452.s.lme = 0xf;
+	} else {
+		/* We're in 4 lane (56XX) or 2 lane (52XX) mode */
+		pciercx_cfg452.s.lme = 0x7;
+	}
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG452(pcie_port), pciercx_cfg452.u32);
+
+	/* CN52XX pass 1.x has an errata where length mismatches on UR responses can
+	   cause bus errors on 64bit memory reads. Turning off length error
+	   checking fixes this */
+	if (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
+		cvmx_pciercx_cfg455_t pciercx_cfg455;
+		pciercx_cfg455.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG455(pcie_port));
+		pciercx_cfg455.s.m_cpl_len_err = 1;
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG455(pcie_port), pciercx_cfg455.u32);
+	}
+
+	/* Lane swap needs to be manually enabled for CN52XX */
+	if (OCTEON_IS_MODEL(OCTEON_CN52XX) && (pcie_port == 1)) {
+		pescx_ctl_status.s.lane_swp = 1;
+		cvmx_write_csr(CVMX_PESCX_CTL_STATUS(pcie_port), pescx_ctl_status.u64);
+	}
+
+	/* Bring up the link */
+	pescx_ctl_status.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS(pcie_port));
+	pescx_ctl_status.s.lnk_enb = 1;
+	cvmx_write_csr(CVMX_PESCX_CTL_STATUS(pcie_port), pescx_ctl_status.u64);
+
+	/* CN52XX pass 1.0: Due to a bug in 2nd order CDR, it needs to be disabled */
+	if (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_0))
+		__cvmx_helper_errata_qlm_disable_2nd_order_cdr(0);
+
+	/* Wait for the link to come up */
+	start_cycle = cvmx_get_cycle();
+	do {
+		if (cvmx_get_cycle() - start_cycle > 2 * cvmx_clock_get_rate(CVMX_CLOCK_CORE)) {
+			cvmx_dprintf("PCIe: Port %d link timeout\n", pcie_port);
+			return -1;
+		}
+		cvmx_wait(10000);
+		pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
+	} while ((pciercx_cfg032.s.dlla == 0) || (pciercx_cfg032.s.lt == 1));
+
+	/* Clear all pending errors */
+	cvmx_write_csr(CVMX_PEXP_NPEI_INT_SUM, cvmx_read_csr(CVMX_PEXP_NPEI_INT_SUM));
+
+	/* Update the Replay Time Limit. Empirically, some PCIe devices take a
+	   little longer to respond than expected under load. As a workaround for
+	   this we configure the Replay Time Limit to the value expected for a 512
+	   byte MPS instead of our actual 256 byte MPS. The numbers below are
+	   directly from the PCIe spec table 3-4 */
+	pciercx_cfg448.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG448(pcie_port));
+	switch (pciercx_cfg032.s.nlw) {
+	case 1:		/* 1 lane */
+		pciercx_cfg448.s.rtl = 1677;
+		break;
+	case 2:		/* 2 lanes */
+		pciercx_cfg448.s.rtl = 867;
+		break;
+	case 4:		/* 4 lanes */
+		pciercx_cfg448.s.rtl = 462;
+		break;
+	case 8:		/* 8 lanes */
+		pciercx_cfg448.s.rtl = 258;
+		break;
+	}
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG448(pcie_port), pciercx_cfg448.u32);
+
+	return 0;
+}
+
+static inline void __cvmx_increment_ba(cvmx_sli_mem_access_subidx_t * pmas)
+{
+	if (OCTEON_IS_MODEL(OCTEON_CN68XX))
+		pmas->cn68xx.ba++;
+	else
+		pmas->cn63xx.ba++;
+}
+
+/**
+ * Initialize a PCIe gen 1 port for use in host(RC) mode. It doesn't enumerate
+ * the bus.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+static int __cvmx_pcie_rc_initialize_gen1(int pcie_port)
+{
+	int i;
+	int base;
+	uint64_t addr_swizzle;
+	cvmx_ciu_soft_prst_t ciu_soft_prst;
+	cvmx_pescx_bist_status_t pescx_bist_status;
+	cvmx_pescx_bist_status2_t pescx_bist_status2;
+	cvmx_npei_ctl_status_t npei_ctl_status;
+	cvmx_npei_mem_access_ctl_t npei_mem_access_ctl;
+	cvmx_npei_mem_access_subidx_t mem_access_subid;
+	cvmx_npei_dbg_data_t npei_dbg_data;
+	cvmx_pescx_ctl_status2_t pescx_ctl_status2;
+	cvmx_pciercx_cfg032_t pciercx_cfg032;
+	cvmx_npei_bar1_indexx_t bar1_index;
+
+retry:
+	/* Make sure we aren't trying to setup a target mode interface in host mode */
+	npei_ctl_status.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS);
+	if ((pcie_port == 0) && !npei_ctl_status.s.host_mode) {
+		cvmx_dprintf("PCIe: Port %d in endpoint mode\n", pcie_port);
+		return -1;
+	}
+
+	/* Make sure a CN52XX isn't trying to bring up port 1 when it is disabled */
+	if (OCTEON_IS_MODEL(OCTEON_CN52XX)) {
+		npei_dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
+		if ((pcie_port == 1) && npei_dbg_data.cn52xx.qlm0_link_width) {
+			cvmx_dprintf("PCIe: ERROR: cvmx_pcie_rc_initialize() called on port1, but port1 is disabled\n");
+			return -1;
+		}
+	}
+
+	/* PCIe switch arbitration mode. '0' == fixed priority NPEI, PCIe0, then PCIe1. '1' == round robin. */
+	npei_ctl_status.s.arb = 1;
+	/* Allow up to 0x20 config retries */
+	npei_ctl_status.s.cfg_rtry = 0x20;
+	/* CN52XX pass1.x has an errata where P0_NTAGS and P1_NTAGS don't reset */
+	if (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
+		npei_ctl_status.s.p0_ntags = 0x20;
+		npei_ctl_status.s.p1_ntags = 0x20;
+	}
+	cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS, npei_ctl_status.u64);
+
+	/* Bring the PCIe out of reset */
+	if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_EBH5200) {
+		/* The EBH5200 board swapped the PCIe reset lines on the board. As a
+		   workaround for this bug, we bring both PCIe ports out of reset at
+		   the same time instead of on separate calls. So for port 0, we bring
+		   both out of reset and do nothing on port 1 */
+		if (pcie_port == 0) {
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
+			/* After a chip reset the PCIe will also be in reset. If it isn't,
+			   most likely someone is trying to init it again without a proper
+			   PCIe reset */
+			if (ciu_soft_prst.s.soft_prst == 0) {
+				/* Reset the ports */
+				ciu_soft_prst.s.soft_prst = 1;
+				cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
+				ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
+				ciu_soft_prst.s.soft_prst = 1;
+				cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
+				/* Wait until pcie resets the ports. */
+				cvmx_wait_usec(2000);
+			}
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
+			ciu_soft_prst.s.soft_prst = 0;
+			cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
+			ciu_soft_prst.s.soft_prst = 0;
+			cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
+		}
+	} else {
+		/* The normal case: The PCIe ports are completely separate and can be
+		   brought out of reset independently */
+		if (pcie_port)
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
+		else
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
+		/* After a chip reset the PCIe will also be in reset. If it isn't,
+		   most likely someone is trying to init it again without a proper
+		   PCIe reset */
+		if (ciu_soft_prst.s.soft_prst == 0) {
+			/* Reset the port */
+			ciu_soft_prst.s.soft_prst = 1;
+			if (pcie_port)
+				cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
+			else
+				cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
+			/* Wait until pcie resets the ports. */
+			cvmx_wait_usec(2000);
+		}
+		if (pcie_port) {
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
+			ciu_soft_prst.s.soft_prst = 0;
+			cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
+		} else {
+			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
+			ciu_soft_prst.s.soft_prst = 0;
+			cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
+		}
+	}
+
+	/* Wait for PCIe reset to complete. Due to errata PCIE-700, we don't poll
+	   PESCX_CTL_STATUS2[PCIERST], but simply wait a fixed number of cycles */
+	cvmx_wait(400000);
+
+	/* PESCX_BIST_STATUS2[PCLK_RUN] was missing on pass 1 of CN56XX and
+	   CN52XX, so we only probe it on newer chips */
+	if (!OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X) && !OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
+		/* Clear PCLK_RUN so we can check if the clock is running */
+		pescx_ctl_status2.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS2(pcie_port));
+		pescx_ctl_status2.s.pclk_run = 1;
+		cvmx_write_csr(CVMX_PESCX_CTL_STATUS2(pcie_port), pescx_ctl_status2.u64);
+		/* Now that we cleared PCLK_RUN, wait for it to be set again telling
+		   us the clock is running */
+		if (CVMX_WAIT_FOR_FIELD64(CVMX_PESCX_CTL_STATUS2(pcie_port), cvmx_pescx_ctl_status2_t, pclk_run, ==, 1, 10000)) {
+			cvmx_dprintf("PCIe: Port %d isn't clocked, skipping.\n", pcie_port);
+			return -1;
+		}
+	}
+
+	/* Check and make sure PCIe came out of reset. If it doesn't the board
+	   probably hasn't wired the clocks up and the interface should be
+	   skipped */
+	pescx_ctl_status2.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS2(pcie_port));
+	if (pescx_ctl_status2.s.pcierst) {
+		cvmx_dprintf("PCIe: Port %d stuck in reset, skipping.\n", pcie_port);
+		return -1;
+	}
+
+	/* Check BIST2 status. If any bits are set skip this interface. This
+	   is an attempt to catch PCIE-813 on pass 1 parts */
+	pescx_bist_status2.u64 = cvmx_read_csr(CVMX_PESCX_BIST_STATUS2(pcie_port));
+	if (pescx_bist_status2.u64) {
+		cvmx_dprintf("PCIe: Port %d BIST2 failed. Most likely this port isn't hooked up, skipping.\n", pcie_port);
+		return -1;
+	}
+
+	/* Check BIST status */
+	pescx_bist_status.u64 = cvmx_read_csr(CVMX_PESCX_BIST_STATUS(pcie_port));
+	if (pescx_bist_status.u64)
+		cvmx_dprintf("PCIe: BIST FAILED for port %d (0x%016llx)\n", pcie_port, CAST64(pescx_bist_status.u64));
+
+	/* Initialize the config space CSRs */
+	__cvmx_pcie_rc_initialize_config_space(pcie_port);
+
+	/* Bring the link up */
+	if (__cvmx_pcie_rc_initialize_link_gen1(pcie_port)) {
+		cvmx_dprintf("PCIe: Failed to initialize port %d, probably the slot is empty\n", pcie_port);
+		return -1;
+	}
+
+	/* Store merge control (NPEI_MEM_ACCESS_CTL[TIMER,MAX_WORD]) */
+	npei_mem_access_ctl.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_MEM_ACCESS_CTL);
+	npei_mem_access_ctl.s.max_word = 0;	/* Allow 16 words to combine */
+	npei_mem_access_ctl.s.timer = 127;	/* Wait up to 127 cycles for more data */
+	cvmx_write_csr(CVMX_PEXP_NPEI_MEM_ACCESS_CTL, npei_mem_access_ctl.u64);
+
+	/* Setup Mem access SubDIDs */
+	mem_access_subid.u64 = 0;
+	mem_access_subid.s.port = pcie_port;	/* Port the request is sent to. */
+	mem_access_subid.s.nmerge = 1;	/* Due to an errata on pass 1 chips, no merging is allowed. */
+	mem_access_subid.s.esr = 1;	/* Endian-swap for Reads. */
+	mem_access_subid.s.esw = 1;	/* Endian-swap for Writes. */
+	mem_access_subid.s.nsr = 0;	/* Enable Snooping for Reads. Octeon doesn't care, but devices might want this more conservative setting */
+	mem_access_subid.s.nsw = 0;	/* Enable Snoop for Writes. */
+	mem_access_subid.s.ror = 0;	/* Disable Relaxed Ordering for Reads. */
+	mem_access_subid.s.row = 0;	/* Disable Relaxed Ordering for Writes. */
+	mem_access_subid.s.ba = 0;	/* PCIe Adddress Bits <63:34>. */
+
+	/* Setup mem access 12-15 for port 0, 16-19 for port 1, supplying 36 bits of address space */
+	for (i = 12 + pcie_port * 4; i < 16 + pcie_port * 4; i++) {
+		cvmx_write_csr(CVMX_PEXP_NPEI_MEM_ACCESS_SUBIDX(i), mem_access_subid.u64);
+		mem_access_subid.s.ba += 1;	/* Set each SUBID to extend the addressable range */
+	}
+
+	/* Disable the peer to peer forwarding register. This must be setup
+	   by the OS after it enumerates the bus and assigns addresses to the
+	   PCIe busses */
+	for (i = 0; i < 4; i++) {
+		cvmx_write_csr(CVMX_PESCX_P2P_BARX_START(i, pcie_port), -1);
+		cvmx_write_csr(CVMX_PESCX_P2P_BARX_END(i, pcie_port), -1);
+	}
+
+	/* Set Octeon's BAR0 to decode 0-16KB. It overlaps with Bar2 */
+	cvmx_write_csr(CVMX_PESCX_P2N_BAR0_START(pcie_port), 0);
+
+	/* BAR1 follows BAR2 with a gap so it has the same address as for gen2. */
+	cvmx_write_csr(CVMX_PESCX_P2N_BAR1_START(pcie_port), CVMX_PCIE_BAR1_RC_BASE);
+
+	bar1_index.u32 = 0;
+	bar1_index.s.addr_idx = (CVMX_PCIE_BAR1_PHYS_BASE >> 22);
+	bar1_index.s.ca = 1;	/* Not Cached */
+	bar1_index.s.end_swp = 1;	/* Endian Swap mode */
+	bar1_index.s.addr_v = 1;	/* Valid entry */
+
+	base = pcie_port ? 16 : 0;
+
+	/* Big endian swizzle for 32-bit PEXP_NCB register. */
+#ifdef __MIPSEB__
+	addr_swizzle = 4;
+#else
+	addr_swizzle = 0;
+#endif
+	for (i = 0; i < 16; i++) {
+		cvmx_write64_uint32((CVMX_PEXP_NPEI_BAR1_INDEXX(base) ^ addr_swizzle), bar1_index.u32);
+		base++;
+		/* 256MB / 16 >> 22 == 4 */
+		bar1_index.s.addr_idx += (((1ull << 28) / 16ull) >> 22);
+	}
+
+	/* Set Octeon's BAR2 to decode 0-2^39. Bar0 and Bar1 take precedence
+	   where they overlap. It also overlaps with the device addresses, so
+	   make sure the peer to peer forwarding is set right */
+	cvmx_write_csr(CVMX_PESCX_P2N_BAR2_START(pcie_port), 0);
+
+	/* Setup BAR2 attributes */
+	/* Relaxed Ordering (NPEI_CTL_PORTn[PTLP_RO,CTLP_RO, WAIT_COM]) */
+	/* ­ PTLP_RO,CTLP_RO should normally be set (except for debug). */
+	/* ­ WAIT_COM=0 will likely work for all applications. */
+	/* Load completion relaxed ordering (NPEI_CTL_PORTn[WAITL_COM]) */
+	if (pcie_port) {
+		cvmx_npei_ctl_port1_t npei_ctl_port;
+		npei_ctl_port.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_PORT1);
+		npei_ctl_port.s.bar2_enb = 1;
+		npei_ctl_port.s.bar2_esx = 1;
+		npei_ctl_port.s.bar2_cax = 0;
+		npei_ctl_port.s.ptlp_ro = 1;
+		npei_ctl_port.s.ctlp_ro = 1;
+		npei_ctl_port.s.wait_com = 0;
+		npei_ctl_port.s.waitl_com = 0;
+		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_PORT1, npei_ctl_port.u64);
+	} else {
+		cvmx_npei_ctl_port0_t npei_ctl_port;
+		npei_ctl_port.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_PORT0);
+		npei_ctl_port.s.bar2_enb = 1;
+		npei_ctl_port.s.bar2_esx = 1;
+		npei_ctl_port.s.bar2_cax = 0;
+		npei_ctl_port.s.ptlp_ro = 1;
+		npei_ctl_port.s.ctlp_ro = 1;
+		npei_ctl_port.s.wait_com = 0;
+		npei_ctl_port.s.waitl_com = 0;
+		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_PORT0, npei_ctl_port.u64);
+	}
+
+	/* Both pass 1 and pass 2 of CN52XX and CN56XX have an errata that causes
+	   TLP ordering to not be preserved after multiple PCIe port resets. This
+	   code detects this fault and corrects it by aligning the TLP counters
+	   properly. Another link reset is then performed. See PCIE-13340 */
+	if (OCTEON_IS_MODEL(OCTEON_CN56XX_PASS2_X) || OCTEON_IS_MODEL(OCTEON_CN52XX_PASS2_X) || OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X) || OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
+		cvmx_npei_dbg_data_t dbg_data;
+		int old_in_fif_p_count;
+		int in_fif_p_count;
+		int out_p_count;
+		int in_p_offset = (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X) || OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X)) ? 4 : 1;
+		int i;
+
+		/* Choose a write address of 1MB. It should be harmless as all bars
+		   haven't been setup */
+		uint64_t write_address = (cvmx_pcie_get_mem_base_address(pcie_port) + 0x100000) | (1ull << 63);
+
+		/* Make sure at least in_p_offset have been executed before we try and
+		   read in_fif_p_count */
+		i = in_p_offset;
+		while (i--) {
+			cvmx_write64_uint32(write_address, 0);
+			cvmx_wait(10000);
+		}
+
+		/* Read the IN_FIF_P_COUNT from the debug select. IN_FIF_P_COUNT can be
+		   unstable sometimes so read it twice with a write between the reads.
+		   This way we can tell the value is good as it will increment by one
+		   due to the write */
+		cvmx_write_csr(CVMX_PEXP_NPEI_DBG_SELECT, (pcie_port) ? 0xd7fc : 0xcffc);
+		cvmx_read_csr(CVMX_PEXP_NPEI_DBG_SELECT);
+		do {
+			dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
+			old_in_fif_p_count = dbg_data.s.data & 0xff;
+			cvmx_write64_uint32(write_address, 0);
+			cvmx_wait(10000);
+			dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
+			in_fif_p_count = dbg_data.s.data & 0xff;
+		} while (in_fif_p_count != ((old_in_fif_p_count + 1) & 0xff));
+
+		/* Update in_fif_p_count for it's offset with respect to out_p_count */
+		in_fif_p_count = (in_fif_p_count + in_p_offset) & 0xff;
+
+		/* Read the OUT_P_COUNT from the debug select */
+		cvmx_write_csr(CVMX_PEXP_NPEI_DBG_SELECT, (pcie_port) ? 0xd00f : 0xc80f);
+		cvmx_read_csr(CVMX_PEXP_NPEI_DBG_SELECT);
+		dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
+		out_p_count = (dbg_data.s.data >> 1) & 0xff;
+
+		/* Check that the two counters are aligned */
+		if (out_p_count != in_fif_p_count) {
+			cvmx_dprintf("PCIe: Port %d aligning TLP counters as workaround to maintain ordering\n", pcie_port);
+			while (in_fif_p_count != 0) {
+				cvmx_write64_uint32(write_address, 0);
+				cvmx_wait(10000);
+				in_fif_p_count = (in_fif_p_count + 1) & 0xff;
+			}
+			/* The EBH5200 board swapped the PCIe reset lines on the board. This
+			   means we must bring both links down and up, which will cause the
+			   PCIe0 to need alignment again. Lots of messages will be displayed,
+			   but everything should work */
+			if ((cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_EBH5200) && (pcie_port == 1))
+				cvmx_pcie_rc_initialize(0);
+			/* Rety bringing this port up */
+			goto retry;
+		}
+	}
+
+	/* Display the link status */
+	pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
+	cvmx_dprintf("PCIe: Port %d link active, %d lanes\n", pcie_port, pciercx_cfg032.s.nlw);
+
+	return 0;
+}
+
+/**
+ * @INTERNAL
+ * Initialize a host mode PCIe gen 2 link. This function takes a PCIe
+ * port from reset to a link up state. Software can then begin
+ * configuring the rest of the link.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+static int __cvmx_pcie_rc_initialize_link_gen2(int pcie_port)
+{
+	uint64_t start_cycle;
+	cvmx_pemx_ctl_status_t pem_ctl_status;
+	cvmx_pciercx_cfg032_t pciercx_cfg032;
+	cvmx_pciercx_cfg448_t pciercx_cfg448;
+
+	/* Bring up the link */
+	pem_ctl_status.u64 = cvmx_read_csr(CVMX_PEMX_CTL_STATUS(pcie_port));
+	pem_ctl_status.s.lnk_enb = 1;
+	cvmx_write_csr(CVMX_PEMX_CTL_STATUS(pcie_port), pem_ctl_status.u64);
+
+	/* Wait for the link to come up */
+	start_cycle = cvmx_get_cycle();
+	do {
+		if (cvmx_get_cycle() - start_cycle > cvmx_clock_get_rate(CVMX_CLOCK_CORE))
+			return -1;
+		cvmx_wait(10000);
+		pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
+	} while ((pciercx_cfg032.s.dlla == 0) || (pciercx_cfg032.s.lt == 1));
+
+	/* Update the Replay Time Limit. Empirically, some PCIe devices take a
+	   little longer to respond than expected under load. As a workaround for
+	   this we configure the Replay Time Limit to the value expected for a 512
+	   byte MPS instead of our actual 256 byte MPS. The numbers below are
+	   directly from the PCIe spec table 3-4 */
+	pciercx_cfg448.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG448(pcie_port));
+	switch (pciercx_cfg032.s.nlw) {
+	case 1:		/* 1 lane */
+		pciercx_cfg448.s.rtl = 1677;
+		break;
+	case 2:		/* 2 lanes */
+		pciercx_cfg448.s.rtl = 867;
+		break;
+	case 4:		/* 4 lanes */
+		pciercx_cfg448.s.rtl = 462;
+		break;
+	case 8:		/* 8 lanes */
+		pciercx_cfg448.s.rtl = 258;
+		break;
+	}
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG448(pcie_port), pciercx_cfg448.u32);
+
+	return 0;
+}
+
+/**
+ * Initialize a PCIe gen 2 port for use in host(RC) mode. It doesn't enumerate
+ * the bus.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+static int __cvmx_pcie_rc_initialize_gen2(int pcie_port)
+{
+	int i;
+	cvmx_ciu_soft_prst_t ciu_soft_prst;
+	cvmx_mio_rst_ctlx_t mio_rst_ctl;
+	cvmx_pemx_bar_ctl_t pemx_bar_ctl;
+	cvmx_pemx_ctl_status_t pemx_ctl_status;
+	cvmx_pemx_bist_status_t pemx_bist_status;
+	cvmx_pemx_bist_status2_t pemx_bist_status2;
+	cvmx_pciercx_cfg032_t pciercx_cfg032;
+	cvmx_pciercx_cfg515_t pciercx_cfg515;
+	cvmx_sli_ctl_portx_t sli_ctl_portx;
+	cvmx_sli_mem_access_ctl_t sli_mem_access_ctl;
+	cvmx_sli_mem_access_subidx_t mem_access_subid;
+	cvmx_pemx_bar1_indexx_t bar1_index;
+	uint64_t ciu_soft_prst_reg;
+	int ep_mode;
+	int qlm = pcie_port;
+
+	/* Make sure this interface is PCIe */
+	if (octeon_has_feature(OCTEON_FEATURE_PCIE)) {
+		/* Requires reading the MIO_QLMX_CFG register to figure
+		   out the port type. */
+		enum cvmx_qlm_mode mode;
+		if (OCTEON_IS_MODEL(OCTEON_CN68XX))
+			qlm = 3 - (pcie_port * 2);
+		else if (OCTEON_IS_MODEL(OCTEON_CN61XX)) {
+			cvmx_mio_qlmx_cfg_t qlm_cfg;
+			qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(1));
+			if (qlm_cfg.s.qlm_cfg == 1)
+				qlm = 1;
+		}
+		/* PCIe is allowed only in QLM1, 1 PCIe port in x2 or
+		   2 PCIe ports in x1 */
+		else if (OCTEON_IS_MODEL(OCTEON_CNF71XX))
+			qlm = 1;
+		mode = cvmx_qlm_get_mode(qlm);
+		if (mode == CVMX_QLM_MODE_SRIO_1X4 ||
+		    mode == CVMX_QLM_MODE_SRIO_2X2 ||
+		    mode == CVMX_QLM_MODE_SRIO_4X1) {
+			cvmx_dprintf("PCIe: Port %d is SRIO, skipping.\n", pcie_port);
+			return -1;
+		} else if (mode == CVMX_QLM_MODE_SGMII) {
+			cvmx_dprintf("PCIe: Port %d is SGMII, skipping.\n", pcie_port);
+			return -1;
+		} else if (mode == CVMX_QLM_MODE_XAUI ||
+			   mode == CVMX_QLM_MODE_RXAUI) {
+			cvmx_dprintf("PCIe: Port %d is XAUI, skipping.\n", pcie_port);
+			return -1;
+		} else if (mode == CVMX_QLM_MODE_ILK) {
+			cvmx_dprintf("PCIe: Port %d is ILK, skipping.\n", pcie_port);
+			return -1;
+		} else if (mode != CVMX_QLM_MODE_PCIE &&
+			   mode != CVMX_QLM_MODE_PCIE_1X2 &&
+			   mode != CVMX_QLM_MODE_PCIE_2X1) {
+			cvmx_dprintf("PCIe: Port %d is unknown, skipping.\n", pcie_port);
+			return -1;
+		}
+	}
+#if 0
+	/* This code is so that the PCIe analyzer is able to see 63XX traffic */
+	cvmx_dprintf("PCIE : init for pcie analyzer.\n");
+	cvmx_helper_qlm_jtag_init();
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
+	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300 - 86);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
+	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300 - 86);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
+	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300 - 86);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
+	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
+	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300 - 86);
+	cvmx_helper_qlm_jtag_update(pcie_port);
+#endif
+
+	/* Make sure we aren't trying to setup a target mode interface in host mode */
+	mio_rst_ctl.u64 = cvmx_read_csr(CVMX_MIO_RST_CTLX(pcie_port));
+	ep_mode = ((OCTEON_IS_MODEL(OCTEON_CN61XX) ||
+		    OCTEON_IS_MODEL(OCTEON_CNF71XX)) ?
+		(mio_rst_ctl.s.prtmode != 1) : (!mio_rst_ctl.s.host_mode));
+	if (ep_mode) {
+		cvmx_dprintf("PCIe: Port %d in endpoint mode.\n", pcie_port);
+		return -1;
+	}
+#if 0
+	/* Enable this code to force PCIe link for x1 lane card. */
+	__cvmx_qlm_pcie_cfg_rxd_set_tweak(qlm, 0);
+#endif
+
+#if 0
+	/* Enable this code to force PCIe link for x2 lane card. */
+	__cvmx_qlm_pcie_cfg_rxd_set_tweak(qlm, 0);
+	__cvmx_qlm_pcie_cfg_rxd_set_tweak(qlm, 1);
+#endif
+
+#if 0
+	/* Enable this code to force PCIe link for x4 lane card. */
+	__cvmx_qlm_pcie_cfg_rxd_set_tweak(qlm, -1);
+#endif
+
+	/* CN63XX Pass 1.0 errata G-14395 requires the QLM De-emphasis be programmed */
+	if (OCTEON_IS_MODEL(OCTEON_CN63XX_PASS1_0)) {
+		if (pcie_port) {
+			cvmx_ciu_qlm1_t ciu_qlm;
+			ciu_qlm.u64 = cvmx_read_csr(CVMX_CIU_QLM1);
+			ciu_qlm.s.txbypass = 1;
+			ciu_qlm.s.txdeemph = 5;
+			ciu_qlm.s.txmargin = 0x17;
+			cvmx_write_csr(CVMX_CIU_QLM1, ciu_qlm.u64);
+		} else {
+			cvmx_ciu_qlm0_t ciu_qlm;
+			ciu_qlm.u64 = cvmx_read_csr(CVMX_CIU_QLM0);
+			ciu_qlm.s.txbypass = 1;
+			ciu_qlm.s.txdeemph = 5;
+			ciu_qlm.s.txmargin = 0x17;
+			cvmx_write_csr(CVMX_CIU_QLM0, ciu_qlm.u64);
+		}
+	}
+
+	ciu_soft_prst_reg = (pcie_port) ?
+				 CVMX_CIU_SOFT_PRST1 : CVMX_CIU_SOFT_PRST;
+
+	/* Bring the PCIe out of reset */
+	ciu_soft_prst.u64 = cvmx_read_csr(ciu_soft_prst_reg);
+	/* After a chip reset the PCIe will also be in reset. If it
+	 * isn't, most likely someone is trying to init it again without
+	 * a proper PCIe reset
+	 */
+	if (ciu_soft_prst.s.soft_prst == 0) {
+		/* Reset the port */
+		ciu_soft_prst.s.soft_prst = 1;
+		cvmx_write_csr(ciu_soft_prst_reg, ciu_soft_prst.u64);
+		/* Wait until pcie resets the ports. */
+		cvmx_wait_usec(2000);
+	}
+	ciu_soft_prst.u64 = cvmx_read_csr(ciu_soft_prst_reg);
+	ciu_soft_prst.s.soft_prst = 0;
+	cvmx_write_csr(ciu_soft_prst_reg, ciu_soft_prst.u64);
+
+	/* Wait for PCIe reset to complete */
+	cvmx_wait_usec(1000);
+
+	/* Check and make sure PCIe came out of reset. If it doesn't the board
+	   probably hasn't wired the clocks up and the interface should be
+	   skipped */
+	if (CVMX_WAIT_FOR_FIELD64(CVMX_MIO_RST_CTLX(pcie_port), cvmx_mio_rst_ctlx_t, rst_done, ==, 1, 10000)) {
+		cvmx_dprintf("PCIe: Port %d stuck in reset, skipping.\n", pcie_port);
+		return -1;
+	}
+
+	/* Check BIST status */
+	pemx_bist_status.u64 = cvmx_read_csr(CVMX_PEMX_BIST_STATUS(pcie_port));
+	if (pemx_bist_status.u64)
+		cvmx_dprintf("PCIe: BIST FAILED for port %d (0x%016llx)\n", pcie_port, CAST64(pemx_bist_status.u64));
+	pemx_bist_status2.u64 = cvmx_read_csr(CVMX_PEMX_BIST_STATUS2(pcie_port));
+	/* Errata PCIE-14766 may cause the lower 6 bits to be randomly set on CN63XXp1 */
+	if (OCTEON_IS_MODEL(OCTEON_CN63XX_PASS1_X))
+		pemx_bist_status2.u64 &= ~0x3full;
+	if (pemx_bist_status2.u64)
+		cvmx_dprintf("PCIe: BIST2 FAILED for port %d (0x%016llx)\n", pcie_port, CAST64(pemx_bist_status2.u64));
+
+	/* Initialize the config space CSRs */
+	__cvmx_pcie_rc_initialize_config_space(pcie_port);
+
+	/* Enable gen2 speed selection */
+	pciercx_cfg515.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG515(pcie_port));
+	pciercx_cfg515.s.dsc = 1;
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG515(pcie_port), pciercx_cfg515.u32);
+
+	/* Bring the link up */
+	if (__cvmx_pcie_rc_initialize_link_gen2(pcie_port)) {
+		/* Some gen1 devices don't handle the gen 2 training correctly. Disable
+		   gen2 and try again with only gen1 */
+		cvmx_pciercx_cfg031_t pciercx_cfg031;
+		pciercx_cfg031.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG031(pcie_port));
+		pciercx_cfg031.s.mls = 1;
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG031(pcie_port), pciercx_cfg031.u32);
+		if (__cvmx_pcie_rc_initialize_link_gen2(pcie_port)) {
+			cvmx_dprintf("PCIe: Link timeout on port %d, probably the slot is empty\n", pcie_port);
+			return -1;
+		}
+	}
+
+	/* Store merge control (SLI_MEM_ACCESS_CTL[TIMER,MAX_WORD]) */
+	sli_mem_access_ctl.u64 = cvmx_read_csr(CVMX_PEXP_SLI_MEM_ACCESS_CTL);
+	sli_mem_access_ctl.s.max_word = 0;	/* Allow 16 words to combine */
+	sli_mem_access_ctl.s.timer = 127;	/* Wait up to 127 cycles for more data */
+	cvmx_write_csr(CVMX_PEXP_SLI_MEM_ACCESS_CTL, sli_mem_access_ctl.u64);
+
+	/* Setup Mem access SubDIDs */
+	mem_access_subid.u64 = 0;
+	mem_access_subid.s.port = pcie_port;	/* Port the request is sent to. */
+	mem_access_subid.s.nmerge = 0;	/* Allow merging as it works on CN6XXX. */
+	mem_access_subid.s.esr = _CVMX_PCIE_ES;	/* Endian-swap for Reads. */
+	mem_access_subid.s.esw = _CVMX_PCIE_ES;	/* Endian-swap for Writes. */
+	mem_access_subid.s.wtype = 0;	/* "No snoop" and "Relaxed ordering" are not set */
+	mem_access_subid.s.rtype = 0;	/* "No snoop" and "Relaxed ordering" are not set */
+	/* PCIe Adddress Bits <63:34>. */
+	if (OCTEON_IS_MODEL(OCTEON_CN68XX))
+		mem_access_subid.cn68xx.ba = 0;
+	else
+		mem_access_subid.cn63xx.ba = 0;
+
+	/* Setup mem access 12-15 for port 0, 16-19 for port 1, supplying 36 bits of address space */
+	for (i = 12 + pcie_port * 4; i < 16 + pcie_port * 4; i++) {
+		cvmx_write_csr(CVMX_PEXP_SLI_MEM_ACCESS_SUBIDX(i), mem_access_subid.u64);
+		/* Set each SUBID to extend the addressable range */
+		__cvmx_increment_ba(&mem_access_subid);
+	}
+
+	if (!OCTEON_IS_MODEL(OCTEON_CN61XX)) {
+		/* Disable the peer to peer forwarding register. This must be setup
+		   by the OS after it enumerates the bus and assigns addresses to the
+		   PCIe busses */
+		for (i = 0; i < 4; i++) {
+			cvmx_write_csr(CVMX_PEMX_P2P_BARX_START(i, pcie_port), -1);
+			cvmx_write_csr(CVMX_PEMX_P2P_BARX_END(i, pcie_port), -1);
+		}
+	}
+
+	/* Set Octeon's BAR0 to decode 0-16KB. It overlaps with Bar2 */
+	cvmx_write_csr(CVMX_PEMX_P2N_BAR0_START(pcie_port), 0);
+
+	/* Set Octeon's BAR2 to decode 0-2^41. Bar0 and Bar1 take precedence
+	   where they overlap. It also overlaps with the device addresses, so
+	   make sure the peer to peer forwarding is set right */
+	cvmx_write_csr(CVMX_PEMX_P2N_BAR2_START(pcie_port), 0);
+
+	/* Setup BAR2 attributes */
+	/* Relaxed Ordering (NPEI_CTL_PORTn[PTLP_RO,CTLP_RO, WAIT_COM]) */
+	/* ­ PTLP_RO,CTLP_RO should normally be set (except for debug). */
+	/* ­ WAIT_COM=0 will likely work for all applications. */
+	/* Load completion relaxed ordering (NPEI_CTL_PORTn[WAITL_COM]) */
+	pemx_bar_ctl.u64 = cvmx_read_csr(CVMX_PEMX_BAR_CTL(pcie_port));
+	pemx_bar_ctl.s.bar1_siz = 3;	/* 256MB BAR1 */
+	pemx_bar_ctl.s.bar2_enb = 1;
+	pemx_bar_ctl.s.bar2_esx = _CVMX_PCIE_ES;
+	pemx_bar_ctl.s.bar2_cax = 0;
+	cvmx_write_csr(CVMX_PEMX_BAR_CTL(pcie_port), pemx_bar_ctl.u64);
+	sli_ctl_portx.u64 = cvmx_read_csr(CVMX_PEXP_SLI_CTL_PORTX(pcie_port));
+	sli_ctl_portx.s.ptlp_ro = 1;
+	sli_ctl_portx.s.ctlp_ro = 1;
+	sli_ctl_portx.s.wait_com = 0;
+	sli_ctl_portx.s.waitl_com = 0;
+	cvmx_write_csr(CVMX_PEXP_SLI_CTL_PORTX(pcie_port), sli_ctl_portx.u64);
+
+	/* BAR1 follows BAR2 */
+	cvmx_write_csr(CVMX_PEMX_P2N_BAR1_START(pcie_port), CVMX_PCIE_BAR1_RC_BASE);
+
+	bar1_index.u64 = 0;
+	bar1_index.s.addr_idx = (CVMX_PCIE_BAR1_PHYS_BASE >> 22);
+	bar1_index.s.ca = 1;	/* Not Cached */
+	bar1_index.s.end_swp = _CVMX_PCIE_ES;	/* Endian Swap mode */
+	bar1_index.s.addr_v = 1;	/* Valid entry */
+
+	for (i = 0; i < 16; i++) {
+		cvmx_write_csr(CVMX_PEMX_BAR1_INDEXX(i, pcie_port), bar1_index.u64);
+		/* 256MB / 16 >> 22 == 4 */
+		bar1_index.s.addr_idx += (((1ull << 28) / 16ull) >> 22);
+	}
+
+	/* Allow config retries for 250ms. Count is based off the 5Ghz SERDES
+	   clock */
+	pemx_ctl_status.u64 = cvmx_read_csr(CVMX_PEMX_CTL_STATUS(pcie_port));
+	pemx_ctl_status.s.cfg_rtry = 250 * 5000000 / 0x10000;
+	cvmx_write_csr(CVMX_PEMX_CTL_STATUS(pcie_port), pemx_ctl_status.u64);
+
+	/* Display the link status */
+	pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
+	cvmx_dprintf("PCIe: Port %d link active, %d lanes, speed gen%d\n", pcie_port, pciercx_cfg032.s.nlw, pciercx_cfg032.s.ls);
+
+	return 0;
+}
+
+/**
+ * Initialize a PCIe port for use in host(RC) mode. It doesn't enumerate the bus.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+int cvmx_pcie_rc_initialize(int pcie_port)
+{
+	int result;
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI))
+		result = __cvmx_pcie_rc_initialize_gen1(pcie_port);
+	else
+		result = __cvmx_pcie_rc_initialize_gen2(pcie_port);
+#if !defined(CVMX_BUILD_FOR_LINUX_KERNEL) || defined(CONFIG_CAVIUM_DECODE_RSL)
+	if (result == 0)
+		cvmx_error_enable_group(CVMX_ERROR_GROUP_PCI, pcie_port);
+#endif
+	return result;
+}
+
+/**
+ * Shutdown a PCIe port and put it in reset
+ *
+ * @param pcie_port PCIe port to shutdown
+ *
+ * @return Zero on success
+ */
+int cvmx_pcie_rc_shutdown(int pcie_port)
+{
+#if !defined(CVMX_BUILD_FOR_LINUX_KERNEL) || defined(CONFIG_CAVIUM_DECODE_RSL)
+	cvmx_error_disable_group(CVMX_ERROR_GROUP_PCI, pcie_port);
+#endif
+	/* Wait for all pending operations to complete */
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		if (CVMX_WAIT_FOR_FIELD64(CVMX_PESCX_CPL_LUT_VALID(pcie_port), cvmx_pescx_cpl_lut_valid_t, tag, ==, 0, 2000))
+			cvmx_dprintf("PCIe: Port %d shutdown timeout\n", pcie_port);
+	} else {
+		if (CVMX_WAIT_FOR_FIELD64(CVMX_PEMX_CPL_LUT_VALID(pcie_port), cvmx_pemx_cpl_lut_valid_t, tag, ==, 0, 2000))
+			cvmx_dprintf("PCIe: Port %d shutdown timeout\n", pcie_port);
+	}
+
+	/* Force reset */
+	if (pcie_port) {
+		cvmx_ciu_soft_prst_t ciu_soft_prst;
+		ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
+		ciu_soft_prst.s.soft_prst = 1;
+		cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
+	} else {
+		cvmx_ciu_soft_prst_t ciu_soft_prst;
+		ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
+		ciu_soft_prst.s.soft_prst = 1;
+		cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
+	}
+	return 0;
+}
+
+/**
+ * @INTERNAL
+ * Build a PCIe config space request address for a device
+ *
+ * @param pcie_port PCIe port to access
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return 64bit Octeon IO address
+ */
+static inline uint64_t __cvmx_pcie_build_config_addr(int pcie_port, int bus, int dev, int fn, int reg)
+{
+	cvmx_pcie_address_t pcie_addr;
+	cvmx_pciercx_cfg006_t pciercx_cfg006;
+
+	pciercx_cfg006.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG006(pcie_port));
+	if ((bus <= pciercx_cfg006.s.pbnum) && (dev != 0))
+		return 0;
+
+	pcie_addr.u64 = 0;
+	pcie_addr.config.upper = 2;
+	pcie_addr.config.io = 1;
+	pcie_addr.config.did = 3;
+	pcie_addr.config.subdid = 1;
+	pcie_addr.config.es = _CVMX_PCIE_ES;
+	pcie_addr.config.port = pcie_port;
+	pcie_addr.config.ty = (bus > pciercx_cfg006.s.pbnum);
+	pcie_addr.config.bus = bus;
+	pcie_addr.config.dev = dev;
+	pcie_addr.config.func = fn;
+	pcie_addr.config.reg = reg;
+	return pcie_addr.u64;
+}
+
+/**
+ * Read 8bits from a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return Result of the read
+ */
+uint8_t cvmx_pcie_config_read8(int pcie_port, int bus, int dev, int fn, int reg)
+{
+	uint64_t address = __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
+	if (address)
+		return cvmx_read64_uint8(address);
+	else
+		return 0xff;
+}
+
+/**
+ * Read 16bits from a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return Result of the read
+ */
+uint16_t cvmx_pcie_config_read16(int pcie_port, int bus, int dev, int fn, int reg)
+{
+	uint64_t address = __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
+	if (address)
+		return cvmx_le16_to_cpu(cvmx_read64_uint16(address));
+	else
+		return 0xffff;
+}
+
+/**
+ * Read 32bits from a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return Result of the read
+ */
+uint32_t cvmx_pcie_config_read32(int pcie_port, int bus, int dev, int fn, int reg)
+{
+	uint64_t address = __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
+	if (address)
+		return cvmx_le32_to_cpu(cvmx_read64_uint32(address));
+	else
+		return 0xffffffff;
+}
+
+/**
+ * Write 8bits to a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ * @param val       Value to write
+ */
+void cvmx_pcie_config_write8(int pcie_port, int bus, int dev, int fn, int reg, uint8_t val)
+{
+	uint64_t address = __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
+	if (address)
+		cvmx_write64_uint8(address, val);
+}
+
+/**
+ * Write 16bits to a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ * @param val       Value to write
+ */
+void cvmx_pcie_config_write16(int pcie_port, int bus, int dev, int fn, int reg, uint16_t val)
+{
+	uint64_t address = __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
+	if (address)
+		cvmx_write64_uint16(address, cvmx_cpu_to_le16(val));
+}
+
+/**
+ * Write 32bits to a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ * @param val       Value to write
+ */
+void cvmx_pcie_config_write32(int pcie_port, int bus, int dev, int fn, int reg, uint32_t val)
+{
+	uint64_t address = __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
+	if (address)
+		cvmx_write64_uint32(address, cvmx_cpu_to_le32(val));
+}
+
+/**
+ * Read a PCIe config space register indirectly. This is used for
+ * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.
+ *
+ * @param pcie_port  PCIe port to read from
+ * @param cfg_offset Address to read
+ *
+ * @return Value read
+ */
+uint32_t cvmx_pcie_cfgx_read(int pcie_port, uint32_t cfg_offset)
+{
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		cvmx_pescx_cfg_rd_t pescx_cfg_rd;
+		pescx_cfg_rd.u64 = 0;
+		pescx_cfg_rd.s.addr = cfg_offset;
+		cvmx_write_csr(CVMX_PESCX_CFG_RD(pcie_port), pescx_cfg_rd.u64);
+		pescx_cfg_rd.u64 = cvmx_read_csr(CVMX_PESCX_CFG_RD(pcie_port));
+		return pescx_cfg_rd.s.data;
+	} else {
+		cvmx_pemx_cfg_rd_t pemx_cfg_rd;
+		pemx_cfg_rd.u64 = 0;
+		pemx_cfg_rd.s.addr = cfg_offset;
+		cvmx_write_csr(CVMX_PEMX_CFG_RD(pcie_port), pemx_cfg_rd.u64);
+		pemx_cfg_rd.u64 = cvmx_read_csr(CVMX_PEMX_CFG_RD(pcie_port));
+		return pemx_cfg_rd.s.data;
+	}
+}
+
+/**
+ * Write a PCIe config space register indirectly. This is used for
+ * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.
+ *
+ * @param pcie_port  PCIe port to write to
+ * @param cfg_offset Address to write
+ * @param val        Value to write
+ */
+void cvmx_pcie_cfgx_write(int pcie_port, uint32_t cfg_offset, uint32_t val)
+{
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		cvmx_pescx_cfg_wr_t pescx_cfg_wr;
+		pescx_cfg_wr.u64 = 0;
+		pescx_cfg_wr.s.addr = cfg_offset;
+		pescx_cfg_wr.s.data = val;
+		cvmx_write_csr(CVMX_PESCX_CFG_WR(pcie_port), pescx_cfg_wr.u64);
+	} else {
+		cvmx_pemx_cfg_wr_t pemx_cfg_wr;
+		pemx_cfg_wr.u64 = 0;
+		pemx_cfg_wr.s.addr = cfg_offset;
+		pemx_cfg_wr.s.data = val;
+		cvmx_write_csr(CVMX_PEMX_CFG_WR(pcie_port), pemx_cfg_wr.u64);
+	}
+}
+
+/**
+ * Initialize a PCIe port for use in target(EP) mode.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+int cvmx_pcie_ep_initialize(int pcie_port)
+{
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		cvmx_npei_ctl_status_t npei_ctl_status;
+		npei_ctl_status.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS);
+		if (npei_ctl_status.s.host_mode)
+			return -1;
+	} else {
+		cvmx_mio_rst_ctlx_t mio_rst_ctl;
+		int ep_mode;
+		mio_rst_ctl.u64 = cvmx_read_csr(CVMX_MIO_RST_CTLX(pcie_port));
+		ep_mode = (OCTEON_IS_MODEL(OCTEON_CN61XX) ? (mio_rst_ctl.s.prtmode != 0) : mio_rst_ctl.s.host_mode);
+		if (ep_mode)
+			return -1;
+	}
+
+	/* CN63XX Pass 1.0 errata G-14395 requires the QLM De-emphasis be programmed */
+	if (OCTEON_IS_MODEL(OCTEON_CN63XX_PASS1_0)) {
+		if (pcie_port) {
+			cvmx_ciu_qlm1_t ciu_qlm;
+			ciu_qlm.u64 = cvmx_read_csr(CVMX_CIU_QLM1);
+			ciu_qlm.s.txbypass = 1;
+			ciu_qlm.s.txdeemph = 5;
+			ciu_qlm.s.txmargin = 0x17;
+			cvmx_write_csr(CVMX_CIU_QLM1, ciu_qlm.u64);
+		} else {
+			cvmx_ciu_qlm0_t ciu_qlm;
+			ciu_qlm.u64 = cvmx_read_csr(CVMX_CIU_QLM0);
+			ciu_qlm.s.txbypass = 1;
+			ciu_qlm.s.txdeemph = 5;
+			ciu_qlm.s.txmargin = 0x17;
+			cvmx_write_csr(CVMX_CIU_QLM0, ciu_qlm.u64);
+		}
+	}
+
+	/* Enable bus master and memory */
+	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIEEPX_CFG001(pcie_port), 0x6);
+
+	/* Max Payload Size (PCIE*_CFG030[MPS]) */
+	/* Max Read Request Size (PCIE*_CFG030[MRRS]) */
+	/* Relaxed-order, no-snoop enables (PCIE*_CFG030[RO_EN,NS_EN] */
+	/* Error Message Enables (PCIE*_CFG030[CE_EN,NFE_EN,FE_EN,UR_EN]) */
+	{
+		cvmx_pcieepx_cfg030_t pcieepx_cfg030;
+		pcieepx_cfg030.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIEEPX_CFG030(pcie_port));
+		if (OCTEON_IS_MODEL(OCTEON_CN5XXX)) {
+			pcieepx_cfg030.s.mps = MPS_CN5XXX;
+			pcieepx_cfg030.s.mrrs = MRRS_CN5XXX;
+		} else {
+			pcieepx_cfg030.s.mps = MPS_CN6XXX;
+			pcieepx_cfg030.s.mrrs = MRRS_CN6XXX;
+		}
+		pcieepx_cfg030.s.ro_en = 1;	/* Enable relaxed ordering. */
+		pcieepx_cfg030.s.ns_en = 1;	/* Enable no snoop. */
+		pcieepx_cfg030.s.ce_en = 1;	/* Correctable error reporting enable. */
+		pcieepx_cfg030.s.nfe_en = 1;	/* Non-fatal error reporting enable. */
+		pcieepx_cfg030.s.fe_en = 1;	/* Fatal error reporting enable. */
+		pcieepx_cfg030.s.ur_en = 1;	/* Unsupported request reporting enable. */
+		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIEEPX_CFG030(pcie_port), pcieepx_cfg030.u32);
+	}
+
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		/* Max Payload Size (NPEI_CTL_STATUS2[MPS]) must match PCIE*_CFG030[MPS] */
+		/* Max Read Request Size (NPEI_CTL_STATUS2[MRRS]) must not exceed PCIE*_CFG030[MRRS] */
+		cvmx_npei_ctl_status2_t npei_ctl_status2;
+		npei_ctl_status2.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS2);
+		npei_ctl_status2.s.mps = MPS_CN5XXX;	/* Max payload size = 128 bytes (Limit of most PCs) */
+		npei_ctl_status2.s.mrrs = MRRS_CN5XXX;	/* Max read request size = 128 bytes for best Octeon DMA performance */
+		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS2, npei_ctl_status2.u64);
+	} else {
+		/* Max Payload Size (DPI_SLI_PRTX_CFG[MPS]) must match PCIE*_CFG030[MPS] */
+		/* Max Read Request Size (DPI_SLI_PRTX_CFG[MRRS]) must not exceed PCIE*_CFG030[MRRS] */
+		cvmx_dpi_sli_prtx_cfg_t prt_cfg;
+		cvmx_sli_s2m_portx_ctl_t sli_s2m_portx_ctl;
+		prt_cfg.u64 = cvmx_read_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port));
+		prt_cfg.s.mps = MPS_CN6XXX;
+		prt_cfg.s.mrrs = MRRS_CN6XXX;
+		/* Max outstanding load request. */
+		prt_cfg.s.molr = 32;
+		cvmx_write_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port), prt_cfg.u64);
+
+		sli_s2m_portx_ctl.u64 = cvmx_read_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port));
+		sli_s2m_portx_ctl.s.mrrs = MRRS_CN6XXX;
+		cvmx_write_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port), sli_s2m_portx_ctl.u64);
+	}
+
+	/* Setup Mem access SubDID 12 to access Host memory */
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		cvmx_npei_mem_access_subidx_t mem_access_subid;
+		mem_access_subid.u64 = 0;
+		mem_access_subid.s.port = pcie_port;	/* Port the request is sent to. */
+		mem_access_subid.s.nmerge = 1;	/* Merging is not allowed in this window. */
+		mem_access_subid.s.esr = 0;	/* Endian-swap for Reads. */
+		mem_access_subid.s.esw = 0;	/* Endian-swap for Writes. */
+		mem_access_subid.s.nsr = 0;	/* Enable Snooping for Reads. Octeon doesn't care, but devices might want this more conservative setting */
+		mem_access_subid.s.nsw = 0;	/* Enable Snoop for Writes. */
+		mem_access_subid.s.ror = 0;	/* Disable Relaxed Ordering for Reads. */
+		mem_access_subid.s.row = 0;	/* Disable Relaxed Ordering for Writes. */
+		mem_access_subid.s.ba = 0;	/* PCIe Adddress Bits <63:34>. */
+		cvmx_write_csr(CVMX_PEXP_NPEI_MEM_ACCESS_SUBIDX(12), mem_access_subid.u64);
+	} else {
+		cvmx_sli_mem_access_subidx_t mem_access_subid;
+		mem_access_subid.u64 = 0;
+		mem_access_subid.s.port = pcie_port;	/* Port the request is sent to. */
+		mem_access_subid.s.nmerge = 0;	/* Merging is allowed in this window. */
+		mem_access_subid.s.esr = 0;	/* Endian-swap for Reads. */
+		mem_access_subid.s.esw = 0;	/* Endian-swap for Writes. */
+		mem_access_subid.s.wtype = 0;	/* "No snoop" and "Relaxed ordering" are not set */
+		mem_access_subid.s.rtype = 0;	/* "No snoop" and "Relaxed ordering" are not set */
+		/* PCIe Adddress Bits <63:34>. */
+		if (OCTEON_IS_MODEL(OCTEON_CN68XX))
+			mem_access_subid.cn68xx.ba = 0;
+		else
+			mem_access_subid.cn63xx.ba = 0;
+		cvmx_write_csr(CVMX_PEXP_SLI_MEM_ACCESS_SUBIDX(12 + pcie_port * 4), mem_access_subid.u64);
+	}
+	return 0;
+}
+
+/**
+ * Wait for posted PCIe read/writes to reach the other side of
+ * the internal PCIe switch. This will insure that core
+ * read/writes are posted before anything after this function
+ * is called. This may be necessary when writing to memory that
+ * will later be read using the DMA/PKT engines.
+ *
+ * @param pcie_port PCIe port to wait for
+ */
+void cvmx_pcie_wait_for_pending(int pcie_port)
+{
+	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
+		cvmx_npei_data_out_cnt_t npei_data_out_cnt;
+		int a;
+		int b;
+		int c;
+
+		/* See section 9.8, PCIe Core-initiated Requests, in the manual for a
+		   description of how this code works */
+		npei_data_out_cnt.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DATA_OUT_CNT);
+		if (pcie_port) {
+			if (!npei_data_out_cnt.s.p1_fcnt)
+				return;
+			a = npei_data_out_cnt.s.p1_ucnt;
+			b = (a + npei_data_out_cnt.s.p1_fcnt - 1) & 0xffff;
+		} else {
+			if (!npei_data_out_cnt.s.p0_fcnt)
+				return;
+			a = npei_data_out_cnt.s.p0_ucnt;
+			b = (a + npei_data_out_cnt.s.p0_fcnt - 1) & 0xffff;
+		}
+
+		while (1) {
+			npei_data_out_cnt.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DATA_OUT_CNT);
+			c = (pcie_port) ? npei_data_out_cnt.s.p1_ucnt : npei_data_out_cnt.s.p0_ucnt;
+			if (a <= b) {
+				if ((c < a) || (c > b))
+					return;
+			} else {
+				if ((c > b) && (c < a))
+					return;
+			}
+		}
+	} else {
+		cvmx_sli_data_out_cnt_t sli_data_out_cnt;
+		int a;
+		int b;
+		int c;
+
+		sli_data_out_cnt.u64 = cvmx_read_csr(CVMX_PEXP_SLI_DATA_OUT_CNT);
+		if (pcie_port) {
+			if (!sli_data_out_cnt.s.p1_fcnt)
+				return;
+			a = sli_data_out_cnt.s.p1_ucnt;
+			b = (a + sli_data_out_cnt.s.p1_fcnt - 1) & 0xffff;
+		} else {
+			if (!sli_data_out_cnt.s.p0_fcnt)
+				return;
+			a = sli_data_out_cnt.s.p0_ucnt;
+			b = (a + sli_data_out_cnt.s.p0_fcnt - 1) & 0xffff;
+		}
+
+		while (1) {
+			sli_data_out_cnt.u64 = cvmx_read_csr(CVMX_PEXP_SLI_DATA_OUT_CNT);
+			c = (pcie_port) ? sli_data_out_cnt.s.p1_ucnt : sli_data_out_cnt.s.p0_ucnt;
+			if (a <= b) {
+				if ((c < a) || (c > b))
+					return;
+			} else {
+				if ((c > b) && (c < a))
+					return;
+			}
+		}
+	}
+}
diff --git a/arch/mips/include/asm/octeon/cvmx-pcie.h b/arch/mips/include/asm/octeon/cvmx-pcie.h
new file mode 100644
index 0000000..e480200
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-pcie.h
@@ -0,0 +1,352 @@
+/***********************license start***************
+ * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights
+ * reserved.
+ *
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ *   * Redistributions of source code must retain the above copyright
+ *     notice, this list of conditions and the following disclaimer.
+ *
+ *   * Redistributions in binary form must reproduce the above
+ *     copyright notice, this list of conditions and the following
+ *     disclaimer in the documentation and/or other materials provided
+ *     with the distribution.
+
+ *   * Neither the name of Cavium Inc. nor the names of
+ *     its contributors may be used to endorse or promote products
+ *     derived from this software without specific prior written
+ *     permission.
+
+ * This Software, including technical data, may be subject to U.S. export  control
+ * laws, including the U.S. Export Administration Act and its  associated
+ * regulations, and may be subject to export or import  regulations in other
+ * countries.
+
+ * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
+ * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
+ * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
+ * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
+ * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
+ * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
+ * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
+ * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
+ * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
+ * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
+ ***********************license end**************************************/
+
+/**
+ * @file
+ *
+ * Interface to PCIe as a host(RC) or target(EP)
+ *
+ * <hr>$Revision$<hr>
+ */
+
+#ifndef __CVMX_PCIE_H__
+#define __CVMX_PCIE_H__
+
+#ifdef	__cplusplus
+/* *INDENT-OFF* */
+extern "C" {
+/* *INDENT-ON* */
+#endif
+
+/*
+ * The physical memory base mapped by BAR1.  256MB at the end of the
+ * first 4GB.
+ */
+#define CVMX_PCIE_BAR1_PHYS_BASE ((1ull << 32) - (1ull << 28))
+#define CVMX_PCIE_BAR1_PHYS_SIZE (1ull << 28)
+
+/*
+ * The RC base of BAR1.  gen1 has a 39-bit BAR2, gen2 has 41-bit BAR2,
+ * place BAR1 so it is the same for both.
+ */
+#define CVMX_PCIE_BAR1_RC_BASE (1ull << 41)
+
+typedef union {
+	uint64_t u64;
+#ifdef __BIG_ENDIAN_BITFIELD	/* A Linux compatible proxy for __BIG_ENDIAN */
+	struct {
+		uint64_t upper:2;	/* Normally 2 for XKPHYS */
+		uint64_t reserved_49_61:13;	/* Must be zero */
+		uint64_t io:1;	/* 1 for IO space access */
+		uint64_t did:5;	/* PCIe DID = 3 */
+		uint64_t subdid:3;	/* PCIe SubDID = 1 */
+		uint64_t reserved_36_39:4;	/* Must be zero */
+		uint64_t es:2;	/* Endian swap = 1 */
+		uint64_t port:2;	/* PCIe port 0,1 */
+		uint64_t reserved_29_31:3;	/* Must be zero */
+		uint64_t ty:1;	/* Selects the type of the configuration request (0 = type 0, 1 = type 1). */
+		uint64_t bus:8;	/* Target bus number sent in the ID in the request. */
+		uint64_t dev:5;	/* Target device number sent in the ID in the request. Note that Dev must be
+				   zero for type 0 configuration requests. */
+		uint64_t func:3;	/* Target function number sent in the ID in the request. */
+		uint64_t reg:12;	/* Selects a register in the configuration space of the target. */
+	} config;
+	struct {
+		uint64_t upper:2;	/* Normally 2 for XKPHYS */
+		uint64_t reserved_49_61:13;	/* Must be zero */
+		uint64_t io:1;	/* 1 for IO space access */
+		uint64_t did:5;	/* PCIe DID = 3 */
+		uint64_t subdid:3;	/* PCIe SubDID = 2 */
+		uint64_t reserved_36_39:4;	/* Must be zero */
+		uint64_t es:2;	/* Endian swap = 1 */
+		uint64_t port:2;	/* PCIe port 0,1 */
+		uint64_t address:32;	/* PCIe IO address */
+	} io;
+	struct {
+		uint64_t upper:2;	/* Normally 2 for XKPHYS */
+		uint64_t reserved_49_61:13;	/* Must be zero */
+		uint64_t io:1;	/* 1 for IO space access */
+		uint64_t did:5;	/* PCIe DID = 3 */
+		uint64_t subdid:3;	/* PCIe SubDID = 3-6 */
+		uint64_t reserved_36_39:4;	/* Must be zero */
+		uint64_t address:36;	/* PCIe Mem address */
+	} mem;
+#else
+	struct {
+		uint64_t reg:12;
+		uint64_t func:3;
+		uint64_t dev:5;
+		uint64_t bus:8;
+		uint64_t ty:1;
+		uint64_t reserved_29_31:3;
+		uint64_t port:2;
+		uint64_t es:2;
+		uint64_t reserved_36_39:4;
+		uint64_t subdid:3;
+		uint64_t did:5;
+		uint64_t io:1;
+		uint64_t reserved_49_61:13;
+		uint64_t upper:2;
+	} config;
+	struct {
+		uint64_t address:32;
+		uint64_t port:2;
+		uint64_t es:2;
+		uint64_t reserved_36_39:4;
+		uint64_t subdid:3;
+		uint64_t did:5;
+		uint64_t io:1;
+		uint64_t reserved_49_61:13;
+		uint64_t upper:2;
+	} io;
+	struct {
+		uint64_t address:36;
+		uint64_t reserved_36_39:4;
+		uint64_t subdid:3;
+		uint64_t did:5;
+		uint64_t io:1;
+		uint64_t reserved_49_61:13;
+		uint64_t upper:2;
+	} mem;
+#endif
+} cvmx_pcie_address_t;
+
+/**
+ * Return the Core virtual base address for PCIe IO access. IOs are
+ * read/written as an offset from this address.
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return 64bit Octeon IO base address for read/write
+ */
+uint64_t cvmx_pcie_get_io_base_address(int pcie_port);
+
+/**
+ * Size of the IO address region returned at address
+ * cvmx_pcie_get_io_base_address()
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return Size of the IO window
+ */
+uint64_t cvmx_pcie_get_io_size(int pcie_port);
+
+/**
+ * Return the Core virtual base address for PCIe MEM access. Memory is
+ * read/written as an offset from this address.
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return 64bit Octeon IO base address for read/write
+ */
+uint64_t cvmx_pcie_get_mem_base_address(int pcie_port);
+
+/**
+ * Size of the Mem address region returned at address
+ * cvmx_pcie_get_mem_base_address()
+ *
+ * @param pcie_port PCIe port the IO is for
+ *
+ * @return Size of the Mem window
+ */
+uint64_t cvmx_pcie_get_mem_size(int pcie_port);
+
+/**
+ * Initialize a PCIe port for use in host(RC) mode. It doesn't enumerate the bus.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+int cvmx_pcie_rc_initialize(int pcie_port);
+
+/**
+ * Shutdown a PCIe port and put it in reset
+ *
+ * @param pcie_port PCIe port to shutdown
+ *
+ * @return Zero on success
+ */
+int cvmx_pcie_rc_shutdown(int pcie_port);
+
+/**
+ * Read 8bits from a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return Result of the read
+ */
+uint8_t cvmx_pcie_config_read8(int pcie_port, int bus, int dev, int fn, int reg);
+
+/**
+ * Read 16bits from a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return Result of the read
+ */
+uint16_t cvmx_pcie_config_read16(int pcie_port, int bus, int dev, int fn, int reg);
+
+/**
+ * Read 32bits from a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ *
+ * @return Result of the read
+ */
+uint32_t cvmx_pcie_config_read32(int pcie_port, int bus, int dev, int fn, int reg);
+
+/**
+ * Write 8bits to a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ * @param val       Value to write
+ */
+void cvmx_pcie_config_write8(int pcie_port, int bus, int dev, int fn, int reg, uint8_t val);
+
+/**
+ * Write 16bits to a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ * @param val       Value to write
+ */
+void cvmx_pcie_config_write16(int pcie_port, int bus, int dev, int fn, int reg, uint16_t val);
+
+/**
+ * Write 32bits to a Device's config space
+ *
+ * @param pcie_port PCIe port the device is on
+ * @param bus       Sub bus
+ * @param dev       Device ID
+ * @param fn        Device sub function
+ * @param reg       Register to access
+ * @param val       Value to write
+ */
+void cvmx_pcie_config_write32(int pcie_port, int bus, int dev, int fn, int reg, uint32_t val);
+
+/**
+ * Read a PCIe config space register indirectly. This is used for
+ * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.
+ *
+ * @param pcie_port  PCIe port to read from
+ * @param cfg_offset Address to read
+ *
+ * @return Value read
+ */
+uint32_t cvmx_pcie_cfgx_read(int pcie_port, uint32_t cfg_offset);
+
+/**
+ * Write a PCIe config space register indirectly. This is used for
+ * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.
+ *
+ * @param pcie_port  PCIe port to write to
+ * @param cfg_offset Address to write
+ * @param val        Value to write
+ */
+void cvmx_pcie_cfgx_write(int pcie_port, uint32_t cfg_offset, uint32_t val);
+
+/**
+ * Write a 32bit value to the Octeon NPEI register space
+ *
+ * @param address Address to write to
+ * @param val     Value to write
+ */
+static inline void cvmx_pcie_npei_write32(uint64_t address, uint32_t val)
+{
+	cvmx_write64_uint32(address ^ 4, val);
+	cvmx_read64_uint32(address ^ 4);
+}
+
+/**
+ * Read a 32bit value from the Octeon NPEI register space
+ *
+ * @param address Address to read
+ * @return The result
+ */ static inline uint32_t cvmx_pcie_npei_read32(uint64_t address)
+{
+	return cvmx_read64_uint32(address ^ 4);
+}
+
+/**
+ * Initialize a PCIe port for use in target(EP) mode.
+ *
+ * @param pcie_port PCIe port to initialize
+ *
+ * @return Zero on success
+ */
+int cvmx_pcie_ep_initialize(int pcie_port);
+
+/**
+ * Wait for posted PCIe read/writes to reach the other side of
+ * the internal PCIe switch. This will insure that core
+ * read/writes are posted before anything after this function
+ * is called. This may be necessary when writing to memory that
+ * will later be read using the DMA/PKT engines.
+ *
+ * @param pcie_port PCIe port to wait for
+ */
+void cvmx_pcie_wait_for_pending(int pcie_port);
+
+#ifdef	__cplusplus
+/* *INDENT-OFF* */
+}
+/* *INDENT-ON* */
+#endif
+
+#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-pcieepx-defs.h b/arch/mips/include/asm/octeon/cvmx-pcieepx-defs.h
new file mode 100644
index 0000000..6f81aad
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-pcieepx-defs.h
@@ -0,0 +1,6084 @@
+/***********************license start***************
+ * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights
+ * reserved.
+ *
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ *   * Redistributions of source code must retain the above copyright
+ *     notice, this list of conditions and the following disclaimer.
+ *
+ *   * Redistributions in binary form must reproduce the above
+ *     copyright notice, this list of conditions and the following
+ *     disclaimer in the documentation and/or other materials provided
+ *     with the distribution.
+
+ *   * Neither the name of Cavium Inc. nor the names of
+ *     its contributors may be used to endorse or promote products
+ *     derived from this software without specific prior written
+ *     permission.
+
+ * This Software, including technical data, may be subject to U.S. export  control
+ * laws, including the U.S. Export Administration Act and its  associated
+ * regulations, and may be subject to export or import  regulations in other
+ * countries.
+
+ * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
+ * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
+ * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
+ * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
+ * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
+ * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
+ * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
+ * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
+ * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
+ * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
+ ***********************license end**************************************/
+
+
+/**
+ * cvmx-pcieepx-defs.h
+ *
+ * Configuration and status register (CSR) type definitions for
+ * Octeon pcieepx.
+ *
+ * This file is auto generated. Do not edit.
+ *
+ * <hr>$Revision$<hr>
+ *
+ */
+#ifndef __CVMX_PCIEEPX_DEFS_H__
+#define __CVMX_PCIEEPX_DEFS_H__
+
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG000(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG000(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000000ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG000(block_id) (0x0000000000000000ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG001(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG001(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000004ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG001(block_id) (0x0000000000000004ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG002(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG002(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000008ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG002(block_id) (0x0000000000000008ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG003(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG003(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000000Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG003(block_id) (0x000000000000000Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG004(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG004(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000010ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG004(block_id) (0x0000000000000010ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG004_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG004_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000080000010ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG004_MASK(block_id) (0x0000000080000010ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG005(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG005(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000014ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG005(block_id) (0x0000000000000014ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG005_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG005_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000080000014ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG005_MASK(block_id) (0x0000000080000014ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG006(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG006(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000018ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG006(block_id) (0x0000000000000018ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG006_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG006_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000080000018ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG006_MASK(block_id) (0x0000000080000018ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG007(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG007(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000001Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG007(block_id) (0x000000000000001Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG007_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG007_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x000000008000001Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG007_MASK(block_id) (0x000000008000001Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG008(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG008(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000020ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG008(block_id) (0x0000000000000020ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG008_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG008_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000080000020ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG008_MASK(block_id) (0x0000000080000020ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG009(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG009(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000024ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG009(block_id) (0x0000000000000024ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG009_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG009_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000080000024ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG009_MASK(block_id) (0x0000000080000024ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG010(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG010(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000028ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG010(block_id) (0x0000000000000028ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG011(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG011(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000002Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG011(block_id) (0x000000000000002Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG012(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG012(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000030ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG012(block_id) (0x0000000000000030ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG012_MASK(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG012_MASK(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000080000030ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG012_MASK(block_id) (0x0000000080000030ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG013(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG013(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000034ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG013(block_id) (0x0000000000000034ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG015(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG015(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000003Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG015(block_id) (0x000000000000003Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG016(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG016(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000040ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG016(block_id) (0x0000000000000040ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG017(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG017(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000044ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG017(block_id) (0x0000000000000044ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG020(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG020(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000050ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG020(block_id) (0x0000000000000050ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG021(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG021(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000054ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG021(block_id) (0x0000000000000054ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG022(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG022(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000058ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG022(block_id) (0x0000000000000058ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG023(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG023(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000005Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG023(block_id) (0x000000000000005Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG028(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG028(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000070ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG028(block_id) (0x0000000000000070ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG029(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG029(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000074ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG029(block_id) (0x0000000000000074ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG030(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG030(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000078ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG030(block_id) (0x0000000000000078ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG031(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG031(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000007Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG031(block_id) (0x000000000000007Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG032(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG032(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000080ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG032(block_id) (0x0000000000000080ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG033(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG033(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000084ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG033(block_id) (0x0000000000000084ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG034(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG034(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000088ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG034(block_id) (0x0000000000000088ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG037(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG037(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000094ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG037(block_id) (0x0000000000000094ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG038(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG038(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000098ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG038(block_id) (0x0000000000000098ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG039(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG039(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000009Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG039(block_id) (0x000000000000009Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG040(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG040(%lu) is invalid on this chip\n", block_id);
+	return 0x00000000000000A0ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG040(block_id) (0x00000000000000A0ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG041(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG041(%lu) is invalid on this chip\n", block_id);
+	return 0x00000000000000A4ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG041(block_id) (0x00000000000000A4ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG042(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG042(%lu) is invalid on this chip\n", block_id);
+	return 0x00000000000000A8ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG042(block_id) (0x00000000000000A8ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG064(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG064(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000100ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG064(block_id) (0x0000000000000100ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG065(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG065(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000104ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG065(block_id) (0x0000000000000104ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG066(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG066(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000108ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG066(block_id) (0x0000000000000108ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG067(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG067(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000010Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG067(block_id) (0x000000000000010Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG068(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG068(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000110ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG068(block_id) (0x0000000000000110ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG069(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG069(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000114ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG069(block_id) (0x0000000000000114ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG070(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG070(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000118ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG070(block_id) (0x0000000000000118ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG071(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG071(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000011Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG071(block_id) (0x000000000000011Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG072(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG072(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000120ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG072(block_id) (0x0000000000000120ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG073(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG073(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000124ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG073(block_id) (0x0000000000000124ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG074(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG074(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000128ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG074(block_id) (0x0000000000000128ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG448(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG448(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000700ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG448(block_id) (0x0000000000000700ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG449(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG449(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000704ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG449(block_id) (0x0000000000000704ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG450(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG450(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000708ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG450(block_id) (0x0000000000000708ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG451(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG451(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000070Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG451(block_id) (0x000000000000070Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG452(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG452(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000710ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG452(block_id) (0x0000000000000710ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG453(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG453(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000714ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG453(block_id) (0x0000000000000714ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG454(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG454(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000718ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG454(block_id) (0x0000000000000718ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG455(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG455(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000071Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG455(block_id) (0x000000000000071Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG456(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG456(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000720ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG456(block_id) (0x0000000000000720ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG458(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG458(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000728ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG458(block_id) (0x0000000000000728ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG459(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG459(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000072Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG459(block_id) (0x000000000000072Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG460(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG460(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000730ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG460(block_id) (0x0000000000000730ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG461(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG461(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000734ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG461(block_id) (0x0000000000000734ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG462(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG462(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000738ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG462(block_id) (0x0000000000000738ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG463(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG463(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000073Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG463(block_id) (0x000000000000073Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG464(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG464(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000740ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG464(block_id) (0x0000000000000740ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG465(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG465(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000744ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG465(block_id) (0x0000000000000744ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG466(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG466(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000748ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG466(block_id) (0x0000000000000748ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG467(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG467(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000074Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG467(block_id) (0x000000000000074Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG468(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG468(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000750ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG468(block_id) (0x0000000000000750ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG490(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG490(%lu) is invalid on this chip\n", block_id);
+	return 0x00000000000007A8ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG490(block_id) (0x00000000000007A8ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG491(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG491(%lu) is invalid on this chip\n", block_id);
+	return 0x00000000000007ACull;
+}
+#else
+#define CVMX_PCIEEPX_CFG491(block_id) (0x00000000000007ACull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG492(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG492(%lu) is invalid on this chip\n", block_id);
+	return 0x00000000000007B0ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG492(block_id) (0x00000000000007B0ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG515(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG515(%lu) is invalid on this chip\n", block_id);
+	return 0x000000000000080Cull;
+}
+#else
+#define CVMX_PCIEEPX_CFG515(block_id) (0x000000000000080Cull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG516(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG516(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000810ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG516(block_id) (0x0000000000000810ull)
+#endif
+#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
+static inline uint64_t CVMX_PCIEEPX_CFG517(unsigned long block_id)
+{
+	if (!(
+	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id == 0))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN61XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN66XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((block_id <= 1))) ||
+	      (OCTEON_IS_MODEL(OCTEON_CNF71XX) && ((block_id <= 1)))))
+		cvmx_warn("CVMX_PCIEEPX_CFG517(%lu) is invalid on this chip\n", block_id);
+	return 0x0000000000000814ull;
+}
+#else
+#define CVMX_PCIEEPX_CFG517(block_id) (0x0000000000000814ull)
+#endif
+
+/**
+ * cvmx_pcieep#_cfg000
+ *
+ * PCIE_CFG000 = First 32-bits of PCIE type 0 config space (Device ID and Vendor ID Register)
+ *
+ */
+union cvmx_pcieepx_cfg000 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg000_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t devid                        : 16; /**< Device ID, writable through PEM(0..1)_CFG_WR
+                                                          However, the application must not change this field.
+                                                         For EEPROM loads also see VENDID of this register. */
+	uint32_t vendid                       : 16; /**< Vendor ID, writable through PEM(0..1)_CFG_WR
+                                                          However, the application must not change this field.
+                                                         During and EPROM Load is a value of 0xFFFF is loaded to this
+                                                         field and a value of 0xFFFF is loaded to the DEVID field of
+                                                         this register, the value will not be loaded, EEPROM load will
+                                                         stop, and the FastLinkEnable bit will be set in the
+                                                         PCIE_CFG452 register. */
+#else
+	uint32_t vendid                       : 16;
+	uint32_t devid                        : 16;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg000_s          cn52xx;
+	struct cvmx_pcieepx_cfg000_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg000_s          cn56xx;
+	struct cvmx_pcieepx_cfg000_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg000_s          cn61xx;
+	struct cvmx_pcieepx_cfg000_s          cn63xx;
+	struct cvmx_pcieepx_cfg000_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg000_s          cn66xx;
+	struct cvmx_pcieepx_cfg000_s          cn68xx;
+	struct cvmx_pcieepx_cfg000_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg000_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg000 cvmx_pcieepx_cfg000_t;
+
+/**
+ * cvmx_pcieep#_cfg001
+ *
+ * PCIE_CFG001 = Second 32-bits of PCIE type 0 config space (Command/Status Register)
+ *
+ */
+union cvmx_pcieepx_cfg001 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg001_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dpe                          : 1;  /**< Detected Parity Error */
+	uint32_t sse                          : 1;  /**< Signaled System Error */
+	uint32_t rma                          : 1;  /**< Received Master Abort */
+	uint32_t rta                          : 1;  /**< Received Target Abort */
+	uint32_t sta                          : 1;  /**< Signaled Target Abort */
+	uint32_t devt                         : 2;  /**< DEVSEL Timing
+                                                         Not applicable for PCI Express. Hardwired to 0. */
+	uint32_t mdpe                         : 1;  /**< Master Data Parity Error */
+	uint32_t fbb                          : 1;  /**< Fast Back-to-Back Capable
+                                                         Not applicable for PCI Express. Hardwired to 0. */
+	uint32_t reserved_22_22               : 1;
+	uint32_t m66                          : 1;  /**< 66 MHz Capable
+                                                         Not applicable for PCI Express. Hardwired to 0. */
+	uint32_t cl                           : 1;  /**< Capabilities List
+                                                         Indicates presence of an extended capability item.
+                                                         Hardwired to 1. */
+	uint32_t i_stat                       : 1;  /**< INTx Status */
+	uint32_t reserved_11_18               : 8;
+	uint32_t i_dis                        : 1;  /**< INTx Assertion Disable */
+	uint32_t fbbe                         : 1;  /**< Fast Back-to-Back Enable
+                                                         Not applicable for PCI Express. Must be hardwired to 0. */
+	uint32_t see                          : 1;  /**< SERR# Enable */
+	uint32_t ids_wcc                      : 1;  /**< IDSEL Stepping/Wait Cycle Control
+                                                         Not applicable for PCI Express. Must be hardwired to 0 */
+	uint32_t per                          : 1;  /**< Parity Error Response */
+	uint32_t vps                          : 1;  /**< VGA Palette Snoop
+                                                         Not applicable for PCI Express. Must be hardwired to 0. */
+	uint32_t mwice                        : 1;  /**< Memory Write and Invalidate
+                                                         Not applicable for PCI Express. Must be hardwired to 0. */
+	uint32_t scse                         : 1;  /**< Special Cycle Enable
+                                                         Not applicable for PCI Express. Must be hardwired to 0. */
+	uint32_t me                           : 1;  /**< Bus Master Enable */
+	uint32_t msae                         : 1;  /**< Memory Space Enable */
+	uint32_t isae                         : 1;  /**< I/O Space Enable */
+#else
+	uint32_t isae                         : 1;
+	uint32_t msae                         : 1;
+	uint32_t me                           : 1;
+	uint32_t scse                         : 1;
+	uint32_t mwice                        : 1;
+	uint32_t vps                          : 1;
+	uint32_t per                          : 1;
+	uint32_t ids_wcc                      : 1;
+	uint32_t see                          : 1;
+	uint32_t fbbe                         : 1;
+	uint32_t i_dis                        : 1;
+	uint32_t reserved_11_18               : 8;
+	uint32_t i_stat                       : 1;
+	uint32_t cl                           : 1;
+	uint32_t m66                          : 1;
+	uint32_t reserved_22_22               : 1;
+	uint32_t fbb                          : 1;
+	uint32_t mdpe                         : 1;
+	uint32_t devt                         : 2;
+	uint32_t sta                          : 1;
+	uint32_t rta                          : 1;
+	uint32_t rma                          : 1;
+	uint32_t sse                          : 1;
+	uint32_t dpe                          : 1;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg001_s          cn52xx;
+	struct cvmx_pcieepx_cfg001_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg001_s          cn56xx;
+	struct cvmx_pcieepx_cfg001_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg001_s          cn61xx;
+	struct cvmx_pcieepx_cfg001_s          cn63xx;
+	struct cvmx_pcieepx_cfg001_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg001_s          cn66xx;
+	struct cvmx_pcieepx_cfg001_s          cn68xx;
+	struct cvmx_pcieepx_cfg001_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg001_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg001 cvmx_pcieepx_cfg001_t;
+
+/**
+ * cvmx_pcieep#_cfg002
+ *
+ * PCIE_CFG002 = Third 32-bits of PCIE type 0 config space (Revision ID/Class Code Register)
+ *
+ */
+union cvmx_pcieepx_cfg002 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg002_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t bcc                          : 8;  /**< Base Class Code, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t sc                           : 8;  /**< Subclass Code, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t pi                           : 8;  /**< Programming Interface, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t rid                          : 8;  /**< Revision ID, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+#else
+	uint32_t rid                          : 8;
+	uint32_t pi                           : 8;
+	uint32_t sc                           : 8;
+	uint32_t bcc                          : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg002_s          cn52xx;
+	struct cvmx_pcieepx_cfg002_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg002_s          cn56xx;
+	struct cvmx_pcieepx_cfg002_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg002_s          cn61xx;
+	struct cvmx_pcieepx_cfg002_s          cn63xx;
+	struct cvmx_pcieepx_cfg002_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg002_s          cn66xx;
+	struct cvmx_pcieepx_cfg002_s          cn68xx;
+	struct cvmx_pcieepx_cfg002_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg002_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg002 cvmx_pcieepx_cfg002_t;
+
+/**
+ * cvmx_pcieep#_cfg003
+ *
+ * PCIE_CFG003 = Fourth 32-bits of PCIE type 0 config space (Cache Line Size/Master Latency Timer/Header Type Register/BIST Register)
+ *
+ */
+union cvmx_pcieepx_cfg003 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg003_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t bist                         : 8;  /**< The BIST register functions are not supported.
+                                                         All 8 bits of the BIST register are hardwired to 0. */
+	uint32_t mfd                          : 1;  /**< Multi Function Device
+                                                         The Multi Function Device bit is writable through PEM(0..1)_CFG_WR.
+                                                         However, this is a single function device. Therefore, the
+                                                         application must not write a 1 to this bit. */
+	uint32_t chf                          : 7;  /**< Configuration Header Format
+                                                         Hardwired to 0 for type 0. */
+	uint32_t lt                           : 8;  /**< Master Latency Timer
+                                                         Not applicable for PCI Express, hardwired to 0. */
+	uint32_t cls                          : 8;  /**< Cache Line Size
+                                                         The Cache Line Size register is RW for legacy compatibility
+                                                         purposes and is not applicable to PCI Express device
+                                                         functionality.
+                                                         Writing to the Cache Line Size register does not impact
+                                                         functionality. */
+#else
+	uint32_t cls                          : 8;
+	uint32_t lt                           : 8;
+	uint32_t chf                          : 7;
+	uint32_t mfd                          : 1;
+	uint32_t bist                         : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg003_s          cn52xx;
+	struct cvmx_pcieepx_cfg003_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg003_s          cn56xx;
+	struct cvmx_pcieepx_cfg003_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg003_s          cn61xx;
+	struct cvmx_pcieepx_cfg003_s          cn63xx;
+	struct cvmx_pcieepx_cfg003_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg003_s          cn66xx;
+	struct cvmx_pcieepx_cfg003_s          cn68xx;
+	struct cvmx_pcieepx_cfg003_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg003_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg003 cvmx_pcieepx_cfg003_t;
+
+/**
+ * cvmx_pcieep#_cfg004
+ *
+ * PCIE_CFG004 = Fifth 32-bits of PCIE type 0 config space (Base Address Register 0 - Low)
+ *
+ */
+union cvmx_pcieepx_cfg004 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg004_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lbab                         : 18; /**< Lower bits of the BAR 0 base address */
+	uint32_t reserved_4_13                : 10;
+	uint32_t pf                           : 1;  /**< Prefetchable
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t typ                          : 2;  /**< BAR type
+                                                            o 00 = 32-bit BAR
+                                                            o 10 = 64-bit BAR
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t mspc                         : 1;  /**< Memory Space Indicator
+                                                            o 0 = BAR 0 is a memory BAR
+                                                            o 1 = BAR 0 is an I/O BAR
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mspc                         : 1;
+	uint32_t typ                          : 2;
+	uint32_t pf                           : 1;
+	uint32_t reserved_4_13                : 10;
+	uint32_t lbab                         : 18;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg004_s          cn52xx;
+	struct cvmx_pcieepx_cfg004_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg004_s          cn56xx;
+	struct cvmx_pcieepx_cfg004_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg004_s          cn61xx;
+	struct cvmx_pcieepx_cfg004_s          cn63xx;
+	struct cvmx_pcieepx_cfg004_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg004_s          cn66xx;
+	struct cvmx_pcieepx_cfg004_s          cn68xx;
+	struct cvmx_pcieepx_cfg004_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg004_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg004 cvmx_pcieepx_cfg004_t;
+
+/**
+ * cvmx_pcieep#_cfg004_mask
+ *
+ * PCIE_CFG004_MASK (BAR Mask 0 - Low)
+ * The BAR 0 Mask register is invisible to host software and not readable from the application.
+ * The BAR 0 Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg004_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg004_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lmask                        : 31; /**< Bar Mask Low */
+	uint32_t enb                          : 1;  /**< Bar Enable
+                                                         o 0: BAR 0 is disabled
+                                                         o 1: BAR 0 is enabled
+                                                         Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
+                                                         register rather than as a mask bit because bit 0 of a BAR is
+                                                         always masked from writing by host software. Bit 0 must be
+                                                         written prior to writing the other mask bits. */
+#else
+	uint32_t enb                          : 1;
+	uint32_t lmask                        : 31;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg004_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg004_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg004_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg004_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg004_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg004_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg004_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg004_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg004_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg004_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg004_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg004_mask cvmx_pcieepx_cfg004_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg005
+ *
+ * PCIE_CFG005 = Sixth 32-bits of PCIE type 0 config space (Base Address Register 0 - High)
+ *
+ */
+union cvmx_pcieepx_cfg005 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg005_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ubab                         : 32; /**< Contains the upper 32 bits of the BAR 0 base address. */
+#else
+	uint32_t ubab                         : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg005_s          cn52xx;
+	struct cvmx_pcieepx_cfg005_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg005_s          cn56xx;
+	struct cvmx_pcieepx_cfg005_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg005_s          cn61xx;
+	struct cvmx_pcieepx_cfg005_s          cn63xx;
+	struct cvmx_pcieepx_cfg005_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg005_s          cn66xx;
+	struct cvmx_pcieepx_cfg005_s          cn68xx;
+	struct cvmx_pcieepx_cfg005_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg005_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg005 cvmx_pcieepx_cfg005_t;
+
+/**
+ * cvmx_pcieep#_cfg005_mask
+ *
+ * PCIE_CFG005_MASK = (BAR Mask 0 - High)
+ * The BAR 0 Mask register is invisible to host software and not readable from the application.
+ * The BAR 0 Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg005_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg005_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t umask                        : 32; /**< Bar Mask High */
+#else
+	uint32_t umask                        : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg005_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg005_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg005_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg005_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg005_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg005_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg005_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg005_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg005_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg005_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg005_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg005_mask cvmx_pcieepx_cfg005_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg006
+ *
+ * PCIE_CFG006 = Seventh 32-bits of PCIE type 0 config space (Base Address Register 1 - Low)
+ *
+ */
+union cvmx_pcieepx_cfg006 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg006_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lbab                         : 6;  /**< Lower bits of the BAR 1 base address */
+	uint32_t reserved_4_25                : 22;
+	uint32_t pf                           : 1;  /**< Prefetchable
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t typ                          : 2;  /**< BAR type
+                                                            o 00 = 32-bit BAR
+                                                            o 10 = 64-bit BAR
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t mspc                         : 1;  /**< Memory Space Indicator
+                                                            o 0 = BAR 1 is a memory BAR
+                                                            o 1 = BAR 1 is an I/O BAR
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mspc                         : 1;
+	uint32_t typ                          : 2;
+	uint32_t pf                           : 1;
+	uint32_t reserved_4_25                : 22;
+	uint32_t lbab                         : 6;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg006_s          cn52xx;
+	struct cvmx_pcieepx_cfg006_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg006_s          cn56xx;
+	struct cvmx_pcieepx_cfg006_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg006_s          cn61xx;
+	struct cvmx_pcieepx_cfg006_s          cn63xx;
+	struct cvmx_pcieepx_cfg006_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg006_s          cn66xx;
+	struct cvmx_pcieepx_cfg006_s          cn68xx;
+	struct cvmx_pcieepx_cfg006_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg006_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg006 cvmx_pcieepx_cfg006_t;
+
+/**
+ * cvmx_pcieep#_cfg006_mask
+ *
+ * PCIE_CFG006_MASK (BAR Mask 1 - Low)
+ * The BAR 1 Mask register is invisible to host software and not readable from the application.
+ * The BAR 1 Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg006_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg006_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lmask                        : 31; /**< Bar Mask Low */
+	uint32_t enb                          : 1;  /**< Bar Enable
+                                                         o 0: BAR 1 is disabled
+                                                         o 1: BAR 1 is enabled
+                                                         Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
+                                                         register rather than as a mask bit because bit 0 of a BAR is
+                                                         always masked from writing by host software. Bit 0 must be
+                                                         written prior to writing the other mask bits. */
+#else
+	uint32_t enb                          : 1;
+	uint32_t lmask                        : 31;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg006_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg006_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg006_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg006_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg006_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg006_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg006_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg006_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg006_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg006_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg006_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg006_mask cvmx_pcieepx_cfg006_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg007
+ *
+ * PCIE_CFG007 = Eighth 32-bits of PCIE type 0 config space (Base Address Register 1 - High)
+ *
+ */
+union cvmx_pcieepx_cfg007 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg007_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ubab                         : 32; /**< Contains the upper 32 bits of the BAR 1 base address. */
+#else
+	uint32_t ubab                         : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg007_s          cn52xx;
+	struct cvmx_pcieepx_cfg007_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg007_s          cn56xx;
+	struct cvmx_pcieepx_cfg007_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg007_s          cn61xx;
+	struct cvmx_pcieepx_cfg007_s          cn63xx;
+	struct cvmx_pcieepx_cfg007_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg007_s          cn66xx;
+	struct cvmx_pcieepx_cfg007_s          cn68xx;
+	struct cvmx_pcieepx_cfg007_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg007_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg007 cvmx_pcieepx_cfg007_t;
+
+/**
+ * cvmx_pcieep#_cfg007_mask
+ *
+ * PCIE_CFG007_MASK (BAR Mask 1 - High)
+ * The BAR 1 Mask register is invisible to host software and not readable from the application.
+ * The BAR 1 Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg007_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg007_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t umask                        : 32; /**< Bar Mask High */
+#else
+	uint32_t umask                        : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg007_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg007_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg007_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg007_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg007_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg007_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg007_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg007_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg007_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg007_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg007_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg007_mask cvmx_pcieepx_cfg007_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg008
+ *
+ * PCIE_CFG008 = Ninth 32-bits of PCIE type 0 config space (Base Address Register 2 - Low)
+ *
+ */
+union cvmx_pcieepx_cfg008 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg008_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_4_31                : 28;
+	uint32_t pf                           : 1;  /**< Prefetchable
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t typ                          : 2;  /**< BAR type
+                                                            o 00 = 32-bit BAR
+                                                            o 10 = 64-bit BAR
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t mspc                         : 1;  /**< Memory Space Indicator
+                                                            o 0 = BAR 2 is a memory BAR
+                                                            o 1 = BAR 2 is an I/O BAR
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mspc                         : 1;
+	uint32_t typ                          : 2;
+	uint32_t pf                           : 1;
+	uint32_t reserved_4_31                : 28;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg008_s          cn52xx;
+	struct cvmx_pcieepx_cfg008_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg008_s          cn56xx;
+	struct cvmx_pcieepx_cfg008_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg008_s          cn61xx;
+	struct cvmx_pcieepx_cfg008_s          cn63xx;
+	struct cvmx_pcieepx_cfg008_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg008_s          cn66xx;
+	struct cvmx_pcieepx_cfg008_s          cn68xx;
+	struct cvmx_pcieepx_cfg008_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg008_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg008 cvmx_pcieepx_cfg008_t;
+
+/**
+ * cvmx_pcieep#_cfg008_mask
+ *
+ * PCIE_CFG008_MASK (BAR Mask 2 - Low)
+ * The BAR 2 Mask register is invisible to host software and not readable from the application.
+ * The BAR 2 Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg008_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg008_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lmask                        : 31; /**< Bar Mask Low */
+	uint32_t enb                          : 1;  /**< Bar Enable
+                                                         o 0: BAR 2 is disabled
+                                                         o 1: BAR 2 is enabled
+                                                         Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
+                                                         register rather than as a mask bit because bit 0 of a BAR is
+                                                         always masked from writing by host software. Bit 0 must be
+                                                         written prior to writing the other mask bits. */
+#else
+	uint32_t enb                          : 1;
+	uint32_t lmask                        : 31;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg008_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg008_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg008_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg008_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg008_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg008_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg008_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg008_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg008_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg008_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg008_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg008_mask cvmx_pcieepx_cfg008_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg009
+ *
+ * PCIE_CFG009 = Tenth 32-bits of PCIE type 0 config space (Base Address Register 2 - High)
+ *
+ */
+union cvmx_pcieepx_cfg009 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg009_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_0_31                : 32;
+#else
+	uint32_t reserved_0_31                : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg009_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ubab                         : 25; /**< Contains the upper 32 bits of the BAR 2 base address. */
+	uint32_t reserved_0_6                 : 7;
+#else
+	uint32_t reserved_0_6                 : 7;
+	uint32_t ubab                         : 25;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg009_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg009_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg009_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg009_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ubab                         : 23; /**< Contains the upper 32 bits of the BAR 2 base address. */
+	uint32_t reserved_0_8                 : 9;
+#else
+	uint32_t reserved_0_8                 : 9;
+	uint32_t ubab                         : 23;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg009_cn61xx     cn63xx;
+	struct cvmx_pcieepx_cfg009_cn61xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg009_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg009_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg009_cn61xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg009_cn61xx     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg009 cvmx_pcieepx_cfg009_t;
+
+/**
+ * cvmx_pcieep#_cfg009_mask
+ *
+ * PCIE_CFG009_MASK (BAR Mask 2 - High)
+ * The BAR 2 Mask register is invisible to host software and not readable from the application.
+ * The BAR 2 Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg009_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg009_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t umask                        : 32; /**< Bar Mask High */
+#else
+	uint32_t umask                        : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg009_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg009_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg009_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg009_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg009_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg009_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg009_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg009_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg009_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg009_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg009_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg009_mask cvmx_pcieepx_cfg009_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg010
+ *
+ * PCIE_CFG010 = Eleventh 32-bits of PCIE type 0 config space (CardBus CIS Pointer Register)
+ *
+ */
+union cvmx_pcieepx_cfg010 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg010_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t cisp                         : 32; /**< CardBus CIS Pointer
+                                                         Optional, writable through PEM(0..1)_CFG_WR. */
+#else
+	uint32_t cisp                         : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg010_s          cn52xx;
+	struct cvmx_pcieepx_cfg010_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg010_s          cn56xx;
+	struct cvmx_pcieepx_cfg010_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg010_s          cn61xx;
+	struct cvmx_pcieepx_cfg010_s          cn63xx;
+	struct cvmx_pcieepx_cfg010_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg010_s          cn66xx;
+	struct cvmx_pcieepx_cfg010_s          cn68xx;
+	struct cvmx_pcieepx_cfg010_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg010_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg010 cvmx_pcieepx_cfg010_t;
+
+/**
+ * cvmx_pcieep#_cfg011
+ *
+ * PCIE_CFG011 = Twelfth 32-bits of PCIE type 0 config space (Subsystem ID and Subsystem Vendor ID Register)
+ *
+ */
+union cvmx_pcieepx_cfg011 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg011_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ssid                         : 16; /**< Subsystem ID
+                                                         Assigned by PCI-SIG, writable through PEM(0..1)_CFG_WR.                                                                                                           However, the application must not change this field. */
+	uint32_t ssvid                        : 16; /**< Subsystem Vendor ID
+                                                         Assigned by PCI-SIG, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t ssvid                        : 16;
+	uint32_t ssid                         : 16;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg011_s          cn52xx;
+	struct cvmx_pcieepx_cfg011_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg011_s          cn56xx;
+	struct cvmx_pcieepx_cfg011_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg011_s          cn61xx;
+	struct cvmx_pcieepx_cfg011_s          cn63xx;
+	struct cvmx_pcieepx_cfg011_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg011_s          cn66xx;
+	struct cvmx_pcieepx_cfg011_s          cn68xx;
+	struct cvmx_pcieepx_cfg011_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg011_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg011 cvmx_pcieepx_cfg011_t;
+
+/**
+ * cvmx_pcieep#_cfg012
+ *
+ * PCIE_CFG012 = Thirteenth 32-bits of PCIE type 0 config space (Expansion ROM Base Address Register)
+ *
+ */
+union cvmx_pcieepx_cfg012 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg012_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t eraddr                       : 16; /**< Expansion ROM Address */
+	uint32_t reserved_1_15                : 15;
+	uint32_t er_en                        : 1;  /**< Expansion ROM Enable */
+#else
+	uint32_t er_en                        : 1;
+	uint32_t reserved_1_15                : 15;
+	uint32_t eraddr                       : 16;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg012_s          cn52xx;
+	struct cvmx_pcieepx_cfg012_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg012_s          cn56xx;
+	struct cvmx_pcieepx_cfg012_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg012_s          cn61xx;
+	struct cvmx_pcieepx_cfg012_s          cn63xx;
+	struct cvmx_pcieepx_cfg012_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg012_s          cn66xx;
+	struct cvmx_pcieepx_cfg012_s          cn68xx;
+	struct cvmx_pcieepx_cfg012_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg012_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg012 cvmx_pcieepx_cfg012_t;
+
+/**
+ * cvmx_pcieep#_cfg012_mask
+ *
+ * PCIE_CFG012_MASK (Exapansion ROM BAR Mask)
+ * The ROM Mask register is invisible to host software and not readable from the application.
+ * The ROM Mask register is only writable through PEM(0..1)_CFG_WR.
+ */
+union cvmx_pcieepx_cfg012_mask {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg012_mask_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t mask                         : 31; /**< Bar Mask Low                                                                 NS */
+	uint32_t enb                          : 1;  /**< Bar Enable                                                                   NS
+                                                         o 0: BAR ROM is disabled
+                                                         o 1: BAR ROM is enabled
+                                                         Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
+                                                         register rather than as a mask bit because bit 0 of a BAR is
+                                                         always masked from writing by host software. Bit 0 must be
+                                                         written prior to writing the other mask bits. */
+#else
+	uint32_t enb                          : 1;
+	uint32_t mask                         : 31;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg012_mask_s     cn52xx;
+	struct cvmx_pcieepx_cfg012_mask_s     cn52xxp1;
+	struct cvmx_pcieepx_cfg012_mask_s     cn56xx;
+	struct cvmx_pcieepx_cfg012_mask_s     cn56xxp1;
+	struct cvmx_pcieepx_cfg012_mask_s     cn61xx;
+	struct cvmx_pcieepx_cfg012_mask_s     cn63xx;
+	struct cvmx_pcieepx_cfg012_mask_s     cn63xxp1;
+	struct cvmx_pcieepx_cfg012_mask_s     cn66xx;
+	struct cvmx_pcieepx_cfg012_mask_s     cn68xx;
+	struct cvmx_pcieepx_cfg012_mask_s     cn68xxp1;
+	struct cvmx_pcieepx_cfg012_mask_s     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg012_mask cvmx_pcieepx_cfg012_mask_t;
+
+/**
+ * cvmx_pcieep#_cfg013
+ *
+ * PCIE_CFG013 = Fourteenth 32-bits of PCIE type 0 config space (Capability Pointer Register)
+ *
+ */
+union cvmx_pcieepx_cfg013 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg013_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_8_31                : 24;
+	uint32_t cp                           : 8;  /**< First Capability Pointer.
+                                                         Points to Power Management Capability structure by
+                                                         default, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t cp                           : 8;
+	uint32_t reserved_8_31                : 24;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg013_s          cn52xx;
+	struct cvmx_pcieepx_cfg013_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg013_s          cn56xx;
+	struct cvmx_pcieepx_cfg013_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg013_s          cn61xx;
+	struct cvmx_pcieepx_cfg013_s          cn63xx;
+	struct cvmx_pcieepx_cfg013_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg013_s          cn66xx;
+	struct cvmx_pcieepx_cfg013_s          cn68xx;
+	struct cvmx_pcieepx_cfg013_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg013_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg013 cvmx_pcieepx_cfg013_t;
+
+/**
+ * cvmx_pcieep#_cfg015
+ *
+ * PCIE_CFG015 = Sixteenth 32-bits of PCIE type 0 config space (Interrupt Line Register/Interrupt Pin/Bridge Control Register)
+ *
+ */
+union cvmx_pcieepx_cfg015 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg015_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ml                           : 8;  /**< Maximum Latency     (Hardwired to 0) */
+	uint32_t mg                           : 8;  /**< Minimum Grant       (Hardwired to 0) */
+	uint32_t inta                         : 8;  /**< Interrupt Pin
+                                                         Identifies the legacy interrupt Message that the device
+                                                         (or device function) uses.
+                                                         The Interrupt Pin register is writable through PEM(0..1)_CFG_WR.
+                                                         In a single-function configuration, only INTA is used.
+                                                         Therefore, the application must not change this field. */
+	uint32_t il                           : 8;  /**< Interrupt Line */
+#else
+	uint32_t il                           : 8;
+	uint32_t inta                         : 8;
+	uint32_t mg                           : 8;
+	uint32_t ml                           : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg015_s          cn52xx;
+	struct cvmx_pcieepx_cfg015_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg015_s          cn56xx;
+	struct cvmx_pcieepx_cfg015_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg015_s          cn61xx;
+	struct cvmx_pcieepx_cfg015_s          cn63xx;
+	struct cvmx_pcieepx_cfg015_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg015_s          cn66xx;
+	struct cvmx_pcieepx_cfg015_s          cn68xx;
+	struct cvmx_pcieepx_cfg015_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg015_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg015 cvmx_pcieepx_cfg015_t;
+
+/**
+ * cvmx_pcieep#_cfg016
+ *
+ * PCIE_CFG016 = Seventeenth 32-bits of PCIE type 0 config space
+ * (Power Management Capability ID/
+ * Power Management Next Item Pointer/
+ * Power Management Capabilities Register)
+ */
+union cvmx_pcieepx_cfg016 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg016_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pmes                         : 5;  /**< PME_Support
+                                                         o Bit 11: If set, PME Messages can be generated from D0
+                                                         o Bit 12: If set, PME Messages can be generated from D1
+                                                         o Bit 13: If set, PME Messages can be generated from D2
+                                                         o Bit 14: If set, PME Messages can be generated from D3hot
+                                                         o Bit 15: If set, PME Messages can be generated from D3cold
+                                                         The PME_Support field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t d2s                          : 1;  /**< D2 Support, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t d1s                          : 1;  /**< D1 Support, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t auxc                         : 3;  /**< AUX Current, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t dsi                          : 1;  /**< Device Specific Initialization (DSI), writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t reserved_20_20               : 1;
+	uint32_t pme_clock                    : 1;  /**< PME Clock, hardwired to 0 */
+	uint32_t pmsv                         : 3;  /**< Power Management Specification Version, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t ncp                          : 8;  /**< Next Capability Pointer
+                                                         Points to the MSI capabilities by default, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t pmcid                        : 8;  /**< Power Management Capability ID */
+#else
+	uint32_t pmcid                        : 8;
+	uint32_t ncp                          : 8;
+	uint32_t pmsv                         : 3;
+	uint32_t pme_clock                    : 1;
+	uint32_t reserved_20_20               : 1;
+	uint32_t dsi                          : 1;
+	uint32_t auxc                         : 3;
+	uint32_t d1s                          : 1;
+	uint32_t d2s                          : 1;
+	uint32_t pmes                         : 5;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg016_s          cn52xx;
+	struct cvmx_pcieepx_cfg016_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg016_s          cn56xx;
+	struct cvmx_pcieepx_cfg016_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg016_s          cn61xx;
+	struct cvmx_pcieepx_cfg016_s          cn63xx;
+	struct cvmx_pcieepx_cfg016_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg016_s          cn66xx;
+	struct cvmx_pcieepx_cfg016_s          cn68xx;
+	struct cvmx_pcieepx_cfg016_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg016_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg016 cvmx_pcieepx_cfg016_t;
+
+/**
+ * cvmx_pcieep#_cfg017
+ *
+ * PCIE_CFG017 = Eighteenth 32-bits of PCIE type 0 config space (Power Management Control and Status Register)
+ *
+ */
+union cvmx_pcieepx_cfg017 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg017_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pmdia                        : 8;  /**< Data register for additional information (not supported) */
+	uint32_t bpccee                       : 1;  /**< Bus Power/Clock Control Enable, hardwired to 0 */
+	uint32_t bd3h                         : 1;  /**< B2/B3 Support, hardwired to 0 */
+	uint32_t reserved_16_21               : 6;
+	uint32_t pmess                        : 1;  /**< PME Status
+                                                         Indicates if a previously enabled PME event occurred or not. */
+	uint32_t pmedsia                      : 2;  /**< Data Scale (not supported) */
+	uint32_t pmds                         : 4;  /**< Data Select (not supported) */
+	uint32_t pmeens                       : 1;  /**< PME Enable
+                                                         A value of 1 indicates that the device is enabled to
+                                                         generate PME. */
+	uint32_t reserved_4_7                 : 4;
+	uint32_t nsr                          : 1;  /**< No Soft Reset, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t reserved_2_2                 : 1;
+	uint32_t ps                           : 2;  /**< Power State
+                                                         Controls the device power state:
+                                                           o 00b: D0
+                                                           o 01b: D1
+                                                           o 10b: D2
+                                                           o 11b: D3
+                                                         The written value is ignored if the specific state is
+                                                         not supported. */
+#else
+	uint32_t ps                           : 2;
+	uint32_t reserved_2_2                 : 1;
+	uint32_t nsr                          : 1;
+	uint32_t reserved_4_7                 : 4;
+	uint32_t pmeens                       : 1;
+	uint32_t pmds                         : 4;
+	uint32_t pmedsia                      : 2;
+	uint32_t pmess                        : 1;
+	uint32_t reserved_16_21               : 6;
+	uint32_t bd3h                         : 1;
+	uint32_t bpccee                       : 1;
+	uint32_t pmdia                        : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg017_s          cn52xx;
+	struct cvmx_pcieepx_cfg017_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg017_s          cn56xx;
+	struct cvmx_pcieepx_cfg017_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg017_s          cn61xx;
+	struct cvmx_pcieepx_cfg017_s          cn63xx;
+	struct cvmx_pcieepx_cfg017_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg017_s          cn66xx;
+	struct cvmx_pcieepx_cfg017_s          cn68xx;
+	struct cvmx_pcieepx_cfg017_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg017_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg017 cvmx_pcieepx_cfg017_t;
+
+/**
+ * cvmx_pcieep#_cfg020
+ *
+ * PCIE_CFG020 = Twenty-first 32-bits of PCIE type 0 config space
+ * (MSI Capability ID/
+ *  MSI Next Item Pointer/
+ *  MSI Control Register)
+ */
+union cvmx_pcieepx_cfg020 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg020_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t pvm                          : 1;  /**< Per-vector masking capable */
+	uint32_t m64                          : 1;  /**< 64-bit Address Capable, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t mme                          : 3;  /**< Multiple Message Enabled
+                                                         Indicates that multiple Message mode is enabled by system
+                                                         software. The number of Messages enabled must be less than
+                                                         or equal to the Multiple Message Capable value. */
+	uint32_t mmc                          : 3;  /**< Multiple Message Capable, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t msien                        : 1;  /**< MSI Enabled
+                                                         When set, INTx must be disabled. */
+	uint32_t ncp                          : 8;  /**< Next Capability Pointer
+                                                         Points to PCI Express Capabilities by default,
+                                                         writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t msicid                       : 8;  /**< MSI Capability ID */
+#else
+	uint32_t msicid                       : 8;
+	uint32_t ncp                          : 8;
+	uint32_t msien                        : 1;
+	uint32_t mmc                          : 3;
+	uint32_t mme                          : 3;
+	uint32_t m64                          : 1;
+	uint32_t pvm                          : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg020_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_24_31               : 8;
+	uint32_t m64                          : 1;  /**< 64-bit Address Capable, writable through PESC(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t mme                          : 3;  /**< Multiple Message Enabled
+                                                         Indicates that multiple Message mode is enabled by system
+                                                         software. The number of Messages enabled must be less than
+                                                         or equal to the Multiple Message Capable value. */
+	uint32_t mmc                          : 3;  /**< Multiple Message Capable, writable through PESC(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t msien                        : 1;  /**< MSI Enabled
+                                                         When set, INTx must be disabled. */
+	uint32_t ncp                          : 8;  /**< Next Capability Pointer
+                                                         Points to PCI Express Capabilities by default,
+                                                         writable through PESC(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t msicid                       : 8;  /**< MSI Capability ID */
+#else
+	uint32_t msicid                       : 8;
+	uint32_t ncp                          : 8;
+	uint32_t msien                        : 1;
+	uint32_t mmc                          : 3;
+	uint32_t mme                          : 3;
+	uint32_t m64                          : 1;
+	uint32_t reserved_24_31               : 8;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg020_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg020_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg020_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg020_s          cn61xx;
+	struct cvmx_pcieepx_cfg020_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg020_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg020_s          cn66xx;
+	struct cvmx_pcieepx_cfg020_s          cn68xx;
+	struct cvmx_pcieepx_cfg020_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg020_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg020 cvmx_pcieepx_cfg020_t;
+
+/**
+ * cvmx_pcieep#_cfg021
+ *
+ * PCIE_CFG021 = Twenty-second 32-bits of PCIE type 0 config space (MSI Lower 32 Bits Address Register)
+ *
+ */
+union cvmx_pcieepx_cfg021 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg021_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lmsi                         : 30; /**< Lower 32-bit Address */
+	uint32_t reserved_0_1                 : 2;
+#else
+	uint32_t reserved_0_1                 : 2;
+	uint32_t lmsi                         : 30;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg021_s          cn52xx;
+	struct cvmx_pcieepx_cfg021_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg021_s          cn56xx;
+	struct cvmx_pcieepx_cfg021_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg021_s          cn61xx;
+	struct cvmx_pcieepx_cfg021_s          cn63xx;
+	struct cvmx_pcieepx_cfg021_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg021_s          cn66xx;
+	struct cvmx_pcieepx_cfg021_s          cn68xx;
+	struct cvmx_pcieepx_cfg021_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg021_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg021 cvmx_pcieepx_cfg021_t;
+
+/**
+ * cvmx_pcieep#_cfg022
+ *
+ * PCIE_CFG022 = Twenty-third 32-bits of PCIE type 0 config space (MSI Upper 32 bits Address Register)
+ *
+ */
+union cvmx_pcieepx_cfg022 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg022_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t umsi                         : 32; /**< Upper 32-bit Address */
+#else
+	uint32_t umsi                         : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg022_s          cn52xx;
+	struct cvmx_pcieepx_cfg022_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg022_s          cn56xx;
+	struct cvmx_pcieepx_cfg022_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg022_s          cn61xx;
+	struct cvmx_pcieepx_cfg022_s          cn63xx;
+	struct cvmx_pcieepx_cfg022_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg022_s          cn66xx;
+	struct cvmx_pcieepx_cfg022_s          cn68xx;
+	struct cvmx_pcieepx_cfg022_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg022_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg022 cvmx_pcieepx_cfg022_t;
+
+/**
+ * cvmx_pcieep#_cfg023
+ *
+ * PCIE_CFG023 = Twenty-fourth 32-bits of PCIE type 0 config space (MSI Data Register)
+ *
+ */
+union cvmx_pcieepx_cfg023 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg023_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_16_31               : 16;
+	uint32_t msimd                        : 16; /**< MSI Data
+                                                         Pattern assigned by system software, bits [4:0] are Or-ed with
+                                                         MSI_VECTOR to generate 32 MSI Messages per function. */
+#else
+	uint32_t msimd                        : 16;
+	uint32_t reserved_16_31               : 16;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg023_s          cn52xx;
+	struct cvmx_pcieepx_cfg023_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg023_s          cn56xx;
+	struct cvmx_pcieepx_cfg023_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg023_s          cn61xx;
+	struct cvmx_pcieepx_cfg023_s          cn63xx;
+	struct cvmx_pcieepx_cfg023_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg023_s          cn66xx;
+	struct cvmx_pcieepx_cfg023_s          cn68xx;
+	struct cvmx_pcieepx_cfg023_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg023_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg023 cvmx_pcieepx_cfg023_t;
+
+/**
+ * cvmx_pcieep#_cfg028
+ *
+ * PCIE_CFG028 = Twenty-ninth 32-bits of PCIE type 0 config space
+ * (PCI Express Capabilities List Register/
+ *  PCI Express Capabilities Register)
+ */
+union cvmx_pcieepx_cfg028 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg028_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_30_31               : 2;
+	uint32_t imn                          : 5;  /**< Interrupt Message Number
+                                                         Updated by hardware, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t si                           : 1;  /**< Slot Implemented
+                                                         This bit is writable through PEM(0..1)_CFG_WR.
+                                                         However, it must be 0 for
+                                                         an Endpoint device. Therefore, the application must not write a
+                                                         1 to this bit. */
+	uint32_t dpt                          : 4;  /**< Device Port Type */
+	uint32_t pciecv                       : 4;  /**< PCI Express Capability Version */
+	uint32_t ncp                          : 8;  /**< Next Capability Pointer
+                                                         writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t pcieid                       : 8;  /**< PCIE Capability ID */
+#else
+	uint32_t pcieid                       : 8;
+	uint32_t ncp                          : 8;
+	uint32_t pciecv                       : 4;
+	uint32_t dpt                          : 4;
+	uint32_t si                           : 1;
+	uint32_t imn                          : 5;
+	uint32_t reserved_30_31               : 2;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg028_s          cn52xx;
+	struct cvmx_pcieepx_cfg028_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg028_s          cn56xx;
+	struct cvmx_pcieepx_cfg028_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg028_s          cn61xx;
+	struct cvmx_pcieepx_cfg028_s          cn63xx;
+	struct cvmx_pcieepx_cfg028_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg028_s          cn66xx;
+	struct cvmx_pcieepx_cfg028_s          cn68xx;
+	struct cvmx_pcieepx_cfg028_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg028_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg028 cvmx_pcieepx_cfg028_t;
+
+/**
+ * cvmx_pcieep#_cfg029
+ *
+ * PCIE_CFG029 = Thirtieth 32-bits of PCIE type 0 config space (Device Capabilities Register)
+ *
+ */
+union cvmx_pcieepx_cfg029 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg029_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_28_31               : 4;
+	uint32_t cspls                        : 2;  /**< Captured Slot Power Limit Scale
+                                                         From Message from RC, upstream port only. */
+	uint32_t csplv                        : 8;  /**< Captured Slot Power Limit Value
+                                                         From Message from RC, upstream port only. */
+	uint32_t reserved_16_17               : 2;
+	uint32_t rber                         : 1;  /**< Role-Based Error Reporting, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t reserved_12_14               : 3;
+	uint32_t el1al                        : 3;  /**< Endpoint L1 Acceptable Latency, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t el0al                        : 3;  /**< Endpoint L0s Acceptable Latency, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t etfs                         : 1;  /**< Extended Tag Field Supported
+                                                         This bit is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application
+                                                         must not write a 1 to this bit. */
+	uint32_t pfs                          : 2;  /**< Phantom Function Supported
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, Phantom
+                                                         Function is not supported. Therefore, the application must not
+                                                         write any value other than 0x0 to this field. */
+	uint32_t mpss                         : 3;  /**< Max_Payload_Size Supported, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mpss                         : 3;
+	uint32_t pfs                          : 2;
+	uint32_t etfs                         : 1;
+	uint32_t el0al                        : 3;
+	uint32_t el1al                        : 3;
+	uint32_t reserved_12_14               : 3;
+	uint32_t rber                         : 1;
+	uint32_t reserved_16_17               : 2;
+	uint32_t csplv                        : 8;
+	uint32_t cspls                        : 2;
+	uint32_t reserved_28_31               : 4;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg029_s          cn52xx;
+	struct cvmx_pcieepx_cfg029_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg029_s          cn56xx;
+	struct cvmx_pcieepx_cfg029_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg029_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_29_31               : 3;
+	uint32_t flr_cap                      : 1;  /**< Function Level Reset Capable
+                                                         not supported */
+	uint32_t cspls                        : 2;  /**< Captured Slot Power Limit Scale
+                                                         From Message from RC, upstream port only. */
+	uint32_t csplv                        : 8;  /**< Captured Slot Power Limit Value
+                                                         From Message from RC, upstream port only. */
+	uint32_t reserved_16_17               : 2;
+	uint32_t rber                         : 1;  /**< Role-Based Error Reporting, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t reserved_12_14               : 3;
+	uint32_t el1al                        : 3;  /**< Endpoint L1 Acceptable Latency, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t el0al                        : 3;  /**< Endpoint L0s Acceptable Latency, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t etfs                         : 1;  /**< Extended Tag Field Supported
+                                                         This bit is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application
+                                                         must not write a 1 to this bit. */
+	uint32_t pfs                          : 2;  /**< Phantom Function Supported
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, Phantom
+                                                         Function is not supported. Therefore, the application must not
+                                                         write any value other than 0x0 to this field. */
+	uint32_t mpss                         : 3;  /**< Max_Payload_Size Supported, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mpss                         : 3;
+	uint32_t pfs                          : 2;
+	uint32_t etfs                         : 1;
+	uint32_t el0al                        : 3;
+	uint32_t el1al                        : 3;
+	uint32_t reserved_12_14               : 3;
+	uint32_t rber                         : 1;
+	uint32_t reserved_16_17               : 2;
+	uint32_t csplv                        : 8;
+	uint32_t cspls                        : 2;
+	uint32_t flr_cap                      : 1;
+	uint32_t reserved_29_31               : 3;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg029_s          cn63xx;
+	struct cvmx_pcieepx_cfg029_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg029_cn66xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_29_31               : 3;
+	uint32_t flr                          : 1;  /**< Function Level Reset Capability
+                                                         When set, core support of SR-IOV */
+	uint32_t cspls                        : 2;  /**< Captured Slot Power Limit Scale
+                                                         From Message from RC, upstream port only. */
+	uint32_t csplv                        : 8;  /**< Captured Slot Power Limit Value
+                                                         From Message from RC, upstream port only. */
+	uint32_t reserved_16_17               : 2;
+	uint32_t rber                         : 1;  /**< Role-Based Error Reporting, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t reserved_12_14               : 3;
+	uint32_t el1al                        : 3;  /**< Endpoint L1 Acceptable Latency, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t el0al                        : 3;  /**< Endpoint L0s Acceptable Latency, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t etfs                         : 1;  /**< Extended Tag Field Supported
+                                                         This bit is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application
+                                                         must not write a 1 to this bit. */
+	uint32_t pfs                          : 2;  /**< Phantom Function Supported
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, Phantom
+                                                         Function is not supported. Therefore, the application must not
+                                                         write any value other than 0x0 to this field. */
+	uint32_t mpss                         : 3;  /**< Max_Payload_Size Supported, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mpss                         : 3;
+	uint32_t pfs                          : 2;
+	uint32_t etfs                         : 1;
+	uint32_t el0al                        : 3;
+	uint32_t el1al                        : 3;
+	uint32_t reserved_12_14               : 3;
+	uint32_t rber                         : 1;
+	uint32_t reserved_16_17               : 2;
+	uint32_t csplv                        : 8;
+	uint32_t cspls                        : 2;
+	uint32_t flr                          : 1;
+	uint32_t reserved_29_31               : 3;
+#endif
+	} cn66xx;
+	struct cvmx_pcieepx_cfg029_cn66xx     cn68xx;
+	struct cvmx_pcieepx_cfg029_cn66xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg029_cn61xx     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg029 cvmx_pcieepx_cfg029_t;
+
+/**
+ * cvmx_pcieep#_cfg030
+ *
+ * PCIE_CFG030 = Thirty-first 32-bits of PCIE type 0 config space
+ * (Device Control Register/Device Status Register)
+ */
+union cvmx_pcieepx_cfg030 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg030_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_22_31               : 10;
+	uint32_t tp                           : 1;  /**< Transaction Pending
+                                                         Set to 1 when Non-Posted Requests are not yet completed
+                                                         and clear when they are completed. */
+	uint32_t ap_d                         : 1;  /**< Aux Power Detected
+                                                         Set to 1 if Aux power detected. */
+	uint32_t ur_d                         : 1;  /**< Unsupported Request Detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         UR_D occurs when we receive something we don't support.
+                                                         Unsupported requests are Nonfatal errors, so UR_D should
+                                                         cause NFE_D.  Receiving a  vendor defined message should
+                                                         cause an unsupported request. */
+	uint32_t fe_d                         : 1;  /**< Fatal Error Detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         FE_D is set if receive any of the errors in PCIE_CFG066 that
+                                                         has a severity set to Fatal.  Malformed TLP's generally fit
+                                                         into this category. */
+	uint32_t nfe_d                        : 1;  /**< Non-Fatal Error detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         NFE_D is set if we receive any of the errors in PCIE_CFG066
+                                                         that has a severity set to Nonfatal and does NOT meet Advisory
+                                                         Nonfatal criteria , which
+                                                         most poisoned TLP's should be. */
+	uint32_t ce_d                         : 1;  /**< Correctable Error Detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         CE_D is set if we receive any of the errors in PCIE_CFG068
+                                                         for example a Replay Timer Timeout.  Also, it can be set if
+                                                         we get any of the errors in PCIE_CFG066 that has a severity
+                                                         set to Nonfatal and meets the Advisory Nonfatal criteria,
+                                                         which most ECRC errors
+                                                         should be. */
+	uint32_t i_flr                        : 1;  /**< Initiate Function Level Reset
+                                                         (Not Supported) */
+	uint32_t mrrs                         : 3;  /**< Max Read Request Size
+                                                          0 = 128B
+                                                          1 = 256B
+                                                          2 = 512B
+                                                          3 = 1024B
+                                                          4 = 2048B
+                                                          5 = 4096B
+                                                         Note: SLI_S2M_PORT#_CTL[MRRS] and DPI_SLI_PRT#_CFG[MRRS] and
+                                                               also must be set properly.
+                                                               SLI_S2M_PORT#_CTL[MRRS] and DPI_SLI_PRT#_CFG[MRRS] must
+                                                               not exceed the desired max read request size. */
+	uint32_t ns_en                        : 1;  /**< Enable No Snoop */
+	uint32_t ap_en                        : 1;  /**< AUX Power PM Enable */
+	uint32_t pf_en                        : 1;  /**< Phantom Function Enable
+                                                         This bit should never be set - OCTEON requests never use
+                                                         phantom functions. */
+	uint32_t etf_en                       : 1;  /**< Extended Tag Field Enable
+                                                         This bit should never be set - OCTEON requests never use
+                                                         extended tags. */
+	uint32_t mps                          : 3;  /**< Max Payload Size
+                                                          Legal values:
+                                                           0  = 128B
+                                                           1  = 256B
+                                                          Larger sizes not supported by OCTEON.
+                                                         Note: DPI_SLI_PRT#_CFG[MPS] must be set to the same
+                                                               value for proper functionality. */
+	uint32_t ro_en                        : 1;  /**< Enable Relaxed Ordering
+                                                         This bit is not used. */
+	uint32_t ur_en                        : 1;  /**< Unsupported Request Reporting Enable */
+	uint32_t fe_en                        : 1;  /**< Fatal Error Reporting Enable */
+	uint32_t nfe_en                       : 1;  /**< Non-Fatal Error Reporting Enable */
+	uint32_t ce_en                        : 1;  /**< Correctable Error Reporting Enable */
+#else
+	uint32_t ce_en                        : 1;
+	uint32_t nfe_en                       : 1;
+	uint32_t fe_en                        : 1;
+	uint32_t ur_en                        : 1;
+	uint32_t ro_en                        : 1;
+	uint32_t mps                          : 3;
+	uint32_t etf_en                       : 1;
+	uint32_t pf_en                        : 1;
+	uint32_t ap_en                        : 1;
+	uint32_t ns_en                        : 1;
+	uint32_t mrrs                         : 3;
+	uint32_t i_flr                        : 1;
+	uint32_t ce_d                         : 1;
+	uint32_t nfe_d                        : 1;
+	uint32_t fe_d                         : 1;
+	uint32_t ur_d                         : 1;
+	uint32_t ap_d                         : 1;
+	uint32_t tp                           : 1;
+	uint32_t reserved_22_31               : 10;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg030_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_22_31               : 10;
+	uint32_t tp                           : 1;  /**< Transaction Pending
+                                                         Set to 1 when Non-Posted Requests are not yet completed
+                                                         and clear when they are completed. */
+	uint32_t ap_d                         : 1;  /**< Aux Power Detected
+                                                         Set to 1 if Aux power detected. */
+	uint32_t ur_d                         : 1;  /**< Unsupported Request Detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         UR_D occurs when we receive something we don't support.
+                                                         Unsupported requests are Nonfatal errors, so UR_D should
+                                                         cause NFE_D.  Receiving a  vendor defined message should
+                                                         cause an unsupported request. */
+	uint32_t fe_d                         : 1;  /**< Fatal Error Detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         FE_D is set if receive any of the errors in PCIE_CFG066 that
+                                                         has a severity set to Fatal.  Malformed TLP's generally fit
+                                                         into this category. */
+	uint32_t nfe_d                        : 1;  /**< Non-Fatal Error detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         NFE_D is set if we receive any of the errors in PCIE_CFG066
+                                                         that has a severity set to Nonfatal and does NOT meet Advisory
+                                                         Nonfatal criteria (PCIe 1.1 spec, Section 6.2.3.2.4), which
+                                                         most poisoned TLP's should be. */
+	uint32_t ce_d                         : 1;  /**< Correctable Error Detected
+                                                          Errors are logged in this register regardless of whether
+                                                          error reporting is enabled in the Device Control register.
+                                                         CE_D is set if we receive any of the errors in PCIE_CFG068
+                                                         for example a Replay Timer Timeout.  Also, it can be set if
+                                                         we get any of the errors in PCIE_CFG066 that has a severity
+                                                         set to Nonfatal and meets the Advisory Nonfatal criteria
+                                                         (PCIe 1.1 spec, Section 6.2.3.2.4), which most ECRC errors
+                                                         should be. */
+	uint32_t reserved_15_15               : 1;
+	uint32_t mrrs                         : 3;  /**< Max Read Request Size
+                                                          0 = 128B
+                                                          1 = 256B
+                                                          2 = 512B
+                                                          3 = 1024B
+                                                          4 = 2048B
+                                                          5 = 4096B
+                                                         Note: NPEI_CTL_STATUS2[MRRS] also must be set properly.
+                                                         NPEI_CTL_STATUS2[MRRS] must not exceed the
+                                                         desired max read request size. */
+	uint32_t ns_en                        : 1;  /**< Enable No Snoop */
+	uint32_t ap_en                        : 1;  /**< AUX Power PM Enable */
+	uint32_t pf_en                        : 1;  /**< Phantom Function Enable
+                                                         This bit should never be set - OCTEON requests never use
+                                                         phantom functions. */
+	uint32_t etf_en                       : 1;  /**< Extended Tag Field Enable
+                                                         This bit should never be set - OCTEON requests never use
+                                                         extended tags. */
+	uint32_t mps                          : 3;  /**< Max Payload Size
+                                                          Legal values:
+                                                           0  = 128B
+                                                           1  = 256B
+                                                          Larger sizes not supported by OCTEON.
+                                                         Note: NPEI_CTL_STATUS2[MPS] must be set to the same
+                                                               value for proper functionality. */
+	uint32_t ro_en                        : 1;  /**< Enable Relaxed Ordering */
+	uint32_t ur_en                        : 1;  /**< Unsupported Request Reporting Enable */
+	uint32_t fe_en                        : 1;  /**< Fatal Error Reporting Enable */
+	uint32_t nfe_en                       : 1;  /**< Non-Fatal Error Reporting Enable */
+	uint32_t ce_en                        : 1;  /**< Correctable Error Reporting Enable */
+#else
+	uint32_t ce_en                        : 1;
+	uint32_t nfe_en                       : 1;
+	uint32_t fe_en                        : 1;
+	uint32_t ur_en                        : 1;
+	uint32_t ro_en                        : 1;
+	uint32_t mps                          : 3;
+	uint32_t etf_en                       : 1;
+	uint32_t pf_en                        : 1;
+	uint32_t ap_en                        : 1;
+	uint32_t ns_en                        : 1;
+	uint32_t mrrs                         : 3;
+	uint32_t reserved_15_15               : 1;
+	uint32_t ce_d                         : 1;
+	uint32_t nfe_d                        : 1;
+	uint32_t fe_d                         : 1;
+	uint32_t ur_d                         : 1;
+	uint32_t ap_d                         : 1;
+	uint32_t tp                           : 1;
+	uint32_t reserved_22_31               : 10;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg030_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg030_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg030_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg030_s          cn61xx;
+	struct cvmx_pcieepx_cfg030_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg030_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg030_s          cn66xx;
+	struct cvmx_pcieepx_cfg030_s          cn68xx;
+	struct cvmx_pcieepx_cfg030_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg030_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg030 cvmx_pcieepx_cfg030_t;
+
+/**
+ * cvmx_pcieep#_cfg031
+ *
+ * PCIE_CFG031 = Thirty-second 32-bits of PCIE type 0 config space
+ * (Link Capabilities Register)
+ */
+union cvmx_pcieepx_cfg031 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg031_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pnum                         : 8;  /**< Port Number
+                                                         writable through PEM(0..1)_CFG_WR, however the application
+                                                         must not change this field. */
+	uint32_t reserved_23_23               : 1;
+	uint32_t aspm                         : 1;  /**< ASPM Optionality Compliance */
+	uint32_t lbnc                         : 1;  /**< Link Bandwidth Notification Capability
+                                                         Set 0 for Endpoint devices. */
+	uint32_t dllarc                       : 1;  /**< Data Link Layer Active Reporting Capable */
+	uint32_t sderc                        : 1;  /**< Surprise Down Error Reporting Capable
+                                                         Not supported, hardwired to 0x0. */
+	uint32_t cpm                          : 1;  /**< Clock Power Management
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t l1el                         : 3;  /**< L1 Exit Latency
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t l0el                         : 3;  /**< L0s Exit Latency
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t aslpms                       : 2;  /**< Active State Link PM Support
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t mlw                          : 6;  /**< Maximum Link Width
+                                                         The default value is the value you specify during hardware
+                                                         configuration (x1), writable through PEM(0..1)_CFG_WR
+                                                         however wider cofigurations are not supported. */
+	uint32_t mls                          : 4;  /**< Maximum Link Speed
+                                                         The reset value of this field is controlled by a value sent from
+                                                         the lsb of the MIO_QLM#_SPD register.
+                                                         qlm#_spd[1]   RST_VALUE   NOTE
+                                                         1             0001b       2.5 GHz supported
+                                                         0             0010b       5.0 GHz and 2.5 GHz supported
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t mls                          : 4;
+	uint32_t mlw                          : 6;
+	uint32_t aslpms                       : 2;
+	uint32_t l0el                         : 3;
+	uint32_t l1el                         : 3;
+	uint32_t cpm                          : 1;
+	uint32_t sderc                        : 1;
+	uint32_t dllarc                       : 1;
+	uint32_t lbnc                         : 1;
+	uint32_t aspm                         : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t pnum                         : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg031_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pnum                         : 8;  /**< Port Number, writable through PESC(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t reserved_22_23               : 2;
+	uint32_t lbnc                         : 1;  /**< Link Bandwith Notification Capability */
+	uint32_t dllarc                       : 1;  /**< Data Link Layer Active Reporting Capable */
+	uint32_t sderc                        : 1;  /**< Surprise Down Error Reporting Capable
+                                                         Not supported, hardwired to 0x0. */
+	uint32_t cpm                          : 1;  /**< Clock Power Management
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PESC(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t l1el                         : 3;  /**< L1 Exit Latency
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PESC(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t l0el                         : 3;  /**< L0s Exit Latency
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PESC(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t aslpms                       : 2;  /**< Active State Link PM Support
+                                                         The default value is the value you specify during hardware
+                                                         configuration, writable through PESC(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t mlw                          : 6;  /**< Maximum Link Width
+                                                         The default value is the value you specify during hardware
+                                                         configuration (x1, x2, x4, x8, or x16), writable through PESC(0..1)_CFG_WR.
+                                                         This value will be set to 0x4 or 0x2 depending on the max
+                                                         number of lanes (QLM_CFG == 0 set to 0x2 else 0x4). */
+	uint32_t mls                          : 4;  /**< Maximum Link Speed
+                                                         Default value is 0x1 for 2.5 Gbps Link.
+                                                         This field is writable through PESC(0..1)_CFG_WR.
+                                                         However, 0x1 is the
+                                                         only supported value. Therefore, the application must not write
+                                                         any value other than 0x1 to this field. */
+#else
+	uint32_t mls                          : 4;
+	uint32_t mlw                          : 6;
+	uint32_t aslpms                       : 2;
+	uint32_t l0el                         : 3;
+	uint32_t l1el                         : 3;
+	uint32_t cpm                          : 1;
+	uint32_t sderc                        : 1;
+	uint32_t dllarc                       : 1;
+	uint32_t lbnc                         : 1;
+	uint32_t reserved_22_23               : 2;
+	uint32_t pnum                         : 8;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg031_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg031_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg031_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg031_s          cn61xx;
+	struct cvmx_pcieepx_cfg031_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg031_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg031_s          cn66xx;
+	struct cvmx_pcieepx_cfg031_s          cn68xx;
+	struct cvmx_pcieepx_cfg031_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg031_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg031 cvmx_pcieepx_cfg031_t;
+
+/**
+ * cvmx_pcieep#_cfg032
+ *
+ * PCIE_CFG032 = Thirty-third 32-bits of PCIE type 0 config space
+ * (Link Control Register/Link Status Register)
+ */
+union cvmx_pcieepx_cfg032 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg032_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lab                          : 1;  /**< Link Autonomous Bandwidth Status */
+	uint32_t lbm                          : 1;  /**< Link Bandwidth Management Status */
+	uint32_t dlla                         : 1;  /**< Data Link Layer Active
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t scc                          : 1;  /**< Slot Clock Configuration
+                                                         Indicates that the component uses the same physical reference
+                                                         clock that the platform provides on the connector.
+                                                         Writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t lt                           : 1;  /**< Link Training
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t reserved_26_26               : 1;
+	uint32_t nlw                          : 6;  /**< Negotiated Link Width
+                                                         Set automatically by hardware after Link initialization.
+                                                         Value is undefined when link is not up. */
+	uint32_t ls                           : 4;  /**< Link Speed
+                                                         1 == The negotiated Link speed: 2.5 Gbps
+                                                         2 == The negotiated Link speed: 5.0 Gbps
+                                                         4 == The negotiated Link speed: 8.0 Gbps (Not Supported) */
+	uint32_t reserved_12_15               : 4;
+	uint32_t lab_int_enb                  : 1;  /**< Link Autonomous Bandwidth Interrupt Enable
+                                                         This bit is not applicable and is reserved for endpoints */
+	uint32_t lbm_int_enb                  : 1;  /**< Link Bandwidth Management Interrupt Enable
+                                                         This bit is not applicable and is reserved for endpoints */
+	uint32_t hawd                         : 1;  /**< Hardware Autonomous Width Disable
+                                                         (Not Supported) */
+	uint32_t ecpm                         : 1;  /**< Enable Clock Power Management
+                                                         Hardwired to 0 if Clock Power Management is disabled in
+                                                         the Link Capabilities register. */
+	uint32_t es                           : 1;  /**< Extended Synch */
+	uint32_t ccc                          : 1;  /**< Common Clock Configuration */
+	uint32_t rl                           : 1;  /**< Retrain Link
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t ld                           : 1;  /**< Link Disable
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t rcb                          : 1;  /**< Read Completion Boundary (RCB) */
+	uint32_t reserved_2_2                 : 1;
+	uint32_t aslpc                        : 2;  /**< Active State Link PM Control */
+#else
+	uint32_t aslpc                        : 2;
+	uint32_t reserved_2_2                 : 1;
+	uint32_t rcb                          : 1;
+	uint32_t ld                           : 1;
+	uint32_t rl                           : 1;
+	uint32_t ccc                          : 1;
+	uint32_t es                           : 1;
+	uint32_t ecpm                         : 1;
+	uint32_t hawd                         : 1;
+	uint32_t lbm_int_enb                  : 1;
+	uint32_t lab_int_enb                  : 1;
+	uint32_t reserved_12_15               : 4;
+	uint32_t ls                           : 4;
+	uint32_t nlw                          : 6;
+	uint32_t reserved_26_26               : 1;
+	uint32_t lt                           : 1;
+	uint32_t scc                          : 1;
+	uint32_t dlla                         : 1;
+	uint32_t lbm                          : 1;
+	uint32_t lab                          : 1;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg032_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_30_31               : 2;
+	uint32_t dlla                         : 1;  /**< Data Link Layer Active
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t scc                          : 1;  /**< Slot Clock Configuration
+                                                         Indicates that the component uses the same physical reference
+                                                         clock that the platform provides on the connector.
+                                                         Writable through PESC(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t lt                           : 1;  /**< Link Training
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t reserved_26_26               : 1;
+	uint32_t nlw                          : 6;  /**< Negotiated Link Width
+                                                         Set automatically by hardware after Link initialization. */
+	uint32_t ls                           : 4;  /**< Link Speed
+                                                         The negotiated Link speed: 2.5 Gbps */
+	uint32_t reserved_10_15               : 6;
+	uint32_t hawd                         : 1;  /**< Hardware Autonomous Width Disable
+                                                         (Not Supported) */
+	uint32_t ecpm                         : 1;  /**< Enable Clock Power Management
+                                                         Hardwired to 0 if Clock Power Management is disabled in
+                                                         the Link Capabilities register. */
+	uint32_t es                           : 1;  /**< Extended Synch */
+	uint32_t ccc                          : 1;  /**< Common Clock Configuration */
+	uint32_t rl                           : 1;  /**< Retrain Link
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t ld                           : 1;  /**< Link Disable
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t rcb                          : 1;  /**< Read Completion Boundary (RCB) */
+	uint32_t reserved_2_2                 : 1;
+	uint32_t aslpc                        : 2;  /**< Active State Link PM Control */
+#else
+	uint32_t aslpc                        : 2;
+	uint32_t reserved_2_2                 : 1;
+	uint32_t rcb                          : 1;
+	uint32_t ld                           : 1;
+	uint32_t rl                           : 1;
+	uint32_t ccc                          : 1;
+	uint32_t es                           : 1;
+	uint32_t ecpm                         : 1;
+	uint32_t hawd                         : 1;
+	uint32_t reserved_10_15               : 6;
+	uint32_t ls                           : 4;
+	uint32_t nlw                          : 6;
+	uint32_t reserved_26_26               : 1;
+	uint32_t lt                           : 1;
+	uint32_t scc                          : 1;
+	uint32_t dlla                         : 1;
+	uint32_t reserved_30_31               : 2;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg032_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg032_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg032_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg032_s          cn61xx;
+	struct cvmx_pcieepx_cfg032_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg032_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg032_s          cn66xx;
+	struct cvmx_pcieepx_cfg032_s          cn68xx;
+	struct cvmx_pcieepx_cfg032_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_30_31               : 2;
+	uint32_t dlla                         : 1;  /**< Data Link Layer Active
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t scc                          : 1;  /**< Slot Clock Configuration
+                                                         Indicates that the component uses the same physical reference
+                                                         clock that the platform provides on the connector.
+                                                         Writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t lt                           : 1;  /**< Link Training
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t reserved_26_26               : 1;
+	uint32_t nlw                          : 6;  /**< Negotiated Link Width
+                                                         Set automatically by hardware after Link initialization. */
+	uint32_t ls                           : 4;  /**< Link Speed
+                                                         1 == The negotiated Link speed: 2.5 Gbps
+                                                         2 == The negotiated Link speed: 5.0 Gbps
+                                                         4 == The negotiated Link speed: 8.0 Gbps (Not Supported) */
+	uint32_t reserved_12_15               : 4;
+	uint32_t lab_int_enb                  : 1;  /**< Link Autonomous Bandwidth Interrupt Enable
+                                                         This bit is not applicable and is reserved for endpoints */
+	uint32_t lbm_int_enb                  : 1;  /**< Link Bandwidth Management Interrupt Enable
+                                                         This bit is not applicable and is reserved for endpoints */
+	uint32_t hawd                         : 1;  /**< Hardware Autonomous Width Disable
+                                                         (Not Supported) */
+	uint32_t ecpm                         : 1;  /**< Enable Clock Power Management
+                                                         Hardwired to 0 if Clock Power Management is disabled in
+                                                         the Link Capabilities register. */
+	uint32_t es                           : 1;  /**< Extended Synch */
+	uint32_t ccc                          : 1;  /**< Common Clock Configuration */
+	uint32_t rl                           : 1;  /**< Retrain Link
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t ld                           : 1;  /**< Link Disable
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t rcb                          : 1;  /**< Read Completion Boundary (RCB) */
+	uint32_t reserved_2_2                 : 1;
+	uint32_t aslpc                        : 2;  /**< Active State Link PM Control */
+#else
+	uint32_t aslpc                        : 2;
+	uint32_t reserved_2_2                 : 1;
+	uint32_t rcb                          : 1;
+	uint32_t ld                           : 1;
+	uint32_t rl                           : 1;
+	uint32_t ccc                          : 1;
+	uint32_t es                           : 1;
+	uint32_t ecpm                         : 1;
+	uint32_t hawd                         : 1;
+	uint32_t lbm_int_enb                  : 1;
+	uint32_t lab_int_enb                  : 1;
+	uint32_t reserved_12_15               : 4;
+	uint32_t ls                           : 4;
+	uint32_t nlw                          : 6;
+	uint32_t reserved_26_26               : 1;
+	uint32_t lt                           : 1;
+	uint32_t scc                          : 1;
+	uint32_t dlla                         : 1;
+	uint32_t reserved_30_31               : 2;
+#endif
+	} cn68xxp1;
+	struct cvmx_pcieepx_cfg032_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg032 cvmx_pcieepx_cfg032_t;
+
+/**
+ * cvmx_pcieep#_cfg033
+ *
+ * PCIE_CFG033 = Thirty-fourth 32-bits of PCIE type 0 config space
+ * (Slot Capabilities Register)
+ */
+union cvmx_pcieepx_cfg033 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg033_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ps_num                       : 13; /**< Physical Slot Number, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t nccs                         : 1;  /**< No Command Complete Support, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t emip                         : 1;  /**< Electromechanical Interlock Present, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t sp_ls                        : 2;  /**< Slot Power Limit Scale, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t sp_lv                        : 8;  /**< Slot Power Limit Value, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t hp_c                         : 1;  /**< Hot-Plug Capable, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t hp_s                         : 1;  /**< Hot-Plug Surprise, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t pip                          : 1;  /**< Power Indicator Present, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t aip                          : 1;  /**< Attention Indicator Present, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t mrlsp                        : 1;  /**< MRL Sensor Present, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t pcp                          : 1;  /**< Power Controller Present, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+	uint32_t abp                          : 1;  /**< Attention Button Present, writable through PEM(0..1)_CFG_WR
+                                                         However, the application must not change this field. */
+#else
+	uint32_t abp                          : 1;
+	uint32_t pcp                          : 1;
+	uint32_t mrlsp                        : 1;
+	uint32_t aip                          : 1;
+	uint32_t pip                          : 1;
+	uint32_t hp_s                         : 1;
+	uint32_t hp_c                         : 1;
+	uint32_t sp_lv                        : 8;
+	uint32_t sp_ls                        : 2;
+	uint32_t emip                         : 1;
+	uint32_t nccs                         : 1;
+	uint32_t ps_num                       : 13;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg033_s          cn52xx;
+	struct cvmx_pcieepx_cfg033_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg033_s          cn56xx;
+	struct cvmx_pcieepx_cfg033_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg033_s          cn63xx;
+	struct cvmx_pcieepx_cfg033_s          cn63xxp1;
+};
+typedef union cvmx_pcieepx_cfg033 cvmx_pcieepx_cfg033_t;
+
+/**
+ * cvmx_pcieep#_cfg034
+ *
+ * PCIE_CFG034 = Thirty-fifth 32-bits of PCIE type 0 config space
+ * (Slot Control Register/Slot Status Register)
+ */
+union cvmx_pcieepx_cfg034 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg034_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t dlls_c                       : 1;  /**< Data Link Layer State Changed
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t emis                         : 1;  /**< Electromechanical Interlock Status */
+	uint32_t pds                          : 1;  /**< Presence Detect State */
+	uint32_t mrlss                        : 1;  /**< MRL Sensor State */
+	uint32_t ccint_d                      : 1;  /**< Command Completed */
+	uint32_t pd_c                         : 1;  /**< Presence Detect Changed */
+	uint32_t mrls_c                       : 1;  /**< MRL Sensor Changed */
+	uint32_t pf_d                         : 1;  /**< Power Fault Detected */
+	uint32_t abp_d                        : 1;  /**< Attention Button Pressed */
+	uint32_t reserved_13_15               : 3;
+	uint32_t dlls_en                      : 1;  /**< Data Link Layer State Changed Enable
+                                                         Not applicable for an upstream Port or Endpoint device,
+                                                         hardwired to 0. */
+	uint32_t emic                         : 1;  /**< Electromechanical Interlock Control */
+	uint32_t pcc                          : 1;  /**< Power Controller Control */
+	uint32_t pic                          : 2;  /**< Power Indicator Control */
+	uint32_t aic                          : 2;  /**< Attention Indicator Control */
+	uint32_t hpint_en                     : 1;  /**< Hot-Plug Interrupt Enable */
+	uint32_t ccint_en                     : 1;  /**< Command Completed Interrupt Enable */
+	uint32_t pd_en                        : 1;  /**< Presence Detect Changed Enable */
+	uint32_t mrls_en                      : 1;  /**< MRL Sensor Changed Enable */
+	uint32_t pf_en                        : 1;  /**< Power Fault Detected Enable */
+	uint32_t abp_en                       : 1;  /**< Attention Button Pressed Enable */
+#else
+	uint32_t abp_en                       : 1;
+	uint32_t pf_en                        : 1;
+	uint32_t mrls_en                      : 1;
+	uint32_t pd_en                        : 1;
+	uint32_t ccint_en                     : 1;
+	uint32_t hpint_en                     : 1;
+	uint32_t aic                          : 2;
+	uint32_t pic                          : 2;
+	uint32_t pcc                          : 1;
+	uint32_t emic                         : 1;
+	uint32_t dlls_en                      : 1;
+	uint32_t reserved_13_15               : 3;
+	uint32_t abp_d                        : 1;
+	uint32_t pf_d                         : 1;
+	uint32_t mrls_c                       : 1;
+	uint32_t pd_c                         : 1;
+	uint32_t ccint_d                      : 1;
+	uint32_t mrlss                        : 1;
+	uint32_t pds                          : 1;
+	uint32_t emis                         : 1;
+	uint32_t dlls_c                       : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg034_s          cn52xx;
+	struct cvmx_pcieepx_cfg034_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg034_s          cn56xx;
+	struct cvmx_pcieepx_cfg034_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg034_s          cn63xx;
+	struct cvmx_pcieepx_cfg034_s          cn63xxp1;
+};
+typedef union cvmx_pcieepx_cfg034 cvmx_pcieepx_cfg034_t;
+
+/**
+ * cvmx_pcieep#_cfg037
+ *
+ * PCIE_CFG037 = Thirty-eighth 32-bits of PCIE type 0 config space
+ * (Device Capabilities 2 Register)
+ */
+union cvmx_pcieepx_cfg037 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg037_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_20_31               : 12;
+	uint32_t obffs                        : 2;  /**< Optimized Buffer Flush Fill (OBFF) Supported
+                                                         (Not Supported) */
+	uint32_t reserved_12_17               : 6;
+	uint32_t ltrs                         : 1;  /**< Latency Tolerance Reporting (LTR) Mechanism Supported
+                                                         (Not Supported) */
+	uint32_t noroprpr                     : 1;  /**< No RO-enabled PR-PR Passing
+                                                         (This bit applies to RCs) */
+	uint32_t atom128s                     : 1;  /**< 128-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom64s                      : 1;  /**< 64-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom32s                      : 1;  /**< 32-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom_ops                     : 1;  /**< AtomicOp Routing Supported
+                                                         (Not Applicable for EP) */
+	uint32_t ari                          : 1;  /**< Alternate Routing ID Forwarding Supported
+                                                         (Not Supported) */
+	uint32_t ctds                         : 1;  /**< Completion Timeout Disable Supported */
+	uint32_t ctrs                         : 4;  /**< Completion Timeout Ranges Supported */
+#else
+	uint32_t ctrs                         : 4;
+	uint32_t ctds                         : 1;
+	uint32_t ari                          : 1;
+	uint32_t atom_ops                     : 1;
+	uint32_t atom32s                      : 1;
+	uint32_t atom64s                      : 1;
+	uint32_t atom128s                     : 1;
+	uint32_t noroprpr                     : 1;
+	uint32_t ltrs                         : 1;
+	uint32_t reserved_12_17               : 6;
+	uint32_t obffs                        : 2;
+	uint32_t reserved_20_31               : 12;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg037_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_5_31                : 27;
+	uint32_t ctds                         : 1;  /**< Completion Timeout Disable Supported */
+	uint32_t ctrs                         : 4;  /**< Completion Timeout Ranges Supported
+                                                         Value of 0 indicates that Completion Timeout Programming
+                                                         is not supported
+                                                         Completion timeout is 16.7ms. */
+#else
+	uint32_t ctrs                         : 4;
+	uint32_t ctds                         : 1;
+	uint32_t reserved_5_31                : 27;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg037_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg037_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg037_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg037_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_14_31               : 18;
+	uint32_t tph                          : 2;  /**< TPH Completer Supported
+                                                         (Not Supported) */
+	uint32_t reserved_11_11               : 1;
+	uint32_t noroprpr                     : 1;  /**< No RO-enabled PR-PR Passing
+                                                         (This bit applies to RCs) */
+	uint32_t atom128s                     : 1;  /**< 128-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom64s                      : 1;  /**< 64-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom32s                      : 1;  /**< 32-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom_ops                     : 1;  /**< AtomicOp Routing Supported
+                                                         (Not Applicable for EP) */
+	uint32_t ari                          : 1;  /**< Alternate Routing ID Forwarding Supported
+                                                         (Not Supported) */
+	uint32_t ctds                         : 1;  /**< Completion Timeout Disable Supported */
+	uint32_t ctrs                         : 4;  /**< Completion Timeout Ranges Supported */
+#else
+	uint32_t ctrs                         : 4;
+	uint32_t ctds                         : 1;
+	uint32_t ari                          : 1;
+	uint32_t atom_ops                     : 1;
+	uint32_t atom32s                      : 1;
+	uint32_t atom64s                      : 1;
+	uint32_t atom128s                     : 1;
+	uint32_t noroprpr                     : 1;
+	uint32_t reserved_11_11               : 1;
+	uint32_t tph                          : 2;
+	uint32_t reserved_14_31               : 18;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg037_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg037_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg037_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg037_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg037_cn61xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg037_cnf71xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_20_31               : 12;
+	uint32_t obffs                        : 2;  /**< Optimized Buffer Flush Fill (OBFF) Supported
+                                                         (Not Supported) */
+	uint32_t reserved_14_17               : 4;
+	uint32_t tphs                         : 2;  /**< TPH Completer Supported
+                                                         (Not Supported) */
+	uint32_t ltrs                         : 1;  /**< Latency Tolerance Reporting (LTR) Mechanism Supported
+                                                         (Not Supported) */
+	uint32_t noroprpr                     : 1;  /**< No RO-enabled PR-PR Passing
+                                                         (This bit applies to RCs) */
+	uint32_t atom128s                     : 1;  /**< 128-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom64s                      : 1;  /**< 64-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom32s                      : 1;  /**< 32-bit AtomicOp Supported
+                                                         (Not Supported) */
+	uint32_t atom_ops                     : 1;  /**< AtomicOp Routing Supported
+                                                         (Not Applicable for EP) */
+	uint32_t ari                          : 1;  /**< Alternate Routing ID Forwarding Supported
+                                                         (Not Supported) */
+	uint32_t ctds                         : 1;  /**< Completion Timeout Disable Supported */
+	uint32_t ctrs                         : 4;  /**< Completion Timeout Ranges Supported */
+#else
+	uint32_t ctrs                         : 4;
+	uint32_t ctds                         : 1;
+	uint32_t ari                          : 1;
+	uint32_t atom_ops                     : 1;
+	uint32_t atom32s                      : 1;
+	uint32_t atom64s                      : 1;
+	uint32_t atom128s                     : 1;
+	uint32_t noroprpr                     : 1;
+	uint32_t ltrs                         : 1;
+	uint32_t tphs                         : 2;
+	uint32_t reserved_14_17               : 4;
+	uint32_t obffs                        : 2;
+	uint32_t reserved_20_31               : 12;
+#endif
+	} cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg037 cvmx_pcieepx_cfg037_t;
+
+/**
+ * cvmx_pcieep#_cfg038
+ *
+ * PCIE_CFG038 = Thirty-ninth 32-bits of PCIE type 0 config space
+ * (Device Control 2 Register/Device Status 2 Register)
+ */
+union cvmx_pcieepx_cfg038 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg038_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_15_31               : 17;
+	uint32_t obffe                        : 2;  /**< Optimized Buffer Flush Fill (OBFF) Enable
+                                                         (Not Supported) */
+	uint32_t reserved_11_12               : 2;
+	uint32_t ltre                         : 1;  /**< Latency Tolerance Reporting (LTR) Mechanism Enable
+                                                         (Not Supported) */
+	uint32_t id0_cp                       : 1;  /**< ID Based Ordering Completion Enable
+                                                         (Not Supported) */
+	uint32_t id0_rq                       : 1;  /**< ID Based Ordering Request Enable
+                                                         (Not Supported) */
+	uint32_t atom_op_eb                   : 1;  /**< AtomicOp Egress Blocking
+                                                         (Not Supported)m */
+	uint32_t atom_op                      : 1;  /**< AtomicOp Requester Enable
+                                                         (Not Supported) */
+	uint32_t ari                          : 1;  /**< Alternate Routing ID Forwarding Supported
+                                                         (Not Supported) */
+	uint32_t ctd                          : 1;  /**< Completion Timeout Disable */
+	uint32_t ctv                          : 4;  /**< Completion Timeout Value
+                                                         Completion Timeout Programming is not supported
+                                                         Completion timeout is the range of 16 ms to 55 ms. */
+#else
+	uint32_t ctv                          : 4;
+	uint32_t ctd                          : 1;
+	uint32_t ari                          : 1;
+	uint32_t atom_op                      : 1;
+	uint32_t atom_op_eb                   : 1;
+	uint32_t id0_rq                       : 1;
+	uint32_t id0_cp                       : 1;
+	uint32_t ltre                         : 1;
+	uint32_t reserved_11_12               : 2;
+	uint32_t obffe                        : 2;
+	uint32_t reserved_15_31               : 17;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg038_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_5_31                : 27;
+	uint32_t ctd                          : 1;  /**< Completion Timeout Disable */
+	uint32_t ctv                          : 4;  /**< Completion Timeout Value
+                                                         Completion Timeout Programming is not supported
+                                                         Completion timeout is 16.7ms. */
+#else
+	uint32_t ctv                          : 4;
+	uint32_t ctd                          : 1;
+	uint32_t reserved_5_31                : 27;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg038_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg038_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg038_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg038_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_10_31               : 22;
+	uint32_t id0_cp                       : 1;  /**< ID Based Ordering Completion Enable
+                                                         (Not Supported) */
+	uint32_t id0_rq                       : 1;  /**< ID Based Ordering Request Enable
+                                                         (Not Supported) */
+	uint32_t atom_op_eb                   : 1;  /**< AtomicOp Egress Blocking
+                                                         (Not Supported)m */
+	uint32_t atom_op                      : 1;  /**< AtomicOp Requester Enable
+                                                         (Not Supported) */
+	uint32_t ari                          : 1;  /**< Alternate Routing ID Forwarding Supported
+                                                         (Not Supported) */
+	uint32_t ctd                          : 1;  /**< Completion Timeout Disable */
+	uint32_t ctv                          : 4;  /**< Completion Timeout Value
+                                                         Completion Timeout Programming is not supported
+                                                         Completion timeout is the range of 16 ms to 55 ms. */
+#else
+	uint32_t ctv                          : 4;
+	uint32_t ctd                          : 1;
+	uint32_t ari                          : 1;
+	uint32_t atom_op                      : 1;
+	uint32_t atom_op_eb                   : 1;
+	uint32_t id0_rq                       : 1;
+	uint32_t id0_cp                       : 1;
+	uint32_t reserved_10_31               : 22;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg038_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg038_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg038_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg038_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg038_cn61xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg038_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg038 cvmx_pcieepx_cfg038_t;
+
+/**
+ * cvmx_pcieep#_cfg039
+ *
+ * PCIE_CFG039 = Fourtieth 32-bits of PCIE type 0 config space
+ * (Link Capabilities 2 Register)
+ */
+union cvmx_pcieepx_cfg039 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg039_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_9_31                : 23;
+	uint32_t cls                          : 1;  /**< Crosslink Supported */
+	uint32_t slsv                         : 7;  /**< Supported Link Speeds Vector
+                                                         Indicates the supported Link speeds of the associated Port.
+                                                         For each bit, a value of 1b indicates that the cooresponding
+                                                         Link speed is supported; otherwise, the Link speed is not
+                                                         supported.
+                                                         Bit definitions are:
+                                                         Bit 1 2.5 GT/s
+                                                         Bit 2 5.0 GT/s
+                                                         Bit 3 8.0 GT/s (Not Supported)
+                                                         Bits 7:4 reserved
+                                                         The reset value of this field is controlled by a value sent from
+                                                         the lsb of the MIO_QLM#_SPD register
+                                                         qlm#_spd[0]   RST_VALUE   NOTE
+                                                         1             0001b       2.5 GHz supported
+                                                         0             0011b       5.0 GHz and 2.5 GHz supported */
+	uint32_t reserved_0_0                 : 1;
+#else
+	uint32_t reserved_0_0                 : 1;
+	uint32_t slsv                         : 7;
+	uint32_t cls                          : 1;
+	uint32_t reserved_9_31                : 23;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg039_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_0_31                : 32;
+#else
+	uint32_t reserved_0_31                : 32;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg039_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg039_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg039_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg039_s          cn61xx;
+	struct cvmx_pcieepx_cfg039_s          cn63xx;
+	struct cvmx_pcieepx_cfg039_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg039_s          cn66xx;
+	struct cvmx_pcieepx_cfg039_s          cn68xx;
+	struct cvmx_pcieepx_cfg039_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg039_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg039 cvmx_pcieepx_cfg039_t;
+
+/**
+ * cvmx_pcieep#_cfg040
+ *
+ * PCIE_CFG040 = Fourty-first 32-bits of PCIE type 0 config space
+ * (Link Control 2 Register/Link Status 2 Register)
+ */
+union cvmx_pcieepx_cfg040 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg040_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_17_31               : 15;
+	uint32_t cdl                          : 1;  /**< Current De-emphasis Level
+                                                         When the Link is operating at 5 GT/s speed, this bit
+                                                         reflects the level of de-emphasis. Encodings:
+                                                          1b: -3.5 dB
+                                                          0b: -6 dB
+                                                         Note: The value in this bit is undefined when the Link is
+                                                         operating at 2.5 GT/s speed */
+	uint32_t reserved_13_15               : 3;
+	uint32_t cde                          : 1;  /**< Compliance De-emphasis
+                                                         This bit sets the de-emphasis level in Polling. Compliance
+                                                         state if the entry occurred due to the Tx Compliance
+                                                         Receive bit being 1b. Encodings:
+                                                          1b: -3.5 dB
+                                                          0b: -6 dB
+                                                         Note: When the Link is operating at 2.5 GT/s, the setting
+                                                         of this bit has no effect. */
+	uint32_t csos                         : 1;  /**< Compliance SOS
+                                                         When set to 1b, the LTSSM is required to send SKP
+                                                         Ordered Sets periodically in between the (modified)
+                                                         compliance patterns.
+                                                         Note: When the Link is operating at 2.5 GT/s, the setting
+                                                         of this bit has no effect. */
+	uint32_t emc                          : 1;  /**< Enter Modified Compliance
+                                                         When this bit is set to 1b, the device transmits a modified
+                                                         compliance pattern if the LTSSM enters Polling.
+                                                         Compliance state. */
+	uint32_t tm                           : 3;  /**< Transmit Margin
+                                                         This field controls the value of the non-de-emphasized
+                                                         voltage level at the Transmitter signals:
+                                                          - 000: 800-1200 mV for full swing 400-600 mV for half-swing
+                                                          - 001-010: values must be monotonic with a non-zero slope
+                                                          - 011: 200-400 mV for full-swing and 100-200 mV for halfswing
+                                                          - 100-111: reserved
+                                                         This field is reset to 000b on entry to the LTSSM Polling.
+                                                         Compliance substate.
+                                                         When operating in 5.0 GT/s mode with full swing, the
+                                                         de-emphasis ratio must be maintained within +/- 1 dB
+                                                         from the specification-defined operational value
+                                                         either -3.5 or -6 dB). */
+	uint32_t sde                          : 1;  /**< Selectable De-emphasis
+                                                         Not applicable for an upstream Port or Endpoint device.
+                                                         Hardwired to 0. */
+	uint32_t hasd                         : 1;  /**< Hardware Autonomous Speed Disable
+                                                         When asserted, the
+                                                         application must disable hardware from changing the Link
+                                                         speed for device-specific reasons other than attempting to
+                                                         correct unreliable Link operation by reducing Link speed.
+                                                         Initial transition to the highest supported common link
+                                                         speed is not blocked by this signal. */
+	uint32_t ec                           : 1;  /**< Enter Compliance
+                                                         Software is permitted to force a link to enter Compliance
+                                                         mode at the speed indicated in the Target Link Speed
+                                                         field by setting this bit to 1b in both components on a link
+                                                         and then initiating a hot reset on the link. */
+	uint32_t tls                          : 4;  /**< Target Link Speed
+                                                         For Downstream ports, this field sets an upper limit on link
+                                                         operational speed by restricting the values advertised by
+                                                         the upstream component in its training sequences:
+                                                           - 0001: 2.5Gb/s Target Link Speed
+                                                           - 0010: 5Gb/s Target Link Speed
+                                                           - 0100: 8Gb/s Target Link Speed (Not Supported)
+                                                         All other encodings are reserved.
+                                                         If a value is written to this field that does not correspond to
+                                                         a speed included in the Supported Link Speeds field, the
+                                                         result is undefined.
+                                                         For both Upstream and Downstream ports, this field is
+                                                         used to set the target compliance mode speed when
+                                                         software is using the Enter Compliance bit to force a link
+                                                         into compliance mode.
+                                                         The reset value of this field is controlled by a value sent from
+                                                         the lsb of the MIO_QLM#_SPD register.
+                                                         qlm#_spd[0]   RST_VALUE   NOTE
+                                                         1             0001b       2.5 GHz supported
+                                                         0             0010b       5.0 GHz and 2.5 GHz supported */
+#else
+	uint32_t tls                          : 4;
+	uint32_t ec                           : 1;
+	uint32_t hasd                         : 1;
+	uint32_t sde                          : 1;
+	uint32_t tm                           : 3;
+	uint32_t emc                          : 1;
+	uint32_t csos                         : 1;
+	uint32_t cde                          : 1;
+	uint32_t reserved_13_15               : 3;
+	uint32_t cdl                          : 1;
+	uint32_t reserved_17_31               : 15;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg040_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_0_31                : 32;
+#else
+	uint32_t reserved_0_31                : 32;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg040_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg040_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg040_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg040_s          cn61xx;
+	struct cvmx_pcieepx_cfg040_s          cn63xx;
+	struct cvmx_pcieepx_cfg040_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg040_s          cn66xx;
+	struct cvmx_pcieepx_cfg040_s          cn68xx;
+	struct cvmx_pcieepx_cfg040_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg040_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg040 cvmx_pcieepx_cfg040_t;
+
+/**
+ * cvmx_pcieep#_cfg041
+ *
+ * PCIE_CFG041 = Fourty-second 32-bits of PCIE type 0 config space
+ * (Slot Capabilities 2 Register)
+ */
+union cvmx_pcieepx_cfg041 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg041_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_0_31                : 32;
+#else
+	uint32_t reserved_0_31                : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg041_s          cn52xx;
+	struct cvmx_pcieepx_cfg041_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg041_s          cn56xx;
+	struct cvmx_pcieepx_cfg041_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg041_s          cn63xx;
+	struct cvmx_pcieepx_cfg041_s          cn63xxp1;
+};
+typedef union cvmx_pcieepx_cfg041 cvmx_pcieepx_cfg041_t;
+
+/**
+ * cvmx_pcieep#_cfg042
+ *
+ * PCIE_CFG042 = Fourty-third 32-bits of PCIE type 0 config space
+ * (Slot Control 2 Register/Slot Status 2 Register)
+ */
+union cvmx_pcieepx_cfg042 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg042_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_0_31                : 32;
+#else
+	uint32_t reserved_0_31                : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg042_s          cn52xx;
+	struct cvmx_pcieepx_cfg042_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg042_s          cn56xx;
+	struct cvmx_pcieepx_cfg042_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg042_s          cn63xx;
+	struct cvmx_pcieepx_cfg042_s          cn63xxp1;
+};
+typedef union cvmx_pcieepx_cfg042 cvmx_pcieepx_cfg042_t;
+
+/**
+ * cvmx_pcieep#_cfg064
+ *
+ * PCIE_CFG064 = Sixty-fifth 32-bits of PCIE type 0 config space
+ * (PCI Express Extended Capability Header)
+ */
+union cvmx_pcieepx_cfg064 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg064_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t nco                          : 12; /**< Next Capability Offset */
+	uint32_t cv                           : 4;  /**< Capability Version */
+	uint32_t pcieec                       : 16; /**< PCIE Express Extended Capability */
+#else
+	uint32_t pcieec                       : 16;
+	uint32_t cv                           : 4;
+	uint32_t nco                          : 12;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg064_s          cn52xx;
+	struct cvmx_pcieepx_cfg064_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg064_s          cn56xx;
+	struct cvmx_pcieepx_cfg064_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg064_s          cn61xx;
+	struct cvmx_pcieepx_cfg064_s          cn63xx;
+	struct cvmx_pcieepx_cfg064_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg064_s          cn66xx;
+	struct cvmx_pcieepx_cfg064_s          cn68xx;
+	struct cvmx_pcieepx_cfg064_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg064_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg064 cvmx_pcieepx_cfg064_t;
+
+/**
+ * cvmx_pcieep#_cfg065
+ *
+ * PCIE_CFG065 = Sixty-sixth 32-bits of PCIE type 0 config space
+ * (Uncorrectable Error Status Register)
+ */
+union cvmx_pcieepx_cfg065 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg065_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombs                      : 1;  /**< Unsupported AtomicOp Egress Blocked Status */
+	uint32_t reserved_23_23               : 1;
+	uint32_t ucies                        : 1;  /**< Uncorrectable Internal Error Status */
+	uint32_t reserved_21_21               : 1;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Status */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Status */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Status */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Status */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Status */
+	uint32_t cas                          : 1;  /**< Completer Abort Status */
+	uint32_t cts                          : 1;  /**< Completion Timeout Status */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Status */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Status */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdes                         : 1;  /**< Surprise Down Error Status (not supported) */
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Status */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t sdes                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_21               : 1;
+	uint32_t ucies                        : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t uatombs                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg065_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_21_31               : 11;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Status */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Status */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Status */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Status */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Status */
+	uint32_t cas                          : 1;  /**< Completer Abort Status */
+	uint32_t cts                          : 1;  /**< Completion Timeout Status */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Status */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Status */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdes                         : 1;  /**< Surprise Down Error Status (not supported) */
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Status */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t sdes                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_31               : 11;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg065_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg065_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg065_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg065_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombs                      : 1;  /**< Unsupported AtomicOp Egress Blocked Status */
+	uint32_t reserved_21_23               : 3;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Status */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Status */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Status */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Status */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Status */
+	uint32_t cas                          : 1;  /**< Completer Abort Status */
+	uint32_t cts                          : 1;  /**< Completion Timeout Status */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Status */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Status */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdes                         : 1;  /**< Surprise Down Error Status (not supported) */
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Status */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t sdes                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_23               : 3;
+	uint32_t uatombs                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg065_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg065_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg065_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg065_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg065_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg065_cnf71xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombs                      : 1;  /**< Unsupported AtomicOp Egress Blocked Status */
+	uint32_t reserved_23_23               : 1;
+	uint32_t ucies                        : 1;  /**< Uncorrectable Internal Error Status */
+	uint32_t reserved_21_21               : 1;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Status */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Status */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Status */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Status */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Status */
+	uint32_t cas                          : 1;  /**< Completer Abort Status */
+	uint32_t cts                          : 1;  /**< Completion Timeout Status */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Status */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Status */
+	uint32_t reserved_5_11                : 7;
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Status */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t reserved_5_11                : 7;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_21               : 1;
+	uint32_t ucies                        : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t uatombs                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg065 cvmx_pcieepx_cfg065_t;
+
+/**
+ * cvmx_pcieep#_cfg066
+ *
+ * PCIE_CFG066 = Sixty-seventh 32-bits of PCIE type 0 config space
+ * (Uncorrectable Error Mask Register)
+ */
+union cvmx_pcieepx_cfg066 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg066_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombm                      : 1;  /**< Unsupported AtomicOp Egress Blocked Mask */
+	uint32_t reserved_23_23               : 1;
+	uint32_t uciem                        : 1;  /**< Uncorrectable Internal Error Mask */
+	uint32_t reserved_21_21               : 1;
+	uint32_t urem                         : 1;  /**< Unsupported Request Error Mask */
+	uint32_t ecrcem                       : 1;  /**< ECRC Error Mask */
+	uint32_t mtlpm                        : 1;  /**< Malformed TLP Mask */
+	uint32_t rom                          : 1;  /**< Receiver Overflow Mask */
+	uint32_t ucm                          : 1;  /**< Unexpected Completion Mask */
+	uint32_t cam                          : 1;  /**< Completer Abort Mask */
+	uint32_t ctm                          : 1;  /**< Completion Timeout Mask */
+	uint32_t fcpem                        : 1;  /**< Flow Control Protocol Error Mask */
+	uint32_t ptlpm                        : 1;  /**< Poisoned TLP Mask */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdem                         : 1;  /**< Surprise Down Error Mask (not supported) */
+	uint32_t dlpem                        : 1;  /**< Data Link Protocol Error Mask */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpem                        : 1;
+	uint32_t sdem                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlpm                        : 1;
+	uint32_t fcpem                        : 1;
+	uint32_t ctm                          : 1;
+	uint32_t cam                          : 1;
+	uint32_t ucm                          : 1;
+	uint32_t rom                          : 1;
+	uint32_t mtlpm                        : 1;
+	uint32_t ecrcem                       : 1;
+	uint32_t urem                         : 1;
+	uint32_t reserved_21_21               : 1;
+	uint32_t uciem                        : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t uatombm                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg066_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_21_31               : 11;
+	uint32_t urem                         : 1;  /**< Unsupported Request Error Mask */
+	uint32_t ecrcem                       : 1;  /**< ECRC Error Mask */
+	uint32_t mtlpm                        : 1;  /**< Malformed TLP Mask */
+	uint32_t rom                          : 1;  /**< Receiver Overflow Mask */
+	uint32_t ucm                          : 1;  /**< Unexpected Completion Mask */
+	uint32_t cam                          : 1;  /**< Completer Abort Mask */
+	uint32_t ctm                          : 1;  /**< Completion Timeout Mask */
+	uint32_t fcpem                        : 1;  /**< Flow Control Protocol Error Mask */
+	uint32_t ptlpm                        : 1;  /**< Poisoned TLP Mask */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdem                         : 1;  /**< Surprise Down Error Mask (not supported) */
+	uint32_t dlpem                        : 1;  /**< Data Link Protocol Error Mask */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpem                        : 1;
+	uint32_t sdem                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlpm                        : 1;
+	uint32_t fcpem                        : 1;
+	uint32_t ctm                          : 1;
+	uint32_t cam                          : 1;
+	uint32_t ucm                          : 1;
+	uint32_t rom                          : 1;
+	uint32_t mtlpm                        : 1;
+	uint32_t ecrcem                       : 1;
+	uint32_t urem                         : 1;
+	uint32_t reserved_21_31               : 11;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg066_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg066_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg066_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg066_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombm                      : 1;  /**< Unsupported AtomicOp Egress Blocked Mask */
+	uint32_t reserved_21_23               : 3;
+	uint32_t urem                         : 1;  /**< Unsupported Request Error Mask */
+	uint32_t ecrcem                       : 1;  /**< ECRC Error Mask */
+	uint32_t mtlpm                        : 1;  /**< Malformed TLP Mask */
+	uint32_t rom                          : 1;  /**< Receiver Overflow Mask */
+	uint32_t ucm                          : 1;  /**< Unexpected Completion Mask */
+	uint32_t cam                          : 1;  /**< Completer Abort Mask */
+	uint32_t ctm                          : 1;  /**< Completion Timeout Mask */
+	uint32_t fcpem                        : 1;  /**< Flow Control Protocol Error Mask */
+	uint32_t ptlpm                        : 1;  /**< Poisoned TLP Mask */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdem                         : 1;  /**< Surprise Down Error Mask (not supported) */
+	uint32_t dlpem                        : 1;  /**< Data Link Protocol Error Mask */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpem                        : 1;
+	uint32_t sdem                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlpm                        : 1;
+	uint32_t fcpem                        : 1;
+	uint32_t ctm                          : 1;
+	uint32_t cam                          : 1;
+	uint32_t ucm                          : 1;
+	uint32_t rom                          : 1;
+	uint32_t mtlpm                        : 1;
+	uint32_t ecrcem                       : 1;
+	uint32_t urem                         : 1;
+	uint32_t reserved_21_23               : 3;
+	uint32_t uatombm                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg066_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg066_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg066_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg066_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg066_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg066_cnf71xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombm                      : 1;  /**< Unsupported AtomicOp Egress Blocked Mask */
+	uint32_t reserved_23_23               : 1;
+	uint32_t uciem                        : 1;  /**< Uncorrectable Internal Error Mask */
+	uint32_t reserved_21_21               : 1;
+	uint32_t urem                         : 1;  /**< Unsupported Request Error Mask */
+	uint32_t ecrcem                       : 1;  /**< ECRC Error Mask */
+	uint32_t mtlpm                        : 1;  /**< Malformed TLP Mask */
+	uint32_t rom                          : 1;  /**< Receiver Overflow Mask */
+	uint32_t ucm                          : 1;  /**< Unexpected Completion Mask */
+	uint32_t cam                          : 1;  /**< Completer Abort Mask */
+	uint32_t ctm                          : 1;  /**< Completion Timeout Mask */
+	uint32_t fcpem                        : 1;  /**< Flow Control Protocol Error Mask */
+	uint32_t ptlpm                        : 1;  /**< Poisoned TLP Mask */
+	uint32_t reserved_5_11                : 7;
+	uint32_t dlpem                        : 1;  /**< Data Link Protocol Error Mask */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpem                        : 1;
+	uint32_t reserved_5_11                : 7;
+	uint32_t ptlpm                        : 1;
+	uint32_t fcpem                        : 1;
+	uint32_t ctm                          : 1;
+	uint32_t cam                          : 1;
+	uint32_t ucm                          : 1;
+	uint32_t rom                          : 1;
+	uint32_t mtlpm                        : 1;
+	uint32_t ecrcem                       : 1;
+	uint32_t urem                         : 1;
+	uint32_t reserved_21_21               : 1;
+	uint32_t uciem                        : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t uatombm                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg066 cvmx_pcieepx_cfg066_t;
+
+/**
+ * cvmx_pcieep#_cfg067
+ *
+ * PCIE_CFG067 = Sixty-eighth 32-bits of PCIE type 0 config space
+ * (Uncorrectable Error Severity Register)
+ */
+union cvmx_pcieepx_cfg067 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg067_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombs                      : 1;  /**< Unsupported AtomicOp Egress Blocked Severity */
+	uint32_t reserved_23_23               : 1;
+	uint32_t ucies                        : 1;  /**< Uncorrectable Internal Error Severity */
+	uint32_t reserved_21_21               : 1;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Severity */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Severity */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Severity */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Severity */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Severity */
+	uint32_t cas                          : 1;  /**< Completer Abort Severity */
+	uint32_t cts                          : 1;  /**< Completion Timeout Severity */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Severity */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Severity */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdes                         : 1;  /**< Surprise Down Error Severity (not supported) */
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Severity */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t sdes                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_21               : 1;
+	uint32_t ucies                        : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t uatombs                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg067_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_21_31               : 11;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Severity */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Severity */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Severity */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Severity */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Severity */
+	uint32_t cas                          : 1;  /**< Completer Abort Severity */
+	uint32_t cts                          : 1;  /**< Completion Timeout Severity */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Severity */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Severity */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdes                         : 1;  /**< Surprise Down Error Severity (not supported) */
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Severity */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t sdes                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_31               : 11;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg067_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg067_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg067_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg067_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombs                      : 1;  /**< Unsupported AtomicOp Egress Blocked Severity */
+	uint32_t reserved_21_23               : 3;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Severity */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Severity */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Severity */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Severity */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Severity */
+	uint32_t cas                          : 1;  /**< Completer Abort Severity */
+	uint32_t cts                          : 1;  /**< Completion Timeout Severity */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Severity */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Severity */
+	uint32_t reserved_6_11                : 6;
+	uint32_t sdes                         : 1;  /**< Surprise Down Error Severity (not supported) */
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Severity */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t sdes                         : 1;
+	uint32_t reserved_6_11                : 6;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_23               : 3;
+	uint32_t uatombs                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg067_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg067_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg067_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg067_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg067_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg067_cnf71xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_25_31               : 7;
+	uint32_t uatombs                      : 1;  /**< Unsupported AtomicOp Egress Blocked Severity */
+	uint32_t reserved_23_23               : 1;
+	uint32_t ucies                        : 1;  /**< Uncorrectable Internal Error Severity */
+	uint32_t reserved_21_21               : 1;
+	uint32_t ures                         : 1;  /**< Unsupported Request Error Severity */
+	uint32_t ecrces                       : 1;  /**< ECRC Error Severity */
+	uint32_t mtlps                        : 1;  /**< Malformed TLP Severity */
+	uint32_t ros                          : 1;  /**< Receiver Overflow Severity */
+	uint32_t ucs                          : 1;  /**< Unexpected Completion Severity */
+	uint32_t cas                          : 1;  /**< Completer Abort Severity */
+	uint32_t cts                          : 1;  /**< Completion Timeout Severity */
+	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Severity */
+	uint32_t ptlps                        : 1;  /**< Poisoned TLP Severity */
+	uint32_t reserved_5_11                : 7;
+	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Severity */
+	uint32_t reserved_0_3                 : 4;
+#else
+	uint32_t reserved_0_3                 : 4;
+	uint32_t dlpes                        : 1;
+	uint32_t reserved_5_11                : 7;
+	uint32_t ptlps                        : 1;
+	uint32_t fcpes                        : 1;
+	uint32_t cts                          : 1;
+	uint32_t cas                          : 1;
+	uint32_t ucs                          : 1;
+	uint32_t ros                          : 1;
+	uint32_t mtlps                        : 1;
+	uint32_t ecrces                       : 1;
+	uint32_t ures                         : 1;
+	uint32_t reserved_21_21               : 1;
+	uint32_t ucies                        : 1;
+	uint32_t reserved_23_23               : 1;
+	uint32_t uatombs                      : 1;
+	uint32_t reserved_25_31               : 7;
+#endif
+	} cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg067 cvmx_pcieepx_cfg067_t;
+
+/**
+ * cvmx_pcieep#_cfg068
+ *
+ * PCIE_CFG068 = Sixty-ninth 32-bits of PCIE type 0 config space
+ * (Correctable Error Status Register)
+ */
+union cvmx_pcieepx_cfg068 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg068_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_15_31               : 17;
+	uint32_t cies                         : 1;  /**< Corrected Internal Error Status */
+	uint32_t anfes                        : 1;  /**< Advisory Non-Fatal Error Status */
+	uint32_t rtts                         : 1;  /**< Reply Timer Timeout Status */
+	uint32_t reserved_9_11                : 3;
+	uint32_t rnrs                         : 1;  /**< REPLAY_NUM Rollover Status */
+	uint32_t bdllps                       : 1;  /**< Bad DLLP Status */
+	uint32_t btlps                        : 1;  /**< Bad TLP Status */
+	uint32_t reserved_1_5                 : 5;
+	uint32_t res                          : 1;  /**< Receiver Error Status */
+#else
+	uint32_t res                          : 1;
+	uint32_t reserved_1_5                 : 5;
+	uint32_t btlps                        : 1;
+	uint32_t bdllps                       : 1;
+	uint32_t rnrs                         : 1;
+	uint32_t reserved_9_11                : 3;
+	uint32_t rtts                         : 1;
+	uint32_t anfes                        : 1;
+	uint32_t cies                         : 1;
+	uint32_t reserved_15_31               : 17;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg068_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_14_31               : 18;
+	uint32_t anfes                        : 1;  /**< Advisory Non-Fatal Error Status */
+	uint32_t rtts                         : 1;  /**< Reply Timer Timeout Status */
+	uint32_t reserved_9_11                : 3;
+	uint32_t rnrs                         : 1;  /**< REPLAY_NUM Rollover Status */
+	uint32_t bdllps                       : 1;  /**< Bad DLLP Status */
+	uint32_t btlps                        : 1;  /**< Bad TLP Status */
+	uint32_t reserved_1_5                 : 5;
+	uint32_t res                          : 1;  /**< Receiver Error Status */
+#else
+	uint32_t res                          : 1;
+	uint32_t reserved_1_5                 : 5;
+	uint32_t btlps                        : 1;
+	uint32_t bdllps                       : 1;
+	uint32_t rnrs                         : 1;
+	uint32_t reserved_9_11                : 3;
+	uint32_t rtts                         : 1;
+	uint32_t anfes                        : 1;
+	uint32_t reserved_14_31               : 18;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn61xx;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn66xx;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn68xx;
+	struct cvmx_pcieepx_cfg068_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg068_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg068 cvmx_pcieepx_cfg068_t;
+
+/**
+ * cvmx_pcieep#_cfg069
+ *
+ * PCIE_CFG069 = Seventieth 32-bits of PCIE type 0 config space
+ * (Correctable Error Mask Register)
+ */
+union cvmx_pcieepx_cfg069 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg069_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_15_31               : 17;
+	uint32_t ciem                         : 1;  /**< Corrected Internal Error Mask */
+	uint32_t anfem                        : 1;  /**< Advisory Non-Fatal Error Mask */
+	uint32_t rttm                         : 1;  /**< Reply Timer Timeout Mask */
+	uint32_t reserved_9_11                : 3;
+	uint32_t rnrm                         : 1;  /**< REPLAY_NUM Rollover Mask */
+	uint32_t bdllpm                       : 1;  /**< Bad DLLP Mask */
+	uint32_t btlpm                        : 1;  /**< Bad TLP Mask */
+	uint32_t reserved_1_5                 : 5;
+	uint32_t rem                          : 1;  /**< Receiver Error Mask */
+#else
+	uint32_t rem                          : 1;
+	uint32_t reserved_1_5                 : 5;
+	uint32_t btlpm                        : 1;
+	uint32_t bdllpm                       : 1;
+	uint32_t rnrm                         : 1;
+	uint32_t reserved_9_11                : 3;
+	uint32_t rttm                         : 1;
+	uint32_t anfem                        : 1;
+	uint32_t ciem                         : 1;
+	uint32_t reserved_15_31               : 17;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg069_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_14_31               : 18;
+	uint32_t anfem                        : 1;  /**< Advisory Non-Fatal Error Mask */
+	uint32_t rttm                         : 1;  /**< Reply Timer Timeout Mask */
+	uint32_t reserved_9_11                : 3;
+	uint32_t rnrm                         : 1;  /**< REPLAY_NUM Rollover Mask */
+	uint32_t bdllpm                       : 1;  /**< Bad DLLP Mask */
+	uint32_t btlpm                        : 1;  /**< Bad TLP Mask */
+	uint32_t reserved_1_5                 : 5;
+	uint32_t rem                          : 1;  /**< Receiver Error Mask */
+#else
+	uint32_t rem                          : 1;
+	uint32_t reserved_1_5                 : 5;
+	uint32_t btlpm                        : 1;
+	uint32_t bdllpm                       : 1;
+	uint32_t rnrm                         : 1;
+	uint32_t reserved_9_11                : 3;
+	uint32_t rttm                         : 1;
+	uint32_t anfem                        : 1;
+	uint32_t reserved_14_31               : 18;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn61xx;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn66xx;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn68xx;
+	struct cvmx_pcieepx_cfg069_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg069_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg069 cvmx_pcieepx_cfg069_t;
+
+/**
+ * cvmx_pcieep#_cfg070
+ *
+ * PCIE_CFG070 = Seventy-first 32-bits of PCIE type 0 config space
+ * (Advanced Error Capabilities and Control Register)
+ */
+union cvmx_pcieepx_cfg070 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg070_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_9_31                : 23;
+	uint32_t ce                           : 1;  /**< ECRC Check Enable */
+	uint32_t cc                           : 1;  /**< ECRC Check Capable */
+	uint32_t ge                           : 1;  /**< ECRC Generation Enable */
+	uint32_t gc                           : 1;  /**< ECRC Generation Capability */
+	uint32_t fep                          : 5;  /**< First Error Pointer */
+#else
+	uint32_t fep                          : 5;
+	uint32_t gc                           : 1;
+	uint32_t ge                           : 1;
+	uint32_t cc                           : 1;
+	uint32_t ce                           : 1;
+	uint32_t reserved_9_31                : 23;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg070_s          cn52xx;
+	struct cvmx_pcieepx_cfg070_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg070_s          cn56xx;
+	struct cvmx_pcieepx_cfg070_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg070_s          cn61xx;
+	struct cvmx_pcieepx_cfg070_s          cn63xx;
+	struct cvmx_pcieepx_cfg070_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg070_s          cn66xx;
+	struct cvmx_pcieepx_cfg070_s          cn68xx;
+	struct cvmx_pcieepx_cfg070_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg070_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg070 cvmx_pcieepx_cfg070_t;
+
+/**
+ * cvmx_pcieep#_cfg071
+ *
+ * PCIE_CFG071 = Seventy-second 32-bits of PCIE type 0 config space
+ * (Header Log Register 1)
+ */
+union cvmx_pcieepx_cfg071 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg071_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dword1                       : 32; /**< Header Log Register (first DWORD) */
+#else
+	uint32_t dword1                       : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg071_s          cn52xx;
+	struct cvmx_pcieepx_cfg071_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg071_s          cn56xx;
+	struct cvmx_pcieepx_cfg071_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg071_s          cn61xx;
+	struct cvmx_pcieepx_cfg071_s          cn63xx;
+	struct cvmx_pcieepx_cfg071_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg071_s          cn66xx;
+	struct cvmx_pcieepx_cfg071_s          cn68xx;
+	struct cvmx_pcieepx_cfg071_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg071_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg071 cvmx_pcieepx_cfg071_t;
+
+/**
+ * cvmx_pcieep#_cfg072
+ *
+ * PCIE_CFG072 = Seventy-third 32-bits of PCIE type 0 config space
+ * (Header Log Register 2)
+ */
+union cvmx_pcieepx_cfg072 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg072_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dword2                       : 32; /**< Header Log Register (second DWORD) */
+#else
+	uint32_t dword2                       : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg072_s          cn52xx;
+	struct cvmx_pcieepx_cfg072_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg072_s          cn56xx;
+	struct cvmx_pcieepx_cfg072_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg072_s          cn61xx;
+	struct cvmx_pcieepx_cfg072_s          cn63xx;
+	struct cvmx_pcieepx_cfg072_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg072_s          cn66xx;
+	struct cvmx_pcieepx_cfg072_s          cn68xx;
+	struct cvmx_pcieepx_cfg072_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg072_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg072 cvmx_pcieepx_cfg072_t;
+
+/**
+ * cvmx_pcieep#_cfg073
+ *
+ * PCIE_CFG073 = Seventy-fourth 32-bits of PCIE type 0 config space
+ * (Header Log Register 3)
+ */
+union cvmx_pcieepx_cfg073 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg073_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dword3                       : 32; /**< Header Log Register (third DWORD) */
+#else
+	uint32_t dword3                       : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg073_s          cn52xx;
+	struct cvmx_pcieepx_cfg073_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg073_s          cn56xx;
+	struct cvmx_pcieepx_cfg073_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg073_s          cn61xx;
+	struct cvmx_pcieepx_cfg073_s          cn63xx;
+	struct cvmx_pcieepx_cfg073_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg073_s          cn66xx;
+	struct cvmx_pcieepx_cfg073_s          cn68xx;
+	struct cvmx_pcieepx_cfg073_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg073_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg073 cvmx_pcieepx_cfg073_t;
+
+/**
+ * cvmx_pcieep#_cfg074
+ *
+ * PCIE_CFG074 = Seventy-fifth 32-bits of PCIE type 0 config space
+ * (Header Log Register 4)
+ */
+union cvmx_pcieepx_cfg074 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg074_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dword4                       : 32; /**< Header Log Register (fourth DWORD) */
+#else
+	uint32_t dword4                       : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg074_s          cn52xx;
+	struct cvmx_pcieepx_cfg074_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg074_s          cn56xx;
+	struct cvmx_pcieepx_cfg074_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg074_s          cn61xx;
+	struct cvmx_pcieepx_cfg074_s          cn63xx;
+	struct cvmx_pcieepx_cfg074_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg074_s          cn66xx;
+	struct cvmx_pcieepx_cfg074_s          cn68xx;
+	struct cvmx_pcieepx_cfg074_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg074_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg074 cvmx_pcieepx_cfg074_t;
+
+/**
+ * cvmx_pcieep#_cfg448
+ *
+ * PCIE_CFG448 = Four hundred forty-ninth 32-bits of PCIE type 0 config space
+ * (Ack Latency Timer and Replay Timer Register)
+ */
+union cvmx_pcieepx_cfg448 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg448_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t rtl                          : 16; /**< Replay Time Limit
+                                                         The replay timer expires when it reaches this limit. The PCI
+                                                         Express bus initiates a replay upon reception of a Nak or when
+                                                         the replay timer expires.
+                                                         This value will be set correctly by the hardware out of reset
+                                                         or when the negotiated Link-Width or Payload-Size changes. If
+                                                         the user changes this value through a CSR write or by an
+                                                         EEPROM load then they should refer to the PCIe Specification
+                                                         for the correct value. */
+	uint32_t rtltl                        : 16; /**< Round Trip Latency Time Limit
+                                                         The Ack/Nak latency timer expires when it reaches this limit.
+                                                         This value will be set correctly by the hardware out of reset
+                                                         or when the negotiated Link-Width or Payload-Size changes. If
+                                                         the user changes this value through a CSR write or by an
+                                                         EEPROM load then they should refer to the PCIe Specification
+                                                         for the correct value. */
+#else
+	uint32_t rtltl                        : 16;
+	uint32_t rtl                          : 16;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg448_s          cn52xx;
+	struct cvmx_pcieepx_cfg448_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg448_s          cn56xx;
+	struct cvmx_pcieepx_cfg448_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg448_s          cn61xx;
+	struct cvmx_pcieepx_cfg448_s          cn63xx;
+	struct cvmx_pcieepx_cfg448_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg448_s          cn66xx;
+	struct cvmx_pcieepx_cfg448_s          cn68xx;
+	struct cvmx_pcieepx_cfg448_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg448_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg448 cvmx_pcieepx_cfg448_t;
+
+/**
+ * cvmx_pcieep#_cfg449
+ *
+ * PCIE_CFG449 = Four hundred fiftieth 32-bits of PCIE type 0 config space
+ * (Other Message Register)
+ */
+union cvmx_pcieepx_cfg449 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg449_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t omr                          : 32; /**< Other Message Register
+                                                         This register can be used for either of the following purposes:
+                                                         o To send a specific PCI Express Message, the application
+                                                           writes the payload of the Message into this register, then
+                                                           sets bit 0 of the Port Link Control Register to send the
+                                                           Message.
+                                                         o To store a corruption pattern for corrupting the LCRC on all
+                                                           TLPs, the application places a 32-bit corruption pattern into
+                                                           this register and enables this function by setting bit 25 of
+                                                           the Port Link Control Register. When enabled, the transmit
+                                                           LCRC result is XOR'd with this pattern before inserting
+                                                           it into the packet. */
+#else
+	uint32_t omr                          : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg449_s          cn52xx;
+	struct cvmx_pcieepx_cfg449_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg449_s          cn56xx;
+	struct cvmx_pcieepx_cfg449_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg449_s          cn61xx;
+	struct cvmx_pcieepx_cfg449_s          cn63xx;
+	struct cvmx_pcieepx_cfg449_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg449_s          cn66xx;
+	struct cvmx_pcieepx_cfg449_s          cn68xx;
+	struct cvmx_pcieepx_cfg449_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg449_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg449 cvmx_pcieepx_cfg449_t;
+
+/**
+ * cvmx_pcieep#_cfg450
+ *
+ * PCIE_CFG450 = Four hundred fifty-first 32-bits of PCIE type 0 config space
+ * (Port Force Link Register)
+ */
+union cvmx_pcieepx_cfg450 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg450_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lpec                         : 8;  /**< Low Power Entrance Count
+                                                         The Power Management state will wait for this many clock cycles
+                                                         for the associated completion of a CfgWr to PCIE_CFG017 register
+                                                         Power State (PS) field register to go low-power. This register
+                                                         is intended for applications that do not let the PCI Express
+                                                         bus handle a completion for configuration request to the
+                                                         Power Management Control and Status (PCIE_CFG017) register. */
+	uint32_t reserved_22_23               : 2;
+	uint32_t link_state                   : 6;  /**< Link State
+                                                         The Link state that the PCI Express Bus will be forced to
+                                                         when bit 15 (Force Link) is set.
+                                                         State encoding:
+                                                         o DETECT_QUIET              00h
+                                                         o DETECT_ACT                01h
+                                                         o POLL_ACTIVE               02h
+                                                         o POLL_COMPLIANCE           03h
+                                                         o POLL_CONFIG               04h
+                                                         o PRE_DETECT_QUIET          05h
+                                                         o DETECT_WAIT               06h
+                                                         o CFG_LINKWD_START          07h
+                                                         o CFG_LINKWD_ACEPT          08h
+                                                         o CFG_LANENUM_WAIT          09h
+                                                         o CFG_LANENUM_ACEPT         0Ah
+                                                         o CFG_COMPLETE              0Bh
+                                                         o CFG_IDLE                  0Ch
+                                                         o RCVRY_LOCK                0Dh
+                                                         o RCVRY_SPEED               0Eh
+                                                         o RCVRY_RCVRCFG             0Fh
+                                                         o RCVRY_IDLE                10h
+                                                         o L0                        11h
+                                                         o L0S                       12h
+                                                         o L123_SEND_EIDLE           13h
+                                                         o L1_IDLE                   14h
+                                                         o L2_IDLE                   15h
+                                                         o L2_WAKE                   16h
+                                                         o DISABLED_ENTRY            17h
+                                                         o DISABLED_IDLE             18h
+                                                         o DISABLED                  19h
+                                                         o LPBK_ENTRY                1Ah
+                                                         o LPBK_ACTIVE               1Bh
+                                                         o LPBK_EXIT                 1Ch
+                                                         o LPBK_EXIT_TIMEOUT         1Dh
+                                                         o HOT_RESET_ENTRY           1Eh
+                                                         o HOT_RESET                 1Fh */
+	uint32_t force_link                   : 1;  /**< Force Link
+                                                         Forces the Link to the state specified by the Link State field.
+                                                         The Force Link pulse will trigger Link re-negotiation.
+                                                         * As the The Force Link is a pulse, writing a 1 to it does
+                                                           trigger the forced link state event, even thought reading it
+                                                           always returns a 0. */
+	uint32_t reserved_8_14                : 7;
+	uint32_t link_num                     : 8;  /**< Link Number
+                                                         Not used for Endpoint */
+#else
+	uint32_t link_num                     : 8;
+	uint32_t reserved_8_14                : 7;
+	uint32_t force_link                   : 1;
+	uint32_t link_state                   : 6;
+	uint32_t reserved_22_23               : 2;
+	uint32_t lpec                         : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg450_s          cn52xx;
+	struct cvmx_pcieepx_cfg450_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg450_s          cn56xx;
+	struct cvmx_pcieepx_cfg450_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg450_s          cn61xx;
+	struct cvmx_pcieepx_cfg450_s          cn63xx;
+	struct cvmx_pcieepx_cfg450_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg450_s          cn66xx;
+	struct cvmx_pcieepx_cfg450_s          cn68xx;
+	struct cvmx_pcieepx_cfg450_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg450_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg450 cvmx_pcieepx_cfg450_t;
+
+/**
+ * cvmx_pcieep#_cfg451
+ *
+ * PCIE_CFG451 = Four hundred fifty-second 32-bits of PCIE type 0 config space
+ * (Ack Frequency Register)
+ */
+union cvmx_pcieepx_cfg451 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg451_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_31_31               : 1;
+	uint32_t easpml1                      : 1;  /**< Enter ASPM L1 without receive in L0s
+                                                         Allow core to enter ASPM L1 even when link partner did
+                                                         not go to L0s (receive is not in L0s).
+                                                         When not set, core goes to ASPM L1 only after idle period
+                                                         during which both receive and transmit are in L0s. */
+	uint32_t l1el                         : 3;  /**< L1 Entrance Latency
+                                                         Values correspond to:
+                                                         o 000: 1 ms
+                                                         o 001: 2 ms
+                                                         o 010: 4 ms
+                                                         o 011: 8 ms
+                                                         o 100: 16 ms
+                                                         o 101: 32 ms
+                                                         o 110 or 111: 64 ms */
+	uint32_t l0el                         : 3;  /**< L0s Entrance Latency
+                                                         Values correspond to:
+                                                         o 000: 1 ms
+                                                         o 001: 2 ms
+                                                         o 010: 3 ms
+                                                         o 011: 4 ms
+                                                         o 100: 5 ms
+                                                         o 101: 6 ms
+                                                         o 110 or 111: 7 ms */
+	uint32_t n_fts_cc                     : 8;  /**< N_FTS when common clock is used.
+                                                         The number of Fast Training Sequence ordered sets to be
+                                                         transmitted when transitioning from L0s to L0. The maximum
+                                                         number of FTS ordered-sets that a component can request is 255.
+                                                          Note: A value of zero is not supported; a value of
+                                                                zero can cause the LTSSM to go into the recovery state
+                                                                when exiting from L0s. */
+	uint32_t n_fts                        : 8;  /**< N_FTS
+                                                         The number of Fast Training Sequence ordered sets to be
+                                                         transmitted when transitioning from L0s to L0. The maximum
+                                                         number of FTS ordered-sets that a component can request is 255.
+                                                         Note: A value of zero is not supported; a value of
+                                                               zero can cause the LTSSM to go into the recovery state
+                                                               when exiting from L0s. */
+	uint32_t ack_freq                     : 8;  /**< Ack Frequency
+                                                         The number of pending Ack's specified here (up to 255) before
+                                                         sending an Ack. */
+#else
+	uint32_t ack_freq                     : 8;
+	uint32_t n_fts                        : 8;
+	uint32_t n_fts_cc                     : 8;
+	uint32_t l0el                         : 3;
+	uint32_t l1el                         : 3;
+	uint32_t easpml1                      : 1;
+	uint32_t reserved_31_31               : 1;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg451_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_30_31               : 2;
+	uint32_t l1el                         : 3;  /**< L1 Entrance Latency
+                                                         Values correspond to:
+                                                         o 000: 1 ms
+                                                         o 001: 2 ms
+                                                         o 010: 4 ms
+                                                         o 011: 8 ms
+                                                         o 100: 16 ms
+                                                         o 101: 32 ms
+                                                         o 110 or 111: 64 ms */
+	uint32_t l0el                         : 3;  /**< L0s Entrance Latency
+                                                         Values correspond to:
+                                                         o 000: 1 ms
+                                                         o 001: 2 ms
+                                                         o 010: 3 ms
+                                                         o 011: 4 ms
+                                                         o 100: 5 ms
+                                                         o 101: 6 ms
+                                                         o 110 or 111: 7 ms */
+	uint32_t n_fts_cc                     : 8;  /**< N_FTS when common clock is used.
+                                                         The number of Fast Training Sequence ordered sets to be
+                                                         transmitted when transitioning from L0s to L0. The maximum
+                                                         number of FTS ordered-sets that a component can request is 255.
+                                                          Note: A value of zero is not supported; a value of
+                                                                zero can cause the LTSSM to go into the recovery state
+                                                                when exiting from L0s. */
+	uint32_t n_fts                        : 8;  /**< N_FTS
+                                                         The number of Fast Training Sequence ordered sets to be
+                                                         transmitted when transitioning from L0s to L0. The maximum
+                                                         number of FTS ordered-sets that a component can request is 255.
+                                                         Note: A value of zero is not supported; a value of
+                                                               zero can cause the LTSSM to go into the recovery state
+                                                               when exiting from L0s. */
+	uint32_t ack_freq                     : 8;  /**< Ack Frequency
+                                                         The number of pending Ack's specified here (up to 255) before
+                                                         sending an Ack. */
+#else
+	uint32_t ack_freq                     : 8;
+	uint32_t n_fts                        : 8;
+	uint32_t n_fts_cc                     : 8;
+	uint32_t l0el                         : 3;
+	uint32_t l1el                         : 3;
+	uint32_t reserved_30_31               : 2;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg451_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg451_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg451_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg451_s          cn61xx;
+	struct cvmx_pcieepx_cfg451_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg451_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg451_s          cn66xx;
+	struct cvmx_pcieepx_cfg451_s          cn68xx;
+	struct cvmx_pcieepx_cfg451_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg451_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg451 cvmx_pcieepx_cfg451_t;
+
+/**
+ * cvmx_pcieep#_cfg452
+ *
+ * PCIE_CFG452 = Four hundred fifty-third 32-bits of PCIE type 0 config space
+ * (Port Link Control Register)
+ */
+union cvmx_pcieepx_cfg452 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg452_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_26_31               : 6;
+	uint32_t eccrc                        : 1;  /**< Enable Corrupted CRC
+                                                         Causes corrupt LCRC for TLPs when set,
+                                                         using the pattern contained in the Other Message register.
+                                                         This is a test feature, not to be used in normal operation. */
+	uint32_t reserved_22_24               : 3;
+	uint32_t lme                          : 6;  /**< Link Mode Enable
+                                                         o 000001: x1
+                                                         o 000011: x2  (not supported)
+                                                         o 000111: x4  (not supported)
+                                                         o 001111: x8  (not supported)
+                                                         o 011111: x16 (not supported)
+                                                         o 111111: x32 (not supported)
+                                                         This field indicates the MAXIMUM number of lanes supported
+                                                         by the PCIe port.
+                                                         See also MLW.
+                                                         (Note: The value of this field does NOT indicate the number
+                                                          of lanes in use by the PCIe. LME sets the max number of lanes
+                                                          in the PCIe core that COULD be used. As per the PCIe specs,
+                                                          the PCIe core can negotiate a smaller link width) */
+	uint32_t reserved_8_15                : 8;
+	uint32_t flm                          : 1;  /**< Fast Link Mode
+                                                         Sets all internal timers to fast mode for simulation purposes.
+                                                         If during an eeprom load, the first word loaded is 0xffffffff,
+                                                         then the EEPROM load will be terminated and this bit will be set. */
+	uint32_t reserved_6_6                 : 1;
+	uint32_t dllle                        : 1;  /**< DLL Link Enable
+                                                         Enables Link initialization. If DLL Link Enable = 0, the PCI
+                                                         Express bus does not transmit InitFC DLLPs and does not
+                                                         establish a Link. */
+	uint32_t reserved_4_4                 : 1;
+	uint32_t ra                           : 1;  /**< Reset Assert
+                                                         Triggers a recovery and forces the LTSSM to the Hot Reset
+                                                         state (downstream port only). */
+	uint32_t le                           : 1;  /**< Loopback Enable
+                                                         Initiate loopback mode as a master. On a 0->1 transition,
+                                                         the PCIe core sends TS ordered sets with the loopback bit set
+                                                         to cause the link partner to enter into loopback mode as a
+                                                         slave. Normal transmission is not possible when LE=1. To exit
+                                                         loopback mode, take the link through a reset sequence. */
+	uint32_t sd                           : 1;  /**< Scramble Disable
+                                                         Turns off data scrambling. */
+	uint32_t omr                          : 1;  /**< Other Message Request
+                                                         When software writes a `1' to this bit, the PCI Express bus
+                                                         transmits the Message contained in the Other Message register. */
+#else
+	uint32_t omr                          : 1;
+	uint32_t sd                           : 1;
+	uint32_t le                           : 1;
+	uint32_t ra                           : 1;
+	uint32_t reserved_4_4                 : 1;
+	uint32_t dllle                        : 1;
+	uint32_t reserved_6_6                 : 1;
+	uint32_t flm                          : 1;
+	uint32_t reserved_8_15                : 8;
+	uint32_t lme                          : 6;
+	uint32_t reserved_22_24               : 3;
+	uint32_t eccrc                        : 1;
+	uint32_t reserved_26_31               : 6;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg452_s          cn52xx;
+	struct cvmx_pcieepx_cfg452_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg452_s          cn56xx;
+	struct cvmx_pcieepx_cfg452_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg452_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_22_31               : 10;
+	uint32_t lme                          : 6;  /**< Link Mode Enable
+                                                         o 000001: x1
+                                                         o 000011: x2
+                                                         o 000111: x4
+                                                         o 001111: x8  (not supported)
+                                                         o 011111: x16 (not supported)
+                                                         o 111111: x32 (not supported)
+                                                         This field indicates the MAXIMUM number of lanes supported
+                                                         by the PCIe port. The value can be set less than 0x7
+                                                         to limit the number of lanes the PCIe will attempt to use.
+                                                         If the value of 0x7 set by the HW is not desired,
+                                                         this field can be programmed to a smaller value (i.e. EEPROM)
+                                                         See also MLW.
+                                                         (Note: The value of this field does NOT indicate the number
+                                                          of lanes in use by the PCIe. LME sets the max number of lanes
+                                                          in the PCIe core that COULD be used. As per the PCIe specs,
+                                                          the PCIe core can negotiate a smaller link width, so all
+                                                          of x4, x2, and x1 are supported when LME=0x7,
+                                                          for example.) */
+	uint32_t reserved_8_15                : 8;
+	uint32_t flm                          : 1;  /**< Fast Link Mode
+                                                         Sets all internal timers to fast mode for simulation purposes.
+                                                         If during an eeprom load, the first word loaded is 0xffffffff,
+                                                         then the EEPROM load will be terminated and this bit will be set. */
+	uint32_t reserved_6_6                 : 1;
+	uint32_t dllle                        : 1;  /**< DLL Link Enable
+                                                         Enables Link initialization. If DLL Link Enable = 0, the PCI
+                                                         Express bus does not transmit InitFC DLLPs and does not
+                                                         establish a Link. */
+	uint32_t reserved_4_4                 : 1;
+	uint32_t ra                           : 1;  /**< Reset Assert
+                                                         Triggers a recovery and forces the LTSSM to the Hot Reset
+                                                         state (downstream port only). */
+	uint32_t le                           : 1;  /**< Loopback Enable
+                                                         Initiate loopback mode as a master. On a 0->1 transition,
+                                                         the PCIe core sends TS ordered sets with the loopback bit set
+                                                         to cause the link partner to enter into loopback mode as a
+                                                         slave. Normal transmission is not possible when LE=1. To exit
+                                                         loopback mode, take the link through a reset sequence. */
+	uint32_t sd                           : 1;  /**< Scramble Disable
+                                                         Turns off data scrambling. */
+	uint32_t omr                          : 1;  /**< Other Message Request
+                                                         When software writes a `1' to this bit, the PCI Express bus
+                                                         transmits the Message contained in the Other Message register. */
+#else
+	uint32_t omr                          : 1;
+	uint32_t sd                           : 1;
+	uint32_t le                           : 1;
+	uint32_t ra                           : 1;
+	uint32_t reserved_4_4                 : 1;
+	uint32_t dllle                        : 1;
+	uint32_t reserved_6_6                 : 1;
+	uint32_t flm                          : 1;
+	uint32_t reserved_8_15                : 8;
+	uint32_t lme                          : 6;
+	uint32_t reserved_22_31               : 10;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg452_s          cn63xx;
+	struct cvmx_pcieepx_cfg452_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg452_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg452_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg452_cn61xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg452_cn61xx     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg452 cvmx_pcieepx_cfg452_t;
+
+/**
+ * cvmx_pcieep#_cfg453
+ *
+ * PCIE_CFG453 = Four hundred fifty-fourth 32-bits of PCIE type 0 config space
+ * (Lane Skew Register)
+ */
+union cvmx_pcieepx_cfg453 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg453_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dlld                         : 1;  /**< Disable Lane-to-Lane Deskew
+                                                         Disables the internal Lane-to-Lane deskew logic. */
+	uint32_t reserved_26_30               : 5;
+	uint32_t ack_nak                      : 1;  /**< Ack/Nak Disable
+                                                         Prevents the PCI Express bus from sending Ack and Nak DLLPs. */
+	uint32_t fcd                          : 1;  /**< Flow Control Disable
+                                                         Prevents the PCI Express bus from sending FC DLLPs. */
+	uint32_t ilst                         : 24; /**< Insert Lane Skew for Transmit
+                                                         Causes skew between lanes for test purposes. There are three
+                                                         bits per Lane. The value is in units of one symbol time. For
+                                                         example, the value 010b for a Lane forces a skew of two symbol
+                                                         times for that Lane. The maximum skew value for any Lane is 5
+                                                         symbol times. */
+#else
+	uint32_t ilst                         : 24;
+	uint32_t fcd                          : 1;
+	uint32_t ack_nak                      : 1;
+	uint32_t reserved_26_30               : 5;
+	uint32_t dlld                         : 1;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg453_s          cn52xx;
+	struct cvmx_pcieepx_cfg453_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg453_s          cn56xx;
+	struct cvmx_pcieepx_cfg453_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg453_s          cn61xx;
+	struct cvmx_pcieepx_cfg453_s          cn63xx;
+	struct cvmx_pcieepx_cfg453_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg453_s          cn66xx;
+	struct cvmx_pcieepx_cfg453_s          cn68xx;
+	struct cvmx_pcieepx_cfg453_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg453_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg453 cvmx_pcieepx_cfg453_t;
+
+/**
+ * cvmx_pcieep#_cfg454
+ *
+ * PCIE_CFG454 = Four hundred fifty-fifth 32-bits of PCIE type 0 config space
+ * (Symbol Number Register)
+ */
+union cvmx_pcieepx_cfg454 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg454_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t cx_nfunc                     : 3;  /**< Number of Functions (minus 1)
+                                                         Configuration Requests targeted at function numbers above this
+                                                         value will be returned with unsupported request */
+	uint32_t tmfcwt                       : 5;  /**< Timer Modifier for Flow Control Watchdog Timer
+                                                         Increases the timer value for the Flow Control watchdog timer,
+                                                         in increments of 16 clock cycles. */
+	uint32_t tmanlt                       : 5;  /**< Timer Modifier for Ack/Nak Latency Timer
+                                                         Increases the timer value for the Ack/Nak latency timer, in
+                                                         increments of 64 clock cycles. */
+	uint32_t tmrt                         : 5;  /**< Timer Modifier for Replay Timer
+                                                         Increases the timer value for the replay timer, in increments
+                                                         of 64 clock cycles. */
+	uint32_t reserved_11_13               : 3;
+	uint32_t nskps                        : 3;  /**< Number of SKP Symbols */
+	uint32_t reserved_0_7                 : 8;
+#else
+	uint32_t reserved_0_7                 : 8;
+	uint32_t nskps                        : 3;
+	uint32_t reserved_11_13               : 3;
+	uint32_t tmrt                         : 5;
+	uint32_t tmanlt                       : 5;
+	uint32_t tmfcwt                       : 5;
+	uint32_t cx_nfunc                     : 3;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg454_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_29_31               : 3;
+	uint32_t tmfcwt                       : 5;  /**< Timer Modifier for Flow Control Watchdog Timer
+                                                         Increases the timer value for the Flow Control watchdog timer,
+                                                         in increments of 16 clock cycles. */
+	uint32_t tmanlt                       : 5;  /**< Timer Modifier for Ack/Nak Latency Timer
+                                                         Increases the timer value for the Ack/Nak latency timer, in
+                                                         increments of 64 clock cycles. */
+	uint32_t tmrt                         : 5;  /**< Timer Modifier for Replay Timer
+                                                         Increases the timer value for the replay timer, in increments
+                                                         of 64 clock cycles. */
+	uint32_t reserved_11_13               : 3;
+	uint32_t nskps                        : 3;  /**< Number of SKP Symbols */
+	uint32_t reserved_4_7                 : 4;
+	uint32_t ntss                         : 4;  /**< Number of TS Symbols
+                                                         Sets the number of TS identifier symbols that are sent in TS1
+                                                         and TS2 ordered sets. */
+#else
+	uint32_t ntss                         : 4;
+	uint32_t reserved_4_7                 : 4;
+	uint32_t nskps                        : 3;
+	uint32_t reserved_11_13               : 3;
+	uint32_t tmrt                         : 5;
+	uint32_t tmanlt                       : 5;
+	uint32_t tmfcwt                       : 5;
+	uint32_t reserved_29_31               : 3;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg454_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg454_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg454_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg454_cn61xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t cx_nfunc                     : 3;  /**< Number of Functions (minus 1)
+                                                         Configuration Requests targeted at function numbers above this
+                                                         value will be returned with unsupported request */
+	uint32_t tmfcwt                       : 5;  /**< Timer Modifier for Flow Control Watchdog Timer
+                                                         Increases the timer value for the Flow Control watchdog timer,
+                                                         in increments of 16 clock cycles. */
+	uint32_t tmanlt                       : 5;  /**< Timer Modifier for Ack/Nak Latency Timer
+                                                         Increases the timer value for the Ack/Nak latency timer, in
+                                                         increments of 64 clock cycles. */
+	uint32_t tmrt                         : 5;  /**< Timer Modifier for Replay Timer
+                                                         Increases the timer value for the replay timer, in increments
+                                                         of 64 clock cycles. */
+	uint32_t reserved_8_13                : 6;
+	uint32_t mfuncn                       : 8;  /**< Max Number of Functions Supported */
+#else
+	uint32_t mfuncn                       : 8;
+	uint32_t reserved_8_13                : 6;
+	uint32_t tmrt                         : 5;
+	uint32_t tmanlt                       : 5;
+	uint32_t tmfcwt                       : 5;
+	uint32_t cx_nfunc                     : 3;
+#endif
+	} cn61xx;
+	struct cvmx_pcieepx_cfg454_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg454_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg454_cn61xx     cn66xx;
+	struct cvmx_pcieepx_cfg454_cn61xx     cn68xx;
+	struct cvmx_pcieepx_cfg454_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg454_cn61xx     cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg454 cvmx_pcieepx_cfg454_t;
+
+/**
+ * cvmx_pcieep#_cfg455
+ *
+ * PCIE_CFG455 = Four hundred fifty-sixth 32-bits of PCIE type 0 config space
+ * (Symbol Timer Register/Filter Mask Register 1)
+ */
+union cvmx_pcieepx_cfg455 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg455_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t m_cfg0_filt                  : 1;  /**< Mask filtering of received Configuration Requests (RC mode only) */
+	uint32_t m_io_filt                    : 1;  /**< Mask filtering of received I/O Requests (RC mode only) */
+	uint32_t msg_ctrl                     : 1;  /**< Message Control
+                                                         The application must not change this field. */
+	uint32_t m_cpl_ecrc_filt              : 1;  /**< Mask ECRC error filtering for Completions */
+	uint32_t m_ecrc_filt                  : 1;  /**< Mask ECRC error filtering */
+	uint32_t m_cpl_len_err                : 1;  /**< Mask Length mismatch error for received Completions */
+	uint32_t m_cpl_attr_err               : 1;  /**< Mask Attributes mismatch error for received Completions */
+	uint32_t m_cpl_tc_err                 : 1;  /**< Mask Traffic Class mismatch error for received Completions */
+	uint32_t m_cpl_fun_err                : 1;  /**< Mask function mismatch error for received Completions */
+	uint32_t m_cpl_rid_err                : 1;  /**< Mask Requester ID mismatch error for received Completions */
+	uint32_t m_cpl_tag_err                : 1;  /**< Mask Tag error rules for received Completions */
+	uint32_t m_lk_filt                    : 1;  /**< Mask Locked Request filtering */
+	uint32_t m_cfg1_filt                  : 1;  /**< Mask Type 1 Configuration Request filtering */
+	uint32_t m_bar_match                  : 1;  /**< Mask BAR match filtering */
+	uint32_t m_pois_filt                  : 1;  /**< Mask poisoned TLP filtering */
+	uint32_t m_fun                        : 1;  /**< Mask function */
+	uint32_t dfcwt                        : 1;  /**< Disable FC Watchdog Timer */
+	uint32_t reserved_11_14               : 4;
+	uint32_t skpiv                        : 11; /**< SKP Interval Value */
+#else
+	uint32_t skpiv                        : 11;
+	uint32_t reserved_11_14               : 4;
+	uint32_t dfcwt                        : 1;
+	uint32_t m_fun                        : 1;
+	uint32_t m_pois_filt                  : 1;
+	uint32_t m_bar_match                  : 1;
+	uint32_t m_cfg1_filt                  : 1;
+	uint32_t m_lk_filt                    : 1;
+	uint32_t m_cpl_tag_err                : 1;
+	uint32_t m_cpl_rid_err                : 1;
+	uint32_t m_cpl_fun_err                : 1;
+	uint32_t m_cpl_tc_err                 : 1;
+	uint32_t m_cpl_attr_err               : 1;
+	uint32_t m_cpl_len_err                : 1;
+	uint32_t m_ecrc_filt                  : 1;
+	uint32_t m_cpl_ecrc_filt              : 1;
+	uint32_t msg_ctrl                     : 1;
+	uint32_t m_io_filt                    : 1;
+	uint32_t m_cfg0_filt                  : 1;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg455_s          cn52xx;
+	struct cvmx_pcieepx_cfg455_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg455_s          cn56xx;
+	struct cvmx_pcieepx_cfg455_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg455_s          cn61xx;
+	struct cvmx_pcieepx_cfg455_s          cn63xx;
+	struct cvmx_pcieepx_cfg455_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg455_s          cn66xx;
+	struct cvmx_pcieepx_cfg455_s          cn68xx;
+	struct cvmx_pcieepx_cfg455_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg455_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg455 cvmx_pcieepx_cfg455_t;
+
+/**
+ * cvmx_pcieep#_cfg456
+ *
+ * PCIE_CFG456 = Four hundred fifty-seventh 32-bits of PCIE type 0 config space
+ * (Filter Mask Register 2)
+ */
+union cvmx_pcieepx_cfg456 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg456_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_4_31                : 28;
+	uint32_t m_handle_flush               : 1;  /**< Mask Core Filter to handle flush request */
+	uint32_t m_dabort_4ucpl               : 1;  /**< Mask DLLP abort for unexpected CPL */
+	uint32_t m_vend1_drp                  : 1;  /**< Mask Vendor MSG Type 1 dropped silently */
+	uint32_t m_vend0_drp                  : 1;  /**< Mask Vendor MSG Type 0 dropped with UR error reporting. */
+#else
+	uint32_t m_vend0_drp                  : 1;
+	uint32_t m_vend1_drp                  : 1;
+	uint32_t m_dabort_4ucpl               : 1;
+	uint32_t m_handle_flush               : 1;
+	uint32_t reserved_4_31                : 28;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg456_cn52xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_2_31                : 30;
+	uint32_t m_vend1_drp                  : 1;  /**< Mask Vendor MSG Type 1 dropped silently */
+	uint32_t m_vend0_drp                  : 1;  /**< Mask Vendor MSG Type 0 dropped with UR error reporting. */
+#else
+	uint32_t m_vend0_drp                  : 1;
+	uint32_t m_vend1_drp                  : 1;
+	uint32_t reserved_2_31                : 30;
+#endif
+	} cn52xx;
+	struct cvmx_pcieepx_cfg456_cn52xx     cn52xxp1;
+	struct cvmx_pcieepx_cfg456_cn52xx     cn56xx;
+	struct cvmx_pcieepx_cfg456_cn52xx     cn56xxp1;
+	struct cvmx_pcieepx_cfg456_s          cn61xx;
+	struct cvmx_pcieepx_cfg456_cn52xx     cn63xx;
+	struct cvmx_pcieepx_cfg456_cn52xx     cn63xxp1;
+	struct cvmx_pcieepx_cfg456_s          cn66xx;
+	struct cvmx_pcieepx_cfg456_s          cn68xx;
+	struct cvmx_pcieepx_cfg456_cn52xx     cn68xxp1;
+	struct cvmx_pcieepx_cfg456_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg456 cvmx_pcieepx_cfg456_t;
+
+/**
+ * cvmx_pcieep#_cfg458
+ *
+ * PCIE_CFG458 = Four hundred fifty-ninth 32-bits of PCIE type 0 config space
+ * (Debug Register 0)
+ */
+union cvmx_pcieepx_cfg458 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg458_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dbg_info_l32                 : 32; /**< Debug Info Lower 32 Bits */
+#else
+	uint32_t dbg_info_l32                 : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg458_s          cn52xx;
+	struct cvmx_pcieepx_cfg458_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg458_s          cn56xx;
+	struct cvmx_pcieepx_cfg458_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg458_s          cn61xx;
+	struct cvmx_pcieepx_cfg458_s          cn63xx;
+	struct cvmx_pcieepx_cfg458_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg458_s          cn66xx;
+	struct cvmx_pcieepx_cfg458_s          cn68xx;
+	struct cvmx_pcieepx_cfg458_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg458_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg458 cvmx_pcieepx_cfg458_t;
+
+/**
+ * cvmx_pcieep#_cfg459
+ *
+ * PCIE_CFG459 = Four hundred sixtieth 32-bits of PCIE type 0 config space
+ * (Debug Register 1)
+ */
+union cvmx_pcieepx_cfg459 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg459_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dbg_info_u32                 : 32; /**< Debug Info Upper 32 Bits */
+#else
+	uint32_t dbg_info_u32                 : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg459_s          cn52xx;
+	struct cvmx_pcieepx_cfg459_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg459_s          cn56xx;
+	struct cvmx_pcieepx_cfg459_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg459_s          cn61xx;
+	struct cvmx_pcieepx_cfg459_s          cn63xx;
+	struct cvmx_pcieepx_cfg459_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg459_s          cn66xx;
+	struct cvmx_pcieepx_cfg459_s          cn68xx;
+	struct cvmx_pcieepx_cfg459_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg459_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg459 cvmx_pcieepx_cfg459_t;
+
+/**
+ * cvmx_pcieep#_cfg460
+ *
+ * PCIE_CFG460 = Four hundred sixty-first 32-bits of PCIE type 0 config space
+ * (Transmit Posted FC Credit Status)
+ */
+union cvmx_pcieepx_cfg460 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg460_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_20_31               : 12;
+	uint32_t tphfcc                       : 8;  /**< Transmit Posted Header FC Credits
+                                                         The Posted Header credits advertised by the receiver at the
+                                                         other end of the Link, updated with each UpdateFC DLLP. */
+	uint32_t tpdfcc                       : 12; /**< Transmit Posted Data FC Credits
+                                                         The Posted Data credits advertised by the receiver at the other
+                                                         end of the Link, updated with each UpdateFC DLLP. */
+#else
+	uint32_t tpdfcc                       : 12;
+	uint32_t tphfcc                       : 8;
+	uint32_t reserved_20_31               : 12;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg460_s          cn52xx;
+	struct cvmx_pcieepx_cfg460_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg460_s          cn56xx;
+	struct cvmx_pcieepx_cfg460_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg460_s          cn61xx;
+	struct cvmx_pcieepx_cfg460_s          cn63xx;
+	struct cvmx_pcieepx_cfg460_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg460_s          cn66xx;
+	struct cvmx_pcieepx_cfg460_s          cn68xx;
+	struct cvmx_pcieepx_cfg460_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg460_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg460 cvmx_pcieepx_cfg460_t;
+
+/**
+ * cvmx_pcieep#_cfg461
+ *
+ * PCIE_CFG461 = Four hundred sixty-second 32-bits of PCIE type 0 config space
+ * (Transmit Non-Posted FC Credit Status)
+ */
+union cvmx_pcieepx_cfg461 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg461_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_20_31               : 12;
+	uint32_t tchfcc                       : 8;  /**< Transmit Non-Posted Header FC Credits
+                                                         The Non-Posted Header credits advertised by the receiver at the
+                                                         other end of the Link, updated with each UpdateFC DLLP. */
+	uint32_t tcdfcc                       : 12; /**< Transmit Non-Posted Data FC Credits
+                                                         The Non-Posted Data credits advertised by the receiver at the
+                                                         other end of the Link, updated with each UpdateFC DLLP. */
+#else
+	uint32_t tcdfcc                       : 12;
+	uint32_t tchfcc                       : 8;
+	uint32_t reserved_20_31               : 12;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg461_s          cn52xx;
+	struct cvmx_pcieepx_cfg461_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg461_s          cn56xx;
+	struct cvmx_pcieepx_cfg461_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg461_s          cn61xx;
+	struct cvmx_pcieepx_cfg461_s          cn63xx;
+	struct cvmx_pcieepx_cfg461_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg461_s          cn66xx;
+	struct cvmx_pcieepx_cfg461_s          cn68xx;
+	struct cvmx_pcieepx_cfg461_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg461_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg461 cvmx_pcieepx_cfg461_t;
+
+/**
+ * cvmx_pcieep#_cfg462
+ *
+ * PCIE_CFG462 = Four hundred sixty-third 32-bits of PCIE type 0 config space
+ * (Transmit Completion FC Credit Status )
+ */
+union cvmx_pcieepx_cfg462 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg462_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_20_31               : 12;
+	uint32_t tchfcc                       : 8;  /**< Transmit Completion Header FC Credits
+                                                         The Completion Header credits advertised by the receiver at the
+                                                         other end of the Link, updated with each UpdateFC DLLP. */
+	uint32_t tcdfcc                       : 12; /**< Transmit Completion Data FC Credits
+                                                         The Completion Data credits advertised by the receiver at the
+                                                         other end of the Link, updated with each UpdateFC DLLP. */
+#else
+	uint32_t tcdfcc                       : 12;
+	uint32_t tchfcc                       : 8;
+	uint32_t reserved_20_31               : 12;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg462_s          cn52xx;
+	struct cvmx_pcieepx_cfg462_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg462_s          cn56xx;
+	struct cvmx_pcieepx_cfg462_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg462_s          cn61xx;
+	struct cvmx_pcieepx_cfg462_s          cn63xx;
+	struct cvmx_pcieepx_cfg462_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg462_s          cn66xx;
+	struct cvmx_pcieepx_cfg462_s          cn68xx;
+	struct cvmx_pcieepx_cfg462_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg462_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg462 cvmx_pcieepx_cfg462_t;
+
+/**
+ * cvmx_pcieep#_cfg463
+ *
+ * PCIE_CFG463 = Four hundred sixty-fourth 32-bits of PCIE type 0 config space
+ * (Queue Status)
+ */
+union cvmx_pcieepx_cfg463 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg463_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_3_31                : 29;
+	uint32_t rqne                         : 1;  /**< Received Queue Not Empty
+                                                         Indicates there is data in one or more of the receive buffers. */
+	uint32_t trbne                        : 1;  /**< Transmit Retry Buffer Not Empty
+                                                         Indicates that there is data in the transmit retry buffer. */
+	uint32_t rtlpfccnr                    : 1;  /**< Received TLP FC Credits Not Returned
+                                                         Indicates that the PCI Express bus has sent a TLP but has not
+                                                         yet received an UpdateFC DLLP indicating that the credits for
+                                                         that TLP have been restored by the receiver at the other end of
+                                                         the Link. */
+#else
+	uint32_t rtlpfccnr                    : 1;
+	uint32_t trbne                        : 1;
+	uint32_t rqne                         : 1;
+	uint32_t reserved_3_31                : 29;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg463_s          cn52xx;
+	struct cvmx_pcieepx_cfg463_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg463_s          cn56xx;
+	struct cvmx_pcieepx_cfg463_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg463_s          cn61xx;
+	struct cvmx_pcieepx_cfg463_s          cn63xx;
+	struct cvmx_pcieepx_cfg463_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg463_s          cn66xx;
+	struct cvmx_pcieepx_cfg463_s          cn68xx;
+	struct cvmx_pcieepx_cfg463_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg463_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg463 cvmx_pcieepx_cfg463_t;
+
+/**
+ * cvmx_pcieep#_cfg464
+ *
+ * PCIE_CFG464 = Four hundred sixty-fifth 32-bits of PCIE type 0 config space
+ * (VC Transmit Arbitration Register 1)
+ */
+union cvmx_pcieepx_cfg464 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg464_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t wrr_vc3                      : 8;  /**< WRR Weight for VC3 */
+	uint32_t wrr_vc2                      : 8;  /**< WRR Weight for VC2 */
+	uint32_t wrr_vc1                      : 8;  /**< WRR Weight for VC1 */
+	uint32_t wrr_vc0                      : 8;  /**< WRR Weight for VC0 */
+#else
+	uint32_t wrr_vc0                      : 8;
+	uint32_t wrr_vc1                      : 8;
+	uint32_t wrr_vc2                      : 8;
+	uint32_t wrr_vc3                      : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg464_s          cn52xx;
+	struct cvmx_pcieepx_cfg464_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg464_s          cn56xx;
+	struct cvmx_pcieepx_cfg464_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg464_s          cn61xx;
+	struct cvmx_pcieepx_cfg464_s          cn63xx;
+	struct cvmx_pcieepx_cfg464_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg464_s          cn66xx;
+	struct cvmx_pcieepx_cfg464_s          cn68xx;
+	struct cvmx_pcieepx_cfg464_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg464_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg464 cvmx_pcieepx_cfg464_t;
+
+/**
+ * cvmx_pcieep#_cfg465
+ *
+ * PCIE_CFG465 = Four hundred sixty-sixth 32-bits of PCIE type 0 config space
+ * (VC Transmit Arbitration Register 2)
+ */
+union cvmx_pcieepx_cfg465 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg465_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t wrr_vc7                      : 8;  /**< WRR Weight for VC7 */
+	uint32_t wrr_vc6                      : 8;  /**< WRR Weight for VC6 */
+	uint32_t wrr_vc5                      : 8;  /**< WRR Weight for VC5 */
+	uint32_t wrr_vc4                      : 8;  /**< WRR Weight for VC4 */
+#else
+	uint32_t wrr_vc4                      : 8;
+	uint32_t wrr_vc5                      : 8;
+	uint32_t wrr_vc6                      : 8;
+	uint32_t wrr_vc7                      : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg465_s          cn52xx;
+	struct cvmx_pcieepx_cfg465_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg465_s          cn56xx;
+	struct cvmx_pcieepx_cfg465_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg465_s          cn61xx;
+	struct cvmx_pcieepx_cfg465_s          cn63xx;
+	struct cvmx_pcieepx_cfg465_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg465_s          cn66xx;
+	struct cvmx_pcieepx_cfg465_s          cn68xx;
+	struct cvmx_pcieepx_cfg465_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg465_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg465 cvmx_pcieepx_cfg465_t;
+
+/**
+ * cvmx_pcieep#_cfg466
+ *
+ * PCIE_CFG466 = Four hundred sixty-seventh 32-bits of PCIE type 0 config space
+ * (VC0 Posted Receive Queue Control)
+ */
+union cvmx_pcieepx_cfg466 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg466_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t rx_queue_order               : 1;  /**< VC Ordering for Receive Queues
+                                                         Determines the VC ordering rule for the receive queues, used
+                                                         only in the segmented-buffer configuration,
+                                                         writable through PEM(0..1)_CFG_WR:
+                                                         o 1: Strict ordering, higher numbered VCs have higher priority
+                                                         o 0: Round robin
+                                                         However, the application must not change this field. */
+	uint32_t type_ordering                : 1;  /**< TLP Type Ordering for VC0
+                                                         Determines the TLP type ordering rule for VC0 receive queues,
+                                                         used only in the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR:
+                                                         o 1: Ordering of received TLPs follows the rules in
+                                                              PCI Express Base Specification
+                                                         o 0: Strict ordering for received TLPs: Posted, then
+                                                              Completion, then Non-Posted
+                                                         However, the application must not change this field. */
+	uint32_t reserved_24_29               : 6;
+	uint32_t queue_mode                   : 3;  /**< VC0 Posted TLP Queue Mode
+                                                         The operating mode of the Posted receive queue for VC0, used
+                                                         only in the segmented-buffer configuration, writable through
+                                                         PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field.
+                                                         Only one bit can be set at a time:
+                                                         o Bit 23: Bypass
+                                                         o Bit 22: Cut-through
+                                                         o Bit 21: Store-and-forward */
+	uint32_t reserved_20_20               : 1;
+	uint32_t header_credits               : 8;  /**< VC0 Posted Header Credits
+                                                         The number of initial Posted header credits for VC0, used for
+                                                         all receive queue buffer configurations.
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t data_credits                 : 12; /**< VC0 Posted Data Credits
+                                                         The number of initial Posted data credits for VC0, used for all
+                                                         receive queue buffer configurations.
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t data_credits                 : 12;
+	uint32_t header_credits               : 8;
+	uint32_t reserved_20_20               : 1;
+	uint32_t queue_mode                   : 3;
+	uint32_t reserved_24_29               : 6;
+	uint32_t type_ordering                : 1;
+	uint32_t rx_queue_order               : 1;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg466_s          cn52xx;
+	struct cvmx_pcieepx_cfg466_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg466_s          cn56xx;
+	struct cvmx_pcieepx_cfg466_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg466_s          cn61xx;
+	struct cvmx_pcieepx_cfg466_s          cn63xx;
+	struct cvmx_pcieepx_cfg466_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg466_s          cn66xx;
+	struct cvmx_pcieepx_cfg466_s          cn68xx;
+	struct cvmx_pcieepx_cfg466_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg466_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg466 cvmx_pcieepx_cfg466_t;
+
+/**
+ * cvmx_pcieep#_cfg467
+ *
+ * PCIE_CFG467 = Four hundred sixty-eighth 32-bits of PCIE type 0 config space
+ * (VC0 Non-Posted Receive Queue Control)
+ */
+union cvmx_pcieepx_cfg467 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg467_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_24_31               : 8;
+	uint32_t queue_mode                   : 3;  /**< VC0 Non-Posted TLP Queue Mode
+                                                         The operating mode of the Non-Posted receive queue for VC0,
+                                                         used only in the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         Only one bit can be set at a time:
+                                                         o Bit 23: Bypass
+                                                         o Bit 22: Cut-through
+                                                         o Bit 21: Store-and-forward
+                                                         However, the application must not change this field. */
+	uint32_t reserved_20_20               : 1;
+	uint32_t header_credits               : 8;  /**< VC0 Non-Posted Header Credits
+                                                         The number of initial Non-Posted header credits for VC0, used
+                                                         for all receive queue buffer configurations.
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t data_credits                 : 12; /**< VC0 Non-Posted Data Credits
+                                                         The number of initial Non-Posted data credits for VC0, used for
+                                                         all receive queue buffer configurations.
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t data_credits                 : 12;
+	uint32_t header_credits               : 8;
+	uint32_t reserved_20_20               : 1;
+	uint32_t queue_mode                   : 3;
+	uint32_t reserved_24_31               : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg467_s          cn52xx;
+	struct cvmx_pcieepx_cfg467_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg467_s          cn56xx;
+	struct cvmx_pcieepx_cfg467_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg467_s          cn61xx;
+	struct cvmx_pcieepx_cfg467_s          cn63xx;
+	struct cvmx_pcieepx_cfg467_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg467_s          cn66xx;
+	struct cvmx_pcieepx_cfg467_s          cn68xx;
+	struct cvmx_pcieepx_cfg467_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg467_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg467 cvmx_pcieepx_cfg467_t;
+
+/**
+ * cvmx_pcieep#_cfg468
+ *
+ * PCIE_CFG468 = Four hundred sixty-ninth 32-bits of PCIE type 0 config space
+ * (VC0 Completion Receive Queue Control)
+ */
+union cvmx_pcieepx_cfg468 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg468_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_24_31               : 8;
+	uint32_t queue_mode                   : 3;  /**< VC0 Completion TLP Queue Mode
+                                                         The operating mode of the Completion receive queue for VC0,
+                                                         used only in the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         Only one bit can be set at a time:
+                                                         o Bit 23: Bypass
+                                                         o Bit 22: Cut-through
+                                                         o Bit 21: Store-and-forward
+                                                         However, the application must not change this field. */
+	uint32_t reserved_20_20               : 1;
+	uint32_t header_credits               : 8;  /**< VC0 Completion Header Credits
+                                                         The number of initial Completion header credits for VC0, used
+                                                         for all receive queue buffer configurations.
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t data_credits                 : 12; /**< VC0 Completion Data Credits
+                                                         The number of initial Completion data credits for VC0, used for
+                                                         all receive queue buffer configurations.
+                                                         This field is writable through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t data_credits                 : 12;
+	uint32_t header_credits               : 8;
+	uint32_t reserved_20_20               : 1;
+	uint32_t queue_mode                   : 3;
+	uint32_t reserved_24_31               : 8;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg468_s          cn52xx;
+	struct cvmx_pcieepx_cfg468_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg468_s          cn56xx;
+	struct cvmx_pcieepx_cfg468_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg468_s          cn61xx;
+	struct cvmx_pcieepx_cfg468_s          cn63xx;
+	struct cvmx_pcieepx_cfg468_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg468_s          cn66xx;
+	struct cvmx_pcieepx_cfg468_s          cn68xx;
+	struct cvmx_pcieepx_cfg468_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg468_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg468 cvmx_pcieepx_cfg468_t;
+
+/**
+ * cvmx_pcieep#_cfg490
+ *
+ * PCIE_CFG490 = Four hundred ninety-first 32-bits of PCIE type 0 config space
+ * (VC0 Posted Buffer Depth)
+ */
+union cvmx_pcieepx_cfg490 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg490_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_26_31               : 6;
+	uint32_t header_depth                 : 10; /**< VC0 Posted Header Queue Depth
+                                                         Sets the number of entries in the Posted header queue for VC0
+                                                         when using the segmented-buffer configuration, writable through
+                                                         PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t reserved_14_15               : 2;
+	uint32_t data_depth                   : 14; /**< VC0 Posted Data Queue Depth
+                                                         Sets the number of entries in the Posted data queue for VC0
+                                                         when using the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t data_depth                   : 14;
+	uint32_t reserved_14_15               : 2;
+	uint32_t header_depth                 : 10;
+	uint32_t reserved_26_31               : 6;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg490_s          cn52xx;
+	struct cvmx_pcieepx_cfg490_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg490_s          cn56xx;
+	struct cvmx_pcieepx_cfg490_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg490_s          cn61xx;
+	struct cvmx_pcieepx_cfg490_s          cn63xx;
+	struct cvmx_pcieepx_cfg490_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg490_s          cn66xx;
+	struct cvmx_pcieepx_cfg490_s          cn68xx;
+	struct cvmx_pcieepx_cfg490_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg490_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg490 cvmx_pcieepx_cfg490_t;
+
+/**
+ * cvmx_pcieep#_cfg491
+ *
+ * PCIE_CFG491 = Four hundred ninety-second 32-bits of PCIE type 0 config space
+ * (VC0 Non-Posted Buffer Depth)
+ */
+union cvmx_pcieepx_cfg491 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg491_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_26_31               : 6;
+	uint32_t header_depth                 : 10; /**< VC0 Non-Posted Header Queue Depth
+                                                         Sets the number of entries in the Non-Posted header queue for
+                                                         VC0 when using the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t reserved_14_15               : 2;
+	uint32_t data_depth                   : 14; /**< VC0 Non-Posted Data Queue Depth
+                                                         Sets the number of entries in the Non-Posted data queue for VC0
+                                                         when using the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t data_depth                   : 14;
+	uint32_t reserved_14_15               : 2;
+	uint32_t header_depth                 : 10;
+	uint32_t reserved_26_31               : 6;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg491_s          cn52xx;
+	struct cvmx_pcieepx_cfg491_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg491_s          cn56xx;
+	struct cvmx_pcieepx_cfg491_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg491_s          cn61xx;
+	struct cvmx_pcieepx_cfg491_s          cn63xx;
+	struct cvmx_pcieepx_cfg491_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg491_s          cn66xx;
+	struct cvmx_pcieepx_cfg491_s          cn68xx;
+	struct cvmx_pcieepx_cfg491_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg491_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg491 cvmx_pcieepx_cfg491_t;
+
+/**
+ * cvmx_pcieep#_cfg492
+ *
+ * PCIE_CFG492 = Four hundred ninety-third 32-bits of PCIE type 0 config space
+ * (VC0 Completion Buffer Depth)
+ */
+union cvmx_pcieepx_cfg492 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg492_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_26_31               : 6;
+	uint32_t header_depth                 : 10; /**< VC0 Completion Header Queue Depth
+                                                         Sets the number of entries in the Completion header queue for
+                                                         VC0 when using the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+	uint32_t reserved_14_15               : 2;
+	uint32_t data_depth                   : 14; /**< VC0 Completion Data Queue Depth
+                                                         Sets the number of entries in the Completion data queue for VC0
+                                                         when using the segmented-buffer configuration, writable
+                                                         through PEM(0..1)_CFG_WR.
+                                                         However, the application must not change this field. */
+#else
+	uint32_t data_depth                   : 14;
+	uint32_t reserved_14_15               : 2;
+	uint32_t header_depth                 : 10;
+	uint32_t reserved_26_31               : 6;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg492_s          cn52xx;
+	struct cvmx_pcieepx_cfg492_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg492_s          cn56xx;
+	struct cvmx_pcieepx_cfg492_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg492_s          cn61xx;
+	struct cvmx_pcieepx_cfg492_s          cn63xx;
+	struct cvmx_pcieepx_cfg492_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg492_s          cn66xx;
+	struct cvmx_pcieepx_cfg492_s          cn68xx;
+	struct cvmx_pcieepx_cfg492_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg492_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg492 cvmx_pcieepx_cfg492_t;
+
+/**
+ * cvmx_pcieep#_cfg515
+ *
+ * PCIE_CFG515 = Five hundred sixteenth 32-bits of PCIE type 0 config space
+ * (Port Logic Register (Gen2))
+ */
+union cvmx_pcieepx_cfg515 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg515_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_21_31               : 11;
+	uint32_t s_d_e                        : 1;  /**< SEL_DE_EMPHASIS
+                                                         Used to set the de-emphasis level for upstream ports. */
+	uint32_t ctcrb                        : 1;  /**< Config Tx Compliance Receive Bit
+                                                         When set to 1, signals LTSSM to transmit TS ordered sets
+                                                         with the compliance receive bit assert (equal to 1). */
+	uint32_t cpyts                        : 1;  /**< Config PHY Tx Swing
+                                                         Indicates the voltage level the PHY should drive. When set to
+                                                         1, indicates Full Swing. When set to 0, indicates Low Swing */
+	uint32_t dsc                          : 1;  /**< Directed Speed Change
+                                                         o a write of '1' will initiate a speed change
+                                                         o always reads a zero */
+	uint32_t le                           : 9;  /**< Lane Enable
+                                                         Indicates the number of lanes to check for exit from electrical
+                                                         idle in Polling.Active and Polling.Compliance. 1 = x1, 2 = x2,
+                                                         etc. Used to limit the maximum link width to ignore broken
+                                                         lanes that detect a receiver, but will not exit electrical
+                                                         idle and
+                                                         would otherwise prevent a valid link from being configured. */
+	uint32_t n_fts                        : 8;  /**< N_FTS
+                                                         Sets the Number of Fast Training Sequences (N_FTS) that
+                                                         the core advertises as its N_FTS during GEN2 Link training.
+                                                         This value is used to inform the Link partner about the PHYs
+                                                         ability to recover synchronization after a low power state.
+                                                         Note: Do not set N_FTS to zero; doing so can cause the
+                                                               LTSSM to go into the recovery state when exiting from
+                                                               L0s. */
+#else
+	uint32_t n_fts                        : 8;
+	uint32_t le                           : 9;
+	uint32_t dsc                          : 1;
+	uint32_t cpyts                        : 1;
+	uint32_t ctcrb                        : 1;
+	uint32_t s_d_e                        : 1;
+	uint32_t reserved_21_31               : 11;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg515_s          cn61xx;
+	struct cvmx_pcieepx_cfg515_s          cn63xx;
+	struct cvmx_pcieepx_cfg515_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg515_s          cn66xx;
+	struct cvmx_pcieepx_cfg515_s          cn68xx;
+	struct cvmx_pcieepx_cfg515_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg515_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg515 cvmx_pcieepx_cfg515_t;
+
+/**
+ * cvmx_pcieep#_cfg516
+ *
+ * PCIE_CFG516 = Five hundred seventeenth 32-bits of PCIE type 0 config space
+ * (PHY Status Register)
+ */
+union cvmx_pcieepx_cfg516 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg516_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t phy_stat                     : 32; /**< PHY Status */
+#else
+	uint32_t phy_stat                     : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg516_s          cn52xx;
+	struct cvmx_pcieepx_cfg516_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg516_s          cn56xx;
+	struct cvmx_pcieepx_cfg516_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg516_s          cn61xx;
+	struct cvmx_pcieepx_cfg516_s          cn63xx;
+	struct cvmx_pcieepx_cfg516_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg516_s          cn66xx;
+	struct cvmx_pcieepx_cfg516_s          cn68xx;
+	struct cvmx_pcieepx_cfg516_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg516_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg516 cvmx_pcieepx_cfg516_t;
+
+/**
+ * cvmx_pcieep#_cfg517
+ *
+ * PCIE_CFG517 = Five hundred eighteenth 32-bits of PCIE type 0 config space
+ * (PHY Control Register)
+ */
+union cvmx_pcieepx_cfg517 {
+	uint32_t u32;
+	struct cvmx_pcieepx_cfg517_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t phy_ctrl                     : 32; /**< PHY Control */
+#else
+	uint32_t phy_ctrl                     : 32;
+#endif
+	} s;
+	struct cvmx_pcieepx_cfg517_s          cn52xx;
+	struct cvmx_pcieepx_cfg517_s          cn52xxp1;
+	struct cvmx_pcieepx_cfg517_s          cn56xx;
+	struct cvmx_pcieepx_cfg517_s          cn56xxp1;
+	struct cvmx_pcieepx_cfg517_s          cn61xx;
+	struct cvmx_pcieepx_cfg517_s          cn63xx;
+	struct cvmx_pcieepx_cfg517_s          cn63xxp1;
+	struct cvmx_pcieepx_cfg517_s          cn66xx;
+	struct cvmx_pcieepx_cfg517_s          cn68xx;
+	struct cvmx_pcieepx_cfg517_s          cn68xxp1;
+	struct cvmx_pcieepx_cfg517_s          cnf71xx;
+};
+typedef union cvmx_pcieepx_cfg517 cvmx_pcieepx_cfg517_t;
+
+#endif
diff --git a/arch/mips/pci/pcie-octeon.c b/arch/mips/pci/pcie-octeon.c
index 3de583e..a78e7fc 100644
--- a/arch/mips/pci/pcie-octeon.c
+++ b/arch/mips/pci/pcie-octeon.c
@@ -24,12 +24,7 @@
 #include <asm/octeon/cvmx-sriox-defs.h>
 #include <asm/octeon/cvmx-helper-errata.h>
 #include <asm/octeon/pci-octeon.h>
-
-#define MRRS_CN5XXX 0 /* 128 byte Max Read Request Size */
-#define MPS_CN5XXX  0 /* 128 byte Max Packet Size (Limit of most PCs) */
-#define MRRS_CN6XXX 3 /* 1024 byte Max Read Request Size */
-#define MPS_CN6XXX  0 /* 128 byte Max Packet Size (Limit of most PCs) */
-
+#include <asm/octeon/cvmx-pcie.h>
 /* Module parameter to disable PCI probing */
 static int pcie_disable;
 module_param(pcie_disable, int, S_IRUGO);
@@ -37,1468 +32,6 @@ module_param(pcie_disable, int, S_IRUGO);
 static int enable_pcie_14459_war;
 static int enable_pcie_bus_num_war[2];
 
-union cvmx_pcie_address {
-	uint64_t u64;
-#ifdef __BIG_ENDIAN_BITFIELD
-	struct {
-		uint64_t upper:2;	/* Normally 2 for XKPHYS */
-		uint64_t reserved_49_61:13;	/* Must be zero */
-		uint64_t io:1;	/* 1 for IO space access */
-		uint64_t did:5;	/* PCIe DID = 3 */
-		uint64_t subdid:3;	/* PCIe SubDID = 1 */
-		uint64_t reserved_36_39:4;	/* Must be zero */
-		uint64_t es:2;	/* Endian swap = 1 */
-		uint64_t port:2;	/* PCIe port 0,1 */
-		uint64_t reserved_29_31:3;	/* Must be zero */
-		/*
-		 * Selects the type of the configuration request (0 = type 0,
-		 * 1 = type 1).
-		 */
-		uint64_t ty:1;
-		/* Target bus number sent in the ID in the request. */
-		uint64_t bus:8;
-		/*
-		 * Target device number sent in the ID in the
-		 * request. Note that Dev must be zero for type 0
-		 * configuration requests.
-		 */
-		uint64_t dev:5;
-		/* Target function number sent in the ID in the request. */
-		uint64_t func:3;
-		/*
-		 * Selects a register in the configuration space of
-		 * the target.
-		 */
-		uint64_t reg:12;
-	} config;
-	struct {
-		uint64_t upper:2;	/* Normally 2 for XKPHYS */
-		uint64_t reserved_49_61:13;	/* Must be zero */
-		uint64_t io:1;	/* 1 for IO space access */
-		uint64_t did:5;	/* PCIe DID = 3 */
-		uint64_t subdid:3;	/* PCIe SubDID = 2 */
-		uint64_t reserved_36_39:4;	/* Must be zero */
-		uint64_t es:2;	/* Endian swap = 1 */
-		uint64_t port:2;	/* PCIe port 0,1 */
-		uint64_t address:32;	/* PCIe IO address */
-	} io;
-	struct {
-		uint64_t upper:2;	/* Normally 2 for XKPHYS */
-		uint64_t reserved_49_61:13;	/* Must be zero */
-		uint64_t io:1;	/* 1 for IO space access */
-		uint64_t did:5;	/* PCIe DID = 3 */
-		uint64_t subdid:3;	/* PCIe SubDID = 3-6 */
-		uint64_t reserved_36_39:4;	/* Must be zero */
-		uint64_t address:36;	/* PCIe Mem address */
-	} mem;
-#else
-	struct {
-		uint64_t reg:12;
-		uint64_t func:3;
-		uint64_t dev:5;
-		uint64_t bus:8;
-		uint64_t ty:1;
-		uint64_t reserved_29_31:3;
-		uint64_t port:2;
-		uint64_t es:2;
-		uint64_t reserved_36_39:4;
-		uint64_t subdid:3;
-		uint64_t did:5;
-		uint64_t io:1;
-		uint64_t reserved_49_61:13;
-		uint64_t upper:2;
-	} config;
-	struct {
-		uint64_t address:32;
-		uint64_t port:2;
-		uint64_t es:2;
-		uint64_t reserved_36_39:4;
-		uint64_t subdid:3;
-		uint64_t did:5;
-		uint64_t io:1;
-		uint64_t reserved_49_61:13;
-		uint64_t upper:2;
-	} io;
-	struct {
-		uint64_t address:36;
-		uint64_t reserved_36_39:4;
-		uint64_t subdid:3;
-		uint64_t did:5;
-		uint64_t io:1;
-		uint64_t reserved_49_61:13;
-		uint64_t upper:2;
-	} mem;
-#endif
-};
-
-/* Endian swap mode. */
-#ifdef __BIG_ENDIAN_BITFIELD
-#define _CVMX_PCIE_ES 1
-#else
-#define _CVMX_PCIE_ES 0
-#endif
-
-static int cvmx_pcie_rc_initialize(int pcie_port);
-
-#include <dma-coherence.h>
-
-/**
- * Return the Core virtual base address for PCIe IO access. IOs are
- * read/written as an offset from this address.
- *
- * @pcie_port: PCIe port the IO is for
- *
- * Returns 64bit Octeon IO base address for read/write
- */
-static uint64_t cvmx_pcie_get_io_base_address(int pcie_port)
-{
-	union cvmx_pcie_address pcie_addr;
-	pcie_addr.u64 = 0;
-	pcie_addr.io.upper = 0;
-	pcie_addr.io.io = 1;
-	pcie_addr.io.did = 3;
-	pcie_addr.io.subdid = 2;
-	pcie_addr.io.es = _CVMX_PCIE_ES;
-	pcie_addr.io.port = pcie_port;
-	return pcie_addr.u64;
-}
-
-/**
- * Size of the IO address region returned at address
- * cvmx_pcie_get_io_base_address()
- *
- * @pcie_port: PCIe port the IO is for
- *
- * Returns Size of the IO window
- */
-static inline uint64_t cvmx_pcie_get_io_size(int pcie_port)
-{
-	return 1ull << 32;
-}
-
-/**
- * Return the Core virtual base address for PCIe MEM access. Memory is
- * read/written as an offset from this address.
- *
- * @pcie_port: PCIe port the IO is for
- *
- * Returns 64bit Octeon IO base address for read/write
- */
-static inline uint64_t cvmx_pcie_get_mem_base_address(int pcie_port)
-{
-	union cvmx_pcie_address pcie_addr;
-	pcie_addr.u64 = 0;
-	pcie_addr.mem.upper = 0;
-	pcie_addr.mem.io = 1;
-	pcie_addr.mem.did = 3;
-	pcie_addr.mem.subdid = 3 + pcie_port;
-	return pcie_addr.u64;
-}
-
-/**
- * Size of the Mem address region returned at address
- * cvmx_pcie_get_mem_base_address()
- *
- * @pcie_port: PCIe port the IO is for
- *
- * Returns Size of the Mem window
- */
-static inline uint64_t cvmx_pcie_get_mem_size(int pcie_port)
-{
-	return 1ull << 36;
-}
-
-/**
- * Read a PCIe config space register indirectly. This is used for
- * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.
- *
- * @pcie_port:  PCIe port to read from
- * @cfg_offset: Address to read
- *
- * Returns Value read
- */
-static uint32_t cvmx_pcie_cfgx_read(int pcie_port, uint32_t cfg_offset)
-{
-	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
-		union cvmx_pescx_cfg_rd pescx_cfg_rd;
-		pescx_cfg_rd.u64 = 0;
-		pescx_cfg_rd.s.addr = cfg_offset;
-		cvmx_write_csr(CVMX_PESCX_CFG_RD(pcie_port), pescx_cfg_rd.u64);
-		pescx_cfg_rd.u64 = cvmx_read_csr(CVMX_PESCX_CFG_RD(pcie_port));
-		return pescx_cfg_rd.s.data;
-	} else {
-		union cvmx_pemx_cfg_rd pemx_cfg_rd;
-		pemx_cfg_rd.u64 = 0;
-		pemx_cfg_rd.s.addr = cfg_offset;
-		cvmx_write_csr(CVMX_PEMX_CFG_RD(pcie_port), pemx_cfg_rd.u64);
-		pemx_cfg_rd.u64 = cvmx_read_csr(CVMX_PEMX_CFG_RD(pcie_port));
-		return pemx_cfg_rd.s.data;
-	}
-}
-
-/**
- * Write a PCIe config space register indirectly. This is used for
- * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.
- *
- * @pcie_port:  PCIe port to write to
- * @cfg_offset: Address to write
- * @val:        Value to write
- */
-static void cvmx_pcie_cfgx_write(int pcie_port, uint32_t cfg_offset,
-				 uint32_t val)
-{
-	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
-		union cvmx_pescx_cfg_wr pescx_cfg_wr;
-		pescx_cfg_wr.u64 = 0;
-		pescx_cfg_wr.s.addr = cfg_offset;
-		pescx_cfg_wr.s.data = val;
-		cvmx_write_csr(CVMX_PESCX_CFG_WR(pcie_port), pescx_cfg_wr.u64);
-	} else {
-		union cvmx_pemx_cfg_wr pemx_cfg_wr;
-		pemx_cfg_wr.u64 = 0;
-		pemx_cfg_wr.s.addr = cfg_offset;
-		pemx_cfg_wr.s.data = val;
-		cvmx_write_csr(CVMX_PEMX_CFG_WR(pcie_port), pemx_cfg_wr.u64);
-	}
-}
-
-/**
- * Build a PCIe config space request address for a device
- *
- * @pcie_port: PCIe port to access
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- *
- * Returns 64bit Octeon IO address
- */
-static inline uint64_t __cvmx_pcie_build_config_addr(int pcie_port, int bus,
-						     int dev, int fn, int reg)
-{
-	union cvmx_pcie_address pcie_addr;
-	union cvmx_pciercx_cfg006 pciercx_cfg006;
-
-	pciercx_cfg006.u32 =
-	    cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG006(pcie_port));
-	if ((bus <= pciercx_cfg006.s.pbnum) && (dev != 0))
-		return 0;
-
-	pcie_addr.u64 = 0;
-	pcie_addr.config.upper = 2;
-	pcie_addr.config.io = 1;
-	pcie_addr.config.did = 3;
-	pcie_addr.config.subdid = 1;
-	pcie_addr.config.es = _CVMX_PCIE_ES;
-	pcie_addr.config.port = pcie_port;
-	pcie_addr.config.ty = (bus > pciercx_cfg006.s.pbnum);
-	pcie_addr.config.bus = bus;
-	pcie_addr.config.dev = dev;
-	pcie_addr.config.func = fn;
-	pcie_addr.config.reg = reg;
-	return pcie_addr.u64;
-}
-
-/**
- * Read 8bits from a Device's config space
- *
- * @pcie_port: PCIe port the device is on
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- *
- * Returns Result of the read
- */
-static uint8_t cvmx_pcie_config_read8(int pcie_port, int bus, int dev,
-				      int fn, int reg)
-{
-	uint64_t address =
-	    __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
-	if (address)
-		return cvmx_read64_uint8(address);
-	else
-		return 0xff;
-}
-
-/**
- * Read 16bits from a Device's config space
- *
- * @pcie_port: PCIe port the device is on
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- *
- * Returns Result of the read
- */
-static uint16_t cvmx_pcie_config_read16(int pcie_port, int bus, int dev,
-					int fn, int reg)
-{
-	uint64_t address =
-	    __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
-	if (address)
-		return le16_to_cpu(cvmx_read64_uint16(address));
-	else
-		return 0xffff;
-}
-
-/**
- * Read 32bits from a Device's config space
- *
- * @pcie_port: PCIe port the device is on
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- *
- * Returns Result of the read
- */
-static uint32_t cvmx_pcie_config_read32(int pcie_port, int bus, int dev,
-					int fn, int reg)
-{
-	uint64_t address =
-	    __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
-	if (address)
-		return le32_to_cpu(cvmx_read64_uint32(address));
-	else
-		return 0xffffffff;
-}
-
-/**
- * Write 8bits to a Device's config space
- *
- * @pcie_port: PCIe port the device is on
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- * @val:       Value to write
- */
-static void cvmx_pcie_config_write8(int pcie_port, int bus, int dev, int fn,
-				    int reg, uint8_t val)
-{
-	uint64_t address =
-	    __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
-	if (address)
-		cvmx_write64_uint8(address, val);
-}
-
-/**
- * Write 16bits to a Device's config space
- *
- * @pcie_port: PCIe port the device is on
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- * @val:       Value to write
- */
-static void cvmx_pcie_config_write16(int pcie_port, int bus, int dev, int fn,
-				     int reg, uint16_t val)
-{
-	uint64_t address =
-	    __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
-	if (address)
-		cvmx_write64_uint16(address, cpu_to_le16(val));
-}
-
-/**
- * Write 32bits to a Device's config space
- *
- * @pcie_port: PCIe port the device is on
- * @bus:       Sub bus
- * @dev:       Device ID
- * @fn:        Device sub function
- * @reg:       Register to access
- * @val:       Value to write
- */
-static void cvmx_pcie_config_write32(int pcie_port, int bus, int dev, int fn,
-				     int reg, uint32_t val)
-{
-	uint64_t address =
-	    __cvmx_pcie_build_config_addr(pcie_port, bus, dev, fn, reg);
-	if (address)
-		cvmx_write64_uint32(address, cpu_to_le32(val));
-}
-
-/**
- * Initialize the RC config space CSRs
- *
- * @pcie_port: PCIe port to initialize
- */
-static void __cvmx_pcie_rc_initialize_config_space(int pcie_port)
-{
-	union cvmx_pciercx_cfg030 pciercx_cfg030;
-	union cvmx_pciercx_cfg070 pciercx_cfg070;
-	union cvmx_pciercx_cfg001 pciercx_cfg001;
-	union cvmx_pciercx_cfg032 pciercx_cfg032;
-	union cvmx_pciercx_cfg006 pciercx_cfg006;
-	union cvmx_pciercx_cfg008 pciercx_cfg008;
-	union cvmx_pciercx_cfg009 pciercx_cfg009;
-	union cvmx_pciercx_cfg010 pciercx_cfg010;
-	union cvmx_pciercx_cfg011 pciercx_cfg011;
-	union cvmx_pciercx_cfg035 pciercx_cfg035;
-	union cvmx_pciercx_cfg075 pciercx_cfg075;
-	union cvmx_pciercx_cfg034 pciercx_cfg034;
-
-	/* Max Payload Size (PCIE*_CFG030[MPS]) */
-	/* Max Read Request Size (PCIE*_CFG030[MRRS]) */
-	/* Relaxed-order, no-snoop enables (PCIE*_CFG030[RO_EN,NS_EN] */
-	/* Error Message Enables (PCIE*_CFG030[CE_EN,NFE_EN,FE_EN,UR_EN]) */
-
-	pciercx_cfg030.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG030(pcie_port));
-	if (OCTEON_IS_MODEL(OCTEON_CN5XXX)) {
-		pciercx_cfg030.s.mps = MPS_CN5XXX;
-		pciercx_cfg030.s.mrrs = MRRS_CN5XXX;
-	} else {
-		pciercx_cfg030.s.mps = MPS_CN6XXX;
-		pciercx_cfg030.s.mrrs = MRRS_CN6XXX;
-	}
-	/*
-	 * Enable relaxed order processing. This will allow devices to
-	 * affect read response ordering.
-	 */
-	pciercx_cfg030.s.ro_en = 1;
-	/* Enable no snoop processing. Not used by Octeon */
-	pciercx_cfg030.s.ns_en = 1;
-	/* Correctable error reporting enable. */
-	pciercx_cfg030.s.ce_en = 1;
-	/* Non-fatal error reporting enable. */
-	pciercx_cfg030.s.nfe_en = 1;
-	/* Fatal error reporting enable. */
-	pciercx_cfg030.s.fe_en = 1;
-	/* Unsupported request reporting enable. */
-	pciercx_cfg030.s.ur_en = 1;
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG030(pcie_port), pciercx_cfg030.u32);
-
-
-	if (octeon_has_feature(OCTEON_FEATURE_NPEI)) {
-		union cvmx_npei_ctl_status2 npei_ctl_status2;
-		/*
-		 * Max Payload Size (NPEI_CTL_STATUS2[MPS]) must match
-		 * PCIE*_CFG030[MPS].  Max Read Request Size
-		 * (NPEI_CTL_STATUS2[MRRS]) must not exceed
-		 * PCIE*_CFG030[MRRS]
-		 */
-		npei_ctl_status2.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS2);
-		/* Max payload size = 128 bytes for best Octeon DMA performance */
-		npei_ctl_status2.s.mps = MPS_CN5XXX;
-		/* Max read request size = 128 bytes for best Octeon DMA performance */
-		npei_ctl_status2.s.mrrs = MRRS_CN5XXX;
-		if (pcie_port)
-			npei_ctl_status2.s.c1_b1_s = 3; /* Port1 BAR1 Size 256MB */
-		else
-			npei_ctl_status2.s.c0_b1_s = 3; /* Port0 BAR1 Size 256MB */
-
-		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS2, npei_ctl_status2.u64);
-	} else {
-		/*
-		 * Max Payload Size (DPI_SLI_PRTX_CFG[MPS]) must match
-		 * PCIE*_CFG030[MPS].  Max Read Request Size
-		 * (DPI_SLI_PRTX_CFG[MRRS]) must not exceed
-		 * PCIE*_CFG030[MRRS].
-		 */
-		union cvmx_dpi_sli_prtx_cfg prt_cfg;
-		union cvmx_sli_s2m_portx_ctl sli_s2m_portx_ctl;
-		prt_cfg.u64 = cvmx_read_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port));
-		prt_cfg.s.mps = MPS_CN6XXX;
-		prt_cfg.s.mrrs = MRRS_CN6XXX;
-		/* Max outstanding load request. */
-		prt_cfg.s.molr = 32;
-		cvmx_write_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port), prt_cfg.u64);
-
-		sli_s2m_portx_ctl.u64 = cvmx_read_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port));
-		sli_s2m_portx_ctl.s.mrrs = MRRS_CN6XXX;
-		cvmx_write_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port), sli_s2m_portx_ctl.u64);
-	}
-
-	/* ECRC Generation (PCIE*_CFG070[GE,CE]) */
-	pciercx_cfg070.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG070(pcie_port));
-	pciercx_cfg070.s.ge = 1;	/* ECRC generation enable. */
-	pciercx_cfg070.s.ce = 1;	/* ECRC check enable. */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG070(pcie_port), pciercx_cfg070.u32);
-
-	/*
-	 * Access Enables (PCIE*_CFG001[MSAE,ME])
-	 * ME and MSAE should always be set.
-	 * Interrupt Disable (PCIE*_CFG001[I_DIS])
-	 * System Error Message Enable (PCIE*_CFG001[SEE])
-	 */
-	pciercx_cfg001.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG001(pcie_port));
-	pciercx_cfg001.s.msae = 1;	/* Memory space enable. */
-	pciercx_cfg001.s.me = 1;	/* Bus master enable. */
-	pciercx_cfg001.s.i_dis = 1;	/* INTx assertion disable. */
-	pciercx_cfg001.s.see = 1;	/* SERR# enable */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG001(pcie_port), pciercx_cfg001.u32);
-
-	/* Advanced Error Recovery Message Enables */
-	/* (PCIE*_CFG066,PCIE*_CFG067,PCIE*_CFG069) */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG066(pcie_port), 0);
-	/* Use CVMX_PCIERCX_CFG067 hardware default */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG069(pcie_port), 0);
-
-
-	/* Active State Power Management (PCIE*_CFG032[ASLPC]) */
-	pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
-	pciercx_cfg032.s.aslpc = 0; /* Active state Link PM control. */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG032(pcie_port), pciercx_cfg032.u32);
-
-	/*
-	 * Link Width Mode (PCIERCn_CFG452[LME]) - Set during
-	 * cvmx_pcie_rc_initialize_link()
-	 *
-	 * Primary Bus Number (PCIERCn_CFG006[PBNUM])
-	 *
-	 * We set the primary bus number to 1 so IDT bridges are
-	 * happy. They don't like zero.
-	 */
-	pciercx_cfg006.u32 = 0;
-	pciercx_cfg006.s.pbnum = 1;
-	pciercx_cfg006.s.sbnum = 1;
-	pciercx_cfg006.s.subbnum = 1;
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG006(pcie_port), pciercx_cfg006.u32);
-
-
-	/*
-	 * Memory-mapped I/O BAR (PCIERCn_CFG008)
-	 * Most applications should disable the memory-mapped I/O BAR by
-	 * setting PCIERCn_CFG008[ML_ADDR] < PCIERCn_CFG008[MB_ADDR]
-	 */
-	pciercx_cfg008.u32 = 0;
-	pciercx_cfg008.s.mb_addr = 0x100;
-	pciercx_cfg008.s.ml_addr = 0;
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG008(pcie_port), pciercx_cfg008.u32);
-
-
-	/*
-	 * Prefetchable BAR (PCIERCn_CFG009,PCIERCn_CFG010,PCIERCn_CFG011)
-	 * Most applications should disable the prefetchable BAR by setting
-	 * PCIERCn_CFG011[UMEM_LIMIT],PCIERCn_CFG009[LMEM_LIMIT] <
-	 * PCIERCn_CFG010[UMEM_BASE],PCIERCn_CFG009[LMEM_BASE]
-	 */
-	pciercx_cfg009.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG009(pcie_port));
-	pciercx_cfg010.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG010(pcie_port));
-	pciercx_cfg011.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG011(pcie_port));
-	pciercx_cfg009.s.lmem_base = 0x100;
-	pciercx_cfg009.s.lmem_limit = 0;
-	pciercx_cfg010.s.umem_base = 0x100;
-	pciercx_cfg011.s.umem_limit = 0;
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG009(pcie_port), pciercx_cfg009.u32);
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG010(pcie_port), pciercx_cfg010.u32);
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG011(pcie_port), pciercx_cfg011.u32);
-
-	/*
-	 * System Error Interrupt Enables (PCIERCn_CFG035[SECEE,SEFEE,SENFEE])
-	 * PME Interrupt Enables (PCIERCn_CFG035[PMEIE])
-	*/
-	pciercx_cfg035.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG035(pcie_port));
-	pciercx_cfg035.s.secee = 1; /* System error on correctable error enable. */
-	pciercx_cfg035.s.sefee = 1; /* System error on fatal error enable. */
-	pciercx_cfg035.s.senfee = 1; /* System error on non-fatal error enable. */
-	pciercx_cfg035.s.pmeie = 1; /* PME interrupt enable. */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG035(pcie_port), pciercx_cfg035.u32);
-
-	/*
-	 * Advanced Error Recovery Interrupt Enables
-	 * (PCIERCn_CFG075[CERE,NFERE,FERE])
-	 */
-	pciercx_cfg075.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG075(pcie_port));
-	pciercx_cfg075.s.cere = 1; /* Correctable error reporting enable. */
-	pciercx_cfg075.s.nfere = 1; /* Non-fatal error reporting enable. */
-	pciercx_cfg075.s.fere = 1; /* Fatal error reporting enable. */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG075(pcie_port), pciercx_cfg075.u32);
-
-	/*
-	 * HP Interrupt Enables (PCIERCn_CFG034[HPINT_EN],
-	 * PCIERCn_CFG034[DLLS_EN,CCINT_EN])
-	 */
-	pciercx_cfg034.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG034(pcie_port));
-	pciercx_cfg034.s.hpint_en = 1; /* Hot-plug interrupt enable. */
-	pciercx_cfg034.s.dlls_en = 1; /* Data Link Layer state changed enable */
-	pciercx_cfg034.s.ccint_en = 1; /* Command completed interrupt enable. */
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG034(pcie_port), pciercx_cfg034.u32);
-}
-
-/**
- * Initialize a host mode PCIe gen 1 link. This function takes a PCIe
- * port from reset to a link up state. Software can then begin
- * configuring the rest of the link.
- *
- * @pcie_port: PCIe port to initialize
- *
- * Returns Zero on success
- */
-static int __cvmx_pcie_rc_initialize_link_gen1(int pcie_port)
-{
-	uint64_t start_cycle;
-	union cvmx_pescx_ctl_status pescx_ctl_status;
-	union cvmx_pciercx_cfg452 pciercx_cfg452;
-	union cvmx_pciercx_cfg032 pciercx_cfg032;
-	union cvmx_pciercx_cfg448 pciercx_cfg448;
-
-	/* Set the lane width */
-	pciercx_cfg452.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG452(pcie_port));
-	pescx_ctl_status.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS(pcie_port));
-	if (pescx_ctl_status.s.qlm_cfg == 0)
-		/* We're in 8 lane (56XX) or 4 lane (54XX) mode */
-		pciercx_cfg452.s.lme = 0xf;
-	else
-		/* We're in 4 lane (56XX) or 2 lane (52XX) mode */
-		pciercx_cfg452.s.lme = 0x7;
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG452(pcie_port), pciercx_cfg452.u32);
-
-	/*
-	 * CN52XX pass 1.x has an errata where length mismatches on UR
-	 * responses can cause bus errors on 64bit memory
-	 * reads. Turning off length error checking fixes this.
-	 */
-	if (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
-		union cvmx_pciercx_cfg455 pciercx_cfg455;
-		pciercx_cfg455.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG455(pcie_port));
-		pciercx_cfg455.s.m_cpl_len_err = 1;
-		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG455(pcie_port), pciercx_cfg455.u32);
-	}
-
-	/* Lane swap needs to be manually enabled for CN52XX */
-	if (OCTEON_IS_MODEL(OCTEON_CN52XX) && (pcie_port == 1)) {
-		pescx_ctl_status.s.lane_swp = 1;
-		cvmx_write_csr(CVMX_PESCX_CTL_STATUS(pcie_port), pescx_ctl_status.u64);
-	}
-
-	/* Bring up the link */
-	pescx_ctl_status.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS(pcie_port));
-	pescx_ctl_status.s.lnk_enb = 1;
-	cvmx_write_csr(CVMX_PESCX_CTL_STATUS(pcie_port), pescx_ctl_status.u64);
-
-	/*
-	 * CN52XX pass 1.0: Due to a bug in 2nd order CDR, it needs to
-	 * be disabled.
-	 */
-	if (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_0))
-		__cvmx_helper_errata_qlm_disable_2nd_order_cdr(0);
-
-	/* Wait for the link to come up */
-	start_cycle = cvmx_get_cycle();
-	do {
-		if (cvmx_get_cycle() - start_cycle > 2 * octeon_get_clock_rate()) {
-			cvmx_dprintf("PCIe: Port %d link timeout\n", pcie_port);
-			return -1;
-		}
-		cvmx_wait(10000);
-		pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
-	} while (pciercx_cfg032.s.dlla == 0);
-
-	/* Clear all pending errors */
-	cvmx_write_csr(CVMX_PEXP_NPEI_INT_SUM, cvmx_read_csr(CVMX_PEXP_NPEI_INT_SUM));
-
-	/*
-	 * Update the Replay Time Limit. Empirically, some PCIe
-	 * devices take a little longer to respond than expected under
-	 * load. As a workaround for this we configure the Replay Time
-	 * Limit to the value expected for a 512 byte MPS instead of
-	 * our actual 256 byte MPS. The numbers below are directly
-	 * from the PCIe spec table 3-4.
-	 */
-	pciercx_cfg448.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG448(pcie_port));
-	switch (pciercx_cfg032.s.nlw) {
-	case 1:		/* 1 lane */
-		pciercx_cfg448.s.rtl = 1677;
-		break;
-	case 2:		/* 2 lanes */
-		pciercx_cfg448.s.rtl = 867;
-		break;
-	case 4:		/* 4 lanes */
-		pciercx_cfg448.s.rtl = 462;
-		break;
-	case 8:		/* 8 lanes */
-		pciercx_cfg448.s.rtl = 258;
-		break;
-	}
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG448(pcie_port), pciercx_cfg448.u32);
-
-	return 0;
-}
-
-static void __cvmx_increment_ba(union cvmx_sli_mem_access_subidx *pmas)
-{
-	if (OCTEON_IS_MODEL(OCTEON_CN68XX))
-		pmas->cn68xx.ba++;
-	else
-		pmas->cn63xx.ba++;
-}
-
-/**
- * Initialize a PCIe gen 1 port for use in host(RC) mode. It doesn't
- * enumerate the bus.
- *
- * @pcie_port: PCIe port to initialize
- *
- * Returns Zero on success
- */
-static int __cvmx_pcie_rc_initialize_gen1(int pcie_port)
-{
-	int i;
-	int base;
-	u64 addr_swizzle;
-	union cvmx_ciu_soft_prst ciu_soft_prst;
-	union cvmx_pescx_bist_status pescx_bist_status;
-	union cvmx_pescx_bist_status2 pescx_bist_status2;
-	union cvmx_npei_ctl_status npei_ctl_status;
-	union cvmx_npei_mem_access_ctl npei_mem_access_ctl;
-	union cvmx_npei_mem_access_subidx mem_access_subid;
-	union cvmx_npei_dbg_data npei_dbg_data;
-	union cvmx_pescx_ctl_status2 pescx_ctl_status2;
-	union cvmx_pciercx_cfg032 pciercx_cfg032;
-	union cvmx_npei_bar1_indexx bar1_index;
-
-retry:
-	/*
-	 * Make sure we aren't trying to setup a target mode interface
-	 * in host mode.
-	 */
-	npei_ctl_status.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS);
-	if ((pcie_port == 0) && !npei_ctl_status.s.host_mode) {
-		cvmx_dprintf("PCIe: Port %d in endpoint mode\n", pcie_port);
-		return -1;
-	}
-
-	/*
-	 * Make sure a CN52XX isn't trying to bring up port 1 when it
-	 * is disabled.
-	 */
-	if (OCTEON_IS_MODEL(OCTEON_CN52XX)) {
-		npei_dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
-		if ((pcie_port == 1) && npei_dbg_data.cn52xx.qlm0_link_width) {
-			cvmx_dprintf("PCIe: ERROR: cvmx_pcie_rc_initialize() called on port1, but port1 is disabled\n");
-			return -1;
-		}
-	}
-
-	/*
-	 * PCIe switch arbitration mode. '0' == fixed priority NPEI,
-	 * PCIe0, then PCIe1. '1' == round robin.
-	 */
-	npei_ctl_status.s.arb = 1;
-	/* Allow up to 0x20 config retries */
-	npei_ctl_status.s.cfg_rtry = 0x20;
-	/*
-	 * CN52XX pass1.x has an errata where P0_NTAGS and P1_NTAGS
-	 * don't reset.
-	 */
-	if (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
-		npei_ctl_status.s.p0_ntags = 0x20;
-		npei_ctl_status.s.p1_ntags = 0x20;
-	}
-	cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS, npei_ctl_status.u64);
-
-	/* Bring the PCIe out of reset */
-	if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_EBH5200) {
-		/*
-		 * The EBH5200 board swapped the PCIe reset lines on
-		 * the board. As a workaround for this bug, we bring
-		 * both PCIe ports out of reset at the same time
-		 * instead of on separate calls. So for port 0, we
-		 * bring both out of reset and do nothing on port 1
-		 */
-		if (pcie_port == 0) {
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
-			/*
-			 * After a chip reset the PCIe will also be in
-			 * reset. If it isn't, most likely someone is
-			 * trying to init it again without a proper
-			 * PCIe reset.
-			 */
-			if (ciu_soft_prst.s.soft_prst == 0) {
-				/* Reset the ports */
-				ciu_soft_prst.s.soft_prst = 1;
-				cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
-				ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
-				ciu_soft_prst.s.soft_prst = 1;
-				cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
-				/* Wait until pcie resets the ports. */
-				udelay(2000);
-			}
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
-			ciu_soft_prst.s.soft_prst = 0;
-			cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
-			ciu_soft_prst.s.soft_prst = 0;
-			cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
-		}
-	} else {
-		/*
-		 * The normal case: The PCIe ports are completely
-		 * separate and can be brought out of reset
-		 * independently.
-		 */
-		if (pcie_port)
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
-		else
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
-		/*
-		 * After a chip reset the PCIe will also be in
-		 * reset. If it isn't, most likely someone is trying
-		 * to init it again without a proper PCIe reset.
-		 */
-		if (ciu_soft_prst.s.soft_prst == 0) {
-			/* Reset the port */
-			ciu_soft_prst.s.soft_prst = 1;
-			if (pcie_port)
-				cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
-			else
-				cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
-			/* Wait until pcie resets the ports. */
-			udelay(2000);
-		}
-		if (pcie_port) {
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
-			ciu_soft_prst.s.soft_prst = 0;
-			cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
-		} else {
-			ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
-			ciu_soft_prst.s.soft_prst = 0;
-			cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
-		}
-	}
-
-	/*
-	 * Wait for PCIe reset to complete. Due to errata PCIE-700, we
-	 * don't poll PESCX_CTL_STATUS2[PCIERST], but simply wait a
-	 * fixed number of cycles.
-	 */
-	cvmx_wait(400000);
-
-	/*
-	 * PESCX_BIST_STATUS2[PCLK_RUN] was missing on pass 1 of
-	 * CN56XX and CN52XX, so we only probe it on newer chips
-	 */
-	if (!OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X) && !OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
-		/* Clear PCLK_RUN so we can check if the clock is running */
-		pescx_ctl_status2.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS2(pcie_port));
-		pescx_ctl_status2.s.pclk_run = 1;
-		cvmx_write_csr(CVMX_PESCX_CTL_STATUS2(pcie_port), pescx_ctl_status2.u64);
-		/* Now that we cleared PCLK_RUN, wait for it to be set
-		 * again telling us the clock is running
-		 */
-		if (CVMX_WAIT_FOR_FIELD64(CVMX_PESCX_CTL_STATUS2(pcie_port),
-					  union cvmx_pescx_ctl_status2, pclk_run, ==, 1, 10000)) {
-			cvmx_dprintf("PCIe: Port %d isn't clocked, skipping.\n", pcie_port);
-			return -1;
-		}
-	}
-
-	/*
-	 * Check and make sure PCIe came out of reset. If it doesn't
-	 * the board probably hasn't wired the clocks up and the
-	 * interface should be skipped.
-	 */
-	pescx_ctl_status2.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS2(pcie_port));
-	if (pescx_ctl_status2.s.pcierst) {
-		cvmx_dprintf("PCIe: Port %d stuck in reset, skipping.\n", pcie_port);
-		return -1;
-	}
-
-	/*
-	 * Check BIST2 status. If any bits are set skip this
-	 * interface. This is an attempt to catch PCIE-813 on pass 1
-	 * parts.
-	 */
-	pescx_bist_status2.u64 = cvmx_read_csr(CVMX_PESCX_BIST_STATUS2(pcie_port));
-	if (pescx_bist_status2.u64) {
-		cvmx_dprintf("PCIe: Port %d BIST2 failed. Most likely this port isn't hooked up, skipping.\n",
-			     pcie_port);
-		return -1;
-	}
-
-	/* Check BIST status */
-	pescx_bist_status.u64 = cvmx_read_csr(CVMX_PESCX_BIST_STATUS(pcie_port));
-	if (pescx_bist_status.u64)
-		cvmx_dprintf("PCIe: BIST FAILED for port %d (0x%016llx)\n",
-			     pcie_port, CAST64(pescx_bist_status.u64));
-
-	/* Initialize the config space CSRs */
-	__cvmx_pcie_rc_initialize_config_space(pcie_port);
-
-	/* Bring the link up */
-	if (__cvmx_pcie_rc_initialize_link_gen1(pcie_port)) {
-		cvmx_dprintf("PCIe: Failed to initialize port %d, probably the slot is empty\n",
-			     pcie_port);
-		return -1;
-	}
-
-	/* Store merge control (NPEI_MEM_ACCESS_CTL[TIMER,MAX_WORD]) */
-	npei_mem_access_ctl.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_MEM_ACCESS_CTL);
-	npei_mem_access_ctl.s.max_word = 0;     /* Allow 16 words to combine */
-	npei_mem_access_ctl.s.timer = 127;      /* Wait up to 127 cycles for more data */
-	cvmx_write_csr(CVMX_PEXP_NPEI_MEM_ACCESS_CTL, npei_mem_access_ctl.u64);
-
-	/* Setup Mem access SubDIDs */
-	mem_access_subid.u64 = 0;
-	mem_access_subid.s.port = pcie_port; /* Port the request is sent to. */
-	mem_access_subid.s.nmerge = 1;  /* Due to an errata on pass 1 chips, no merging is allowed. */
-	mem_access_subid.s.esr = _CVMX_PCIE_ES;	/* Endian-swap for Reads. */
-	mem_access_subid.s.esw = _CVMX_PCIE_ES;	/* Endian-swap for Writes. */
-	mem_access_subid.s.nsr = 0;	/* Enable Snooping for Reads. Octeon doesn't care, but devices might want this more conservative setting */
-	mem_access_subid.s.nsw = 0;	/* Enable Snoop for Writes. */
-	mem_access_subid.s.ror = 0;	/* Disable Relaxed Ordering for Reads. */
-	mem_access_subid.s.row = 0;	/* Disable Relaxed Ordering for Writes. */
-	mem_access_subid.s.ba = 0;	/* PCIe Adddress Bits <63:34>. */
-
-	/*
-	 * Setup mem access 12-15 for port 0, 16-19 for port 1,
-	 * supplying 36 bits of address space.
-	 */
-	for (i = 12 + pcie_port * 4; i < 16 + pcie_port * 4; i++) {
-		cvmx_write_csr(CVMX_PEXP_NPEI_MEM_ACCESS_SUBIDX(i), mem_access_subid.u64);
-		mem_access_subid.s.ba += 1; /* Set each SUBID to extend the addressable range */
-	}
-
-	/*
-	 * Disable the peer to peer forwarding register. This must be
-	 * setup by the OS after it enumerates the bus and assigns
-	 * addresses to the PCIe busses.
-	 */
-	for (i = 0; i < 4; i++) {
-		cvmx_write_csr(CVMX_PESCX_P2P_BARX_START(i, pcie_port), -1);
-		cvmx_write_csr(CVMX_PESCX_P2P_BARX_END(i, pcie_port), -1);
-	}
-
-	/* Set Octeon's BAR0 to decode 0-16KB. It overlaps with Bar2 */
-	cvmx_write_csr(CVMX_PESCX_P2N_BAR0_START(pcie_port), 0);
-
-	/* BAR1 follows BAR2 with a gap so it has the same address as for gen2. */
-	cvmx_write_csr(CVMX_PESCX_P2N_BAR1_START(pcie_port), CVMX_PCIE_BAR1_RC_BASE);
-
-	bar1_index.u32 = 0;
-	bar1_index.s.addr_idx = (CVMX_PCIE_BAR1_PHYS_BASE >> 22);
-	bar1_index.s.ca = 1;       /* Not Cached */
-	bar1_index.s.end_swp = _CVMX_PCIE_ES;  /* Endian Swap mode */
-	bar1_index.s.addr_v = 1;   /* Valid entry */
-
-	base = pcie_port ? 16 : 0;
-
-	/* Big endian swizzle for 32-bit PEXP_NCB register. */
-#ifdef __MIPSEB__
-	addr_swizzle = 4;
-#else
-	addr_swizzle = 0;
-#endif
-	for (i = 0; i < 16; i++) {
-		cvmx_write64_uint32((CVMX_PEXP_NPEI_BAR1_INDEXX(base) ^ addr_swizzle),
-				    bar1_index.u32);
-		base++;
-		/* 256MB / 16 >> 22 == 4 */
-		bar1_index.s.addr_idx += (((1ull << 28) / 16ull) >> 22);
-	}
-
-	/*
-	 * Set Octeon's BAR2 to decode 0-2^39. Bar0 and Bar1 take
-	 * precedence where they overlap. It also overlaps with the
-	 * device addresses, so make sure the peer to peer forwarding
-	 * is set right.
-	 */
-	cvmx_write_csr(CVMX_PESCX_P2N_BAR2_START(pcie_port), 0);
-
-	/*
-	 * Setup BAR2 attributes
-	 *
-	 * Relaxed Ordering (NPEI_CTL_PORTn[PTLP_RO,CTLP_RO, WAIT_COM])
-	 * - PTLP_RO,CTLP_RO should normally be set (except for debug).
-	 * - WAIT_COM=0 will likely work for all applications.
-	 *
-	 * Load completion relaxed ordering (NPEI_CTL_PORTn[WAITL_COM]).
-	 */
-	if (pcie_port) {
-		union cvmx_npei_ctl_port1 npei_ctl_port;
-		npei_ctl_port.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_PORT1);
-		npei_ctl_port.s.bar2_enb = 1;
-		npei_ctl_port.s.bar2_esx = _CVMX_PCIE_ES;
-		npei_ctl_port.s.bar2_cax = 0;
-		npei_ctl_port.s.ptlp_ro = 1;
-		npei_ctl_port.s.ctlp_ro = 1;
-		npei_ctl_port.s.wait_com = 0;
-		npei_ctl_port.s.waitl_com = 0;
-		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_PORT1, npei_ctl_port.u64);
-	} else {
-		union cvmx_npei_ctl_port0 npei_ctl_port;
-		npei_ctl_port.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_PORT0);
-		npei_ctl_port.s.bar2_enb = 1;
-		npei_ctl_port.s.bar2_esx = _CVMX_PCIE_ES;
-		npei_ctl_port.s.bar2_cax = 0;
-		npei_ctl_port.s.ptlp_ro = 1;
-		npei_ctl_port.s.ctlp_ro = 1;
-		npei_ctl_port.s.wait_com = 0;
-		npei_ctl_port.s.waitl_com = 0;
-		cvmx_write_csr(CVMX_PEXP_NPEI_CTL_PORT0, npei_ctl_port.u64);
-	}
-
-	/*
-	 * Both pass 1 and pass 2 of CN52XX and CN56XX have an errata
-	 * that causes TLP ordering to not be preserved after multiple
-	 * PCIe port resets. This code detects this fault and corrects
-	 * it by aligning the TLP counters properly. Another link
-	 * reset is then performed. See PCIE-13340
-	 */
-	if (OCTEON_IS_MODEL(OCTEON_CN56XX_PASS2_X) ||
-	    OCTEON_IS_MODEL(OCTEON_CN52XX_PASS2_X) ||
-	    OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X) ||
-	    OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X)) {
-		union cvmx_npei_dbg_data dbg_data;
-		int old_in_fif_p_count;
-		int in_fif_p_count;
-		int out_p_count;
-		int in_p_offset = (OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X) || OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X)) ? 4 : 1;
-		int i;
-
-		/*
-		 * Choose a write address of 1MB. It should be
-		 * harmless as all bars haven't been setup.
-		 */
-		uint64_t write_address = (cvmx_pcie_get_mem_base_address(pcie_port) + 0x100000) | (1ull<<63);
-
-		/*
-		 * Make sure at least in_p_offset have been executed before we try and
-		 * read in_fif_p_count
-		 */
-		i = in_p_offset;
-		while (i--) {
-			cvmx_write64_uint32(write_address, 0);
-			cvmx_wait(10000);
-		}
-
-		/*
-		 * Read the IN_FIF_P_COUNT from the debug
-		 * select. IN_FIF_P_COUNT can be unstable sometimes so
-		 * read it twice with a write between the reads.  This
-		 * way we can tell the value is good as it will
-		 * increment by one due to the write
-		 */
-		cvmx_write_csr(CVMX_PEXP_NPEI_DBG_SELECT, (pcie_port) ? 0xd7fc : 0xcffc);
-		cvmx_read_csr(CVMX_PEXP_NPEI_DBG_SELECT);
-		do {
-			dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
-			old_in_fif_p_count = dbg_data.s.data & 0xff;
-			cvmx_write64_uint32(write_address, 0);
-			cvmx_wait(10000);
-			dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
-			in_fif_p_count = dbg_data.s.data & 0xff;
-		} while (in_fif_p_count != ((old_in_fif_p_count+1) & 0xff));
-
-		/* Update in_fif_p_count for it's offset with respect to out_p_count */
-		in_fif_p_count = (in_fif_p_count + in_p_offset) & 0xff;
-
-		/* Read the OUT_P_COUNT from the debug select */
-		cvmx_write_csr(CVMX_PEXP_NPEI_DBG_SELECT, (pcie_port) ? 0xd00f : 0xc80f);
-		cvmx_read_csr(CVMX_PEXP_NPEI_DBG_SELECT);
-		dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA);
-		out_p_count = (dbg_data.s.data>>1) & 0xff;
-
-		/* Check that the two counters are aligned */
-		if (out_p_count != in_fif_p_count) {
-			cvmx_dprintf("PCIe: Port %d aligning TLP counters as workaround to maintain ordering\n", pcie_port);
-			while (in_fif_p_count != 0) {
-				cvmx_write64_uint32(write_address, 0);
-				cvmx_wait(10000);
-				in_fif_p_count = (in_fif_p_count + 1) & 0xff;
-			}
-			/*
-			 * The EBH5200 board swapped the PCIe reset
-			 * lines on the board. This means we must
-			 * bring both links down and up, which will
-			 * cause the PCIe0 to need alignment
-			 * again. Lots of messages will be displayed,
-			 * but everything should work
-			 */
-			if ((cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_EBH5200) &&
-				(pcie_port == 1))
-				cvmx_pcie_rc_initialize(0);
-			/* Rety bringing this port up */
-			goto retry;
-		}
-	}
-
-	/* Display the link status */
-	pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
-	cvmx_dprintf("PCIe: Port %d link active, %d lanes\n", pcie_port, pciercx_cfg032.s.nlw);
-
-	return 0;
-}
-
-/**
-  * Initialize a host mode PCIe gen 2 link. This function takes a PCIe
- * port from reset to a link up state. Software can then begin
- * configuring the rest of the link.
- *
- * @pcie_port: PCIe port to initialize
- *
- * Return Zero on success.
- */
-static int __cvmx_pcie_rc_initialize_link_gen2(int pcie_port)
-{
-	uint64_t start_cycle;
-	union cvmx_pemx_ctl_status pem_ctl_status;
-	union cvmx_pciercx_cfg032 pciercx_cfg032;
-	union cvmx_pciercx_cfg448 pciercx_cfg448;
-
-	/* Bring up the link */
-	pem_ctl_status.u64 = cvmx_read_csr(CVMX_PEMX_CTL_STATUS(pcie_port));
-	pem_ctl_status.s.lnk_enb = 1;
-	cvmx_write_csr(CVMX_PEMX_CTL_STATUS(pcie_port), pem_ctl_status.u64);
-
-	/* Wait for the link to come up */
-	start_cycle = cvmx_get_cycle();
-	do {
-		if (cvmx_get_cycle() - start_cycle >  octeon_get_clock_rate())
-			return -1;
-		cvmx_wait(10000);
-		pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
-	} while ((pciercx_cfg032.s.dlla == 0) || (pciercx_cfg032.s.lt == 1));
-
-	/*
-	 * Update the Replay Time Limit. Empirically, some PCIe
-	 * devices take a little longer to respond than expected under
-	 * load. As a workaround for this we configure the Replay Time
-	 * Limit to the value expected for a 512 byte MPS instead of
-	 * our actual 256 byte MPS. The numbers below are directly
-	 * from the PCIe spec table 3-4
-	 */
-	pciercx_cfg448.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG448(pcie_port));
-	switch (pciercx_cfg032.s.nlw) {
-	case 1: /* 1 lane */
-		pciercx_cfg448.s.rtl = 1677;
-		break;
-	case 2: /* 2 lanes */
-		pciercx_cfg448.s.rtl = 867;
-		break;
-	case 4: /* 4 lanes */
-		pciercx_cfg448.s.rtl = 462;
-		break;
-	case 8: /* 8 lanes */
-		pciercx_cfg448.s.rtl = 258;
-		break;
-	}
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG448(pcie_port), pciercx_cfg448.u32);
-
-	return 0;
-}
-
-
-/**
- * Initialize a PCIe gen 2 port for use in host(RC) mode. It doesn't enumerate
- * the bus.
- *
- * @pcie_port: PCIe port to initialize
- *
- * Returns Zero on success.
- */
-static int __cvmx_pcie_rc_initialize_gen2(int pcie_port)
-{
-	int i;
-	union cvmx_ciu_soft_prst ciu_soft_prst;
-	union cvmx_mio_rst_ctlx mio_rst_ctl;
-	union cvmx_pemx_bar_ctl pemx_bar_ctl;
-	union cvmx_pemx_ctl_status pemx_ctl_status;
-	union cvmx_pemx_bist_status pemx_bist_status;
-	union cvmx_pemx_bist_status2 pemx_bist_status2;
-	union cvmx_pciercx_cfg032 pciercx_cfg032;
-	union cvmx_pciercx_cfg515 pciercx_cfg515;
-	union cvmx_sli_ctl_portx sli_ctl_portx;
-	union cvmx_sli_mem_access_ctl sli_mem_access_ctl;
-	union cvmx_sli_mem_access_subidx mem_access_subid;
-	union cvmx_sriox_status_reg sriox_status_reg;
-	union cvmx_pemx_bar1_indexx bar1_index;
-
-	if (octeon_has_feature(OCTEON_FEATURE_SRIO)) {
-		/* Make sure this interface isn't SRIO */
-		if (OCTEON_IS_MODEL(OCTEON_CN66XX)) {
-			/*
-			 * The CN66XX requires reading the
-			 * MIO_QLMX_CFG register to figure out the
-			 * port type.
-			 */
-			union cvmx_mio_qlmx_cfg qlmx_cfg;
-			qlmx_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(pcie_port));
-
-			if (qlmx_cfg.s.qlm_spd == 15) {
-				pr_notice("PCIe: Port %d is disabled, skipping.\n", pcie_port);
-				return -1;
-			}
-
-			switch (qlmx_cfg.s.qlm_spd) {
-			case 0x1: /* SRIO 1x4 short */
-			case 0x3: /* SRIO 1x4 long */
-			case 0x4: /* SRIO 2x2 short */
-			case 0x6: /* SRIO 2x2 long */
-				pr_notice("PCIe: Port %d is SRIO, skipping.\n", pcie_port);
-				return -1;
-			case 0x9: /* SGMII */
-				pr_notice("PCIe: Port %d is SGMII, skipping.\n", pcie_port);
-				return -1;
-			case 0xb: /* XAUI */
-				pr_notice("PCIe: Port %d is XAUI, skipping.\n", pcie_port);
-				return -1;
-			case 0x0: /* PCIE gen2 */
-			case 0x8: /* PCIE gen2 (alias) */
-			case 0x2: /* PCIE gen1 */
-			case 0xa: /* PCIE gen1 (alias) */
-				break;
-			default:
-				pr_notice("PCIe: Port %d is unknown, skipping.\n", pcie_port);
-				return -1;
-			}
-		} else {
-			sriox_status_reg.u64 = cvmx_read_csr(CVMX_SRIOX_STATUS_REG(pcie_port));
-			if (sriox_status_reg.s.srio) {
-				pr_notice("PCIe: Port %d is SRIO, skipping.\n", pcie_port);
-				return -1;
-			}
-		}
-	}
-
-#if 0
-    /* This code is so that the PCIe analyzer is able to see 63XX traffic */
-	pr_notice("PCIE : init for pcie analyzer.\n");
-	cvmx_helper_qlm_jtag_init();
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
-	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
-	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
-	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);
-	cvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);
-	cvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);
-	cvmx_helper_qlm_jtag_update(pcie_port);
-#endif
-
-	/* Make sure we aren't trying to setup a target mode interface in host mode */
-	mio_rst_ctl.u64 = cvmx_read_csr(CVMX_MIO_RST_CTLX(pcie_port));
-	if (!mio_rst_ctl.s.host_mode) {
-		pr_notice("PCIe: Port %d in endpoint mode.\n", pcie_port);
-		return -1;
-	}
-
-	/* CN63XX Pass 1.0 errata G-14395 requires the QLM De-emphasis be programmed */
-	if (OCTEON_IS_MODEL(OCTEON_CN63XX_PASS1_0)) {
-		if (pcie_port) {
-			union cvmx_ciu_qlm1 ciu_qlm;
-			ciu_qlm.u64 = cvmx_read_csr(CVMX_CIU_QLM1);
-			ciu_qlm.s.txbypass = 1;
-			ciu_qlm.s.txdeemph = 5;
-			ciu_qlm.s.txmargin = 0x17;
-			cvmx_write_csr(CVMX_CIU_QLM1, ciu_qlm.u64);
-		} else {
-			union cvmx_ciu_qlm0 ciu_qlm;
-			ciu_qlm.u64 = cvmx_read_csr(CVMX_CIU_QLM0);
-			ciu_qlm.s.txbypass = 1;
-			ciu_qlm.s.txdeemph = 5;
-			ciu_qlm.s.txmargin = 0x17;
-			cvmx_write_csr(CVMX_CIU_QLM0, ciu_qlm.u64);
-		}
-	}
-	/* Bring the PCIe out of reset */
-	if (pcie_port)
-		ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
-	else
-		ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
-	/*
-	 * After a chip reset the PCIe will also be in reset. If it
-	 * isn't, most likely someone is trying to init it again
-	 * without a proper PCIe reset
-	 */
-	if (ciu_soft_prst.s.soft_prst == 0) {
-		/* Reset the port */
-		ciu_soft_prst.s.soft_prst = 1;
-		if (pcie_port)
-			cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
-		else
-			cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
-		/* Wait until pcie resets the ports. */
-		udelay(2000);
-	}
-	if (pcie_port) {
-		ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST1);
-		ciu_soft_prst.s.soft_prst = 0;
-		cvmx_write_csr(CVMX_CIU_SOFT_PRST1, ciu_soft_prst.u64);
-	} else {
-		ciu_soft_prst.u64 = cvmx_read_csr(CVMX_CIU_SOFT_PRST);
-		ciu_soft_prst.s.soft_prst = 0;
-		cvmx_write_csr(CVMX_CIU_SOFT_PRST, ciu_soft_prst.u64);
-	}
-
-	/* Wait for PCIe reset to complete */
-	udelay(1000);
-
-	/*
-	 * Check and make sure PCIe came out of reset. If it doesn't
-	 * the board probably hasn't wired the clocks up and the
-	 * interface should be skipped.
-	 */
-	if (CVMX_WAIT_FOR_FIELD64(CVMX_MIO_RST_CTLX(pcie_port), union cvmx_mio_rst_ctlx, rst_done, ==, 1, 10000)) {
-		pr_notice("PCIe: Port %d stuck in reset, skipping.\n", pcie_port);
-		return -1;
-	}
-
-	/* Check BIST status */
-	pemx_bist_status.u64 = cvmx_read_csr(CVMX_PEMX_BIST_STATUS(pcie_port));
-	if (pemx_bist_status.u64)
-		pr_notice("PCIe: BIST FAILED for port %d (0x%016llx)\n", pcie_port, CAST64(pemx_bist_status.u64));
-	pemx_bist_status2.u64 = cvmx_read_csr(CVMX_PEMX_BIST_STATUS2(pcie_port));
-	/* Errata PCIE-14766 may cause the lower 6 bits to be randomly set on CN63XXp1 */
-	if (OCTEON_IS_MODEL(OCTEON_CN63XX_PASS1_X))
-		pemx_bist_status2.u64 &= ~0x3full;
-	if (pemx_bist_status2.u64)
-		pr_notice("PCIe: BIST2 FAILED for port %d (0x%016llx)\n", pcie_port, CAST64(pemx_bist_status2.u64));
-
-	/* Initialize the config space CSRs */
-	__cvmx_pcie_rc_initialize_config_space(pcie_port);
-
-	/* Enable gen2 speed selection */
-	pciercx_cfg515.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG515(pcie_port));
-	pciercx_cfg515.s.dsc = 1;
-	cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG515(pcie_port), pciercx_cfg515.u32);
-
-	/* Bring the link up */
-	if (__cvmx_pcie_rc_initialize_link_gen2(pcie_port)) {
-		/*
-		 * Some gen1 devices don't handle the gen 2 training
-		 * correctly. Disable gen2 and try again with only
-		 * gen1
-		 */
-		union cvmx_pciercx_cfg031 pciercx_cfg031;
-		pciercx_cfg031.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG031(pcie_port));
-		pciercx_cfg031.s.mls = 1;
-		cvmx_pcie_cfgx_write(pcie_port, CVMX_PCIERCX_CFG031(pcie_port), pciercx_cfg031.u32);
-		if (__cvmx_pcie_rc_initialize_link_gen2(pcie_port)) {
-			pr_notice("PCIe: Link timeout on port %d, probably the slot is empty\n", pcie_port);
-			return -1;
-		}
-	}
-
-	/* Store merge control (SLI_MEM_ACCESS_CTL[TIMER,MAX_WORD]) */
-	sli_mem_access_ctl.u64 = cvmx_read_csr(CVMX_PEXP_SLI_MEM_ACCESS_CTL);
-	sli_mem_access_ctl.s.max_word = 0;	/* Allow 16 words to combine */
-	sli_mem_access_ctl.s.timer = 127;	/* Wait up to 127 cycles for more data */
-	cvmx_write_csr(CVMX_PEXP_SLI_MEM_ACCESS_CTL, sli_mem_access_ctl.u64);
-
-	/* Setup Mem access SubDIDs */
-	mem_access_subid.u64 = 0;
-	mem_access_subid.s.port = pcie_port; /* Port the request is sent to. */
-	mem_access_subid.s.nmerge = 0;  /* Allow merging as it works on CN6XXX. */
-	mem_access_subid.s.esr = _CVMX_PCIE_ES;     /* Endian-swap for Reads. */
-	mem_access_subid.s.esw = _CVMX_PCIE_ES;     /* Endian-swap for Writes. */
-	mem_access_subid.s.wtype = 0;   /* "No snoop" and "Relaxed ordering" are not set */
-	mem_access_subid.s.rtype = 0;   /* "No snoop" and "Relaxed ordering" are not set */
-	/* PCIe Adddress Bits <63:34>. */
-	if (OCTEON_IS_MODEL(OCTEON_CN68XX))
-		mem_access_subid.cn68xx.ba = 0;
-	else
-		mem_access_subid.cn63xx.ba = 0;
-
-	/*
-	 * Setup mem access 12-15 for port 0, 16-19 for port 1,
-	 * supplying 36 bits of address space.
-	 */
-	for (i = 12 + pcie_port * 4; i < 16 + pcie_port * 4; i++) {
-		cvmx_write_csr(CVMX_PEXP_SLI_MEM_ACCESS_SUBIDX(i), mem_access_subid.u64);
-		/* Set each SUBID to extend the addressable range */
-		__cvmx_increment_ba(&mem_access_subid);
-	}
-
-	/*
-	 * Disable the peer to peer forwarding register. This must be
-	 * setup by the OS after it enumerates the bus and assigns
-	 * addresses to the PCIe busses.
-	 */
-	for (i = 0; i < 4; i++) {
-		cvmx_write_csr(CVMX_PEMX_P2P_BARX_START(i, pcie_port), -1);
-		cvmx_write_csr(CVMX_PEMX_P2P_BARX_END(i, pcie_port), -1);
-	}
-
-	/* Set Octeon's BAR0 to decode 0-16KB. It overlaps with Bar2 */
-	cvmx_write_csr(CVMX_PEMX_P2N_BAR0_START(pcie_port), 0);
-
-	/*
-	 * Set Octeon's BAR2 to decode 0-2^41. Bar0 and Bar1 take
-	 * precedence where they overlap. It also overlaps with the
-	 * device addresses, so make sure the peer to peer forwarding
-	 * is set right.
-	 */
-	cvmx_write_csr(CVMX_PEMX_P2N_BAR2_START(pcie_port), 0);
-
-	/*
-	 * Setup BAR2 attributes
-	 * Relaxed Ordering (NPEI_CTL_PORTn[PTLP_RO,CTLP_RO, WAIT_COM])
-	 * - PTLP_RO,CTLP_RO should normally be set (except for debug).
-	 * - WAIT_COM=0 will likely work for all applications.
-	 * Load completion relaxed ordering (NPEI_CTL_PORTn[WAITL_COM])
-	 */
-	pemx_bar_ctl.u64 = cvmx_read_csr(CVMX_PEMX_BAR_CTL(pcie_port));
-	pemx_bar_ctl.s.bar1_siz = 3;  /* 256MB BAR1*/
-	pemx_bar_ctl.s.bar2_enb = 1;
-	pemx_bar_ctl.s.bar2_esx = _CVMX_PCIE_ES;
-	pemx_bar_ctl.s.bar2_cax = 0;
-	cvmx_write_csr(CVMX_PEMX_BAR_CTL(pcie_port), pemx_bar_ctl.u64);
-	sli_ctl_portx.u64 = cvmx_read_csr(CVMX_PEXP_SLI_CTL_PORTX(pcie_port));
-	sli_ctl_portx.s.ptlp_ro = 1;
-	sli_ctl_portx.s.ctlp_ro = 1;
-	sli_ctl_portx.s.wait_com = 0;
-	sli_ctl_portx.s.waitl_com = 0;
-	cvmx_write_csr(CVMX_PEXP_SLI_CTL_PORTX(pcie_port), sli_ctl_portx.u64);
-
-	/* BAR1 follows BAR2 */
-	cvmx_write_csr(CVMX_PEMX_P2N_BAR1_START(pcie_port), CVMX_PCIE_BAR1_RC_BASE);
-
-	bar1_index.u64 = 0;
-	bar1_index.s.addr_idx = (CVMX_PCIE_BAR1_PHYS_BASE >> 22);
-	bar1_index.s.ca = 1;       /* Not Cached */
-	bar1_index.s.end_swp = _CVMX_PCIE_ES;  /* Endian Swap mode */
-	bar1_index.s.addr_v = 1;   /* Valid entry */
-
-	for (i = 0; i < 16; i++) {
-		cvmx_write_csr(CVMX_PEMX_BAR1_INDEXX(i, pcie_port), bar1_index.u64);
-		/* 256MB / 16 >> 22 == 4 */
-		bar1_index.s.addr_idx += (((1ull << 28) / 16ull) >> 22);
-	}
-
-	/*
-	 * Allow config retries for 250ms. Count is based off the 5Ghz
-	 * SERDES clock.
-	 */
-	pemx_ctl_status.u64 = cvmx_read_csr(CVMX_PEMX_CTL_STATUS(pcie_port));
-	pemx_ctl_status.s.cfg_rtry = 250 * 5000000 / 0x10000;
-	cvmx_write_csr(CVMX_PEMX_CTL_STATUS(pcie_port), pemx_ctl_status.u64);
-
-	/* Display the link status */
-	pciercx_cfg032.u32 = cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
-	pr_notice("PCIe: Port %d link active, %d lanes, speed gen%d\n", pcie_port, pciercx_cfg032.s.nlw, pciercx_cfg032.s.ls);
-
-	return 0;
-}
-
-/**
- * Initialize a PCIe port for use in host(RC) mode. It doesn't enumerate the bus.
- *
- * @pcie_port: PCIe port to initialize
- *
- * Returns Zero on success
- */
-static int cvmx_pcie_rc_initialize(int pcie_port)
-{
-	int result;
-	if (octeon_has_feature(OCTEON_FEATURE_NPEI))
-		result = __cvmx_pcie_rc_initialize_gen1(pcie_port);
-	else
-		result = __cvmx_pcie_rc_initialize_gen2(pcie_port);
-	return result;
-}
-
-/* Above was cvmx-pcie.c, below original pcie.c */
-
 /**
  * Map a PCI device to the appropriate interrupt line
  *
-- 
1.7.5.4

