Flow report for demonstrate
Fri Apr 23 19:48:36 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Apr 23 19:48:36 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; demonstrate                                 ;
; Top-level Entity Name              ; demonstrate                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,509 / 10,320 ( 15 % )                     ;
;     Total combinational functions  ; 1,109 / 10,320 ( 11 % )                     ;
;     Dedicated logic registers      ; 1,043 / 10,320 ( 10 % )                     ;
; Total registers                    ; 1043                                        ;
; Total pins                         ; 22 / 92 ( 24 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 36,608 / 423,936 ( 9 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/23/2021 18:46:18 ;
; Main task         ; Compilation         ;
; Revision Name     ; demonstrate         ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                         ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+---------------------+
; Assignment Name                      ; Value                                                                                                         ; Default Value ; Entity Name ; Section Id          ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+---------------------+
; COMPILER_SIGNATURE_ID                ; 229044587278478.161917477709868                                                                               ; --            ; --          ; --                  ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                            ; --            ; --          ; switch_vlg_tst      ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                            ; --            ; --          ; switch_ctrl_vlg_tst ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                            ; --            ; --          ; demonstrate_vlg_tst ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; switch_ctrl_vlg_tst                                                                                           ; --            ; --          ; eda_simulation      ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                   ; --            ; --          ; eda_simulation      ;
; EDA_SIMULATION_TOOL                  ; QuestaSim (Verilog)                                                                                           ; <None>        ; --          ; --                  ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                               ; --            ; --          ; eda_simulation      ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/switch.vt                                                                                 ; --            ; --          ; switch_vlg_tst      ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/switch_ctrl.vt                                                                            ; --            ; --          ; switch_ctrl_vlg_tst ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/demonstrate.vt                                                                            ; --            ; --          ; demonstrate_vlg_tst ;
; EDA_TEST_BENCH_MODULE_NAME           ; switch_vlg_tst                                                                                                ; --            ; --          ; switch_vlg_tst      ;
; EDA_TEST_BENCH_MODULE_NAME           ; switch_ctrl_vlg_tst                                                                                           ; --            ; --          ; switch_ctrl_vlg_tst ;
; EDA_TEST_BENCH_MODULE_NAME           ; demonstrate_vlg_tst                                                                                           ; --            ; --          ; demonstrate_vlg_tst ;
; EDA_TEST_BENCH_NAME                  ; switch_vlg_tst                                                                                                ; --            ; --          ; eda_simulation      ;
; EDA_TEST_BENCH_NAME                  ; switch_ctrl_vlg_tst                                                                                           ; --            ; --          ; eda_simulation      ;
; EDA_TEST_BENCH_NAME                  ; demonstrate_vlg_tst                                                                                           ; --            ; --          ; eda_simulation      ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                          ; --            ; --          ; eda_simulation      ;
; ENABLE_SIGNALTAP                     ; On                                                                                                            ; --            ; --          ; --                  ;
; IP_TOOL_NAME                         ; FIFO                                                                                                          ; --            ; --          ; --                  ;
; IP_TOOL_VERSION                      ; 13.1                                                                                                          ; --            ; --          ; --                  ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                            ; --            ; --          ; --                  ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                             ; --            ; --          ; --                  ;
; MISC_FILE                            ; AD_FIFO_inst.v                                                                                                ; --            ; --          ; --                  ;
; MISC_FILE                            ; AD_FIFO_bb.v                                                                                                  ; --            ; --          ; --                  ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                             ; --            ; --          ; --                  ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                             ; --            ; --          ; --                  ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                    ; --            ; --          ; --                  ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                    ; --            ; --          ; --                  ;
; PARTITION_COLOR                      ; 16764057                                                                                                      ; --            ; --          ; Top                 ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                         ; --            ; --          ; Top                 ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                        ; --            ; --          ; Top                 ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                           ; --            ; --          ; --                  ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                         ; --            ; --          ; --                  ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                  ; --            ; --          ; --                  ;
; SLD_FILE                             ; db/stp4_auto_stripped.stp                                                                                     ; --            ; --          ; --                  ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                           ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                 ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                       ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                       ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                        ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                 ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=128                                                                                          ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                    ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                             ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                        ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                  ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                           ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=128                                                                                          ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                      ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                          ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                  ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                 ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=23                                                                                              ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=23                                                                                           ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=90                                                                                  ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=20690                                                                                     ; --            ; --          ; auto_signaltap_0    ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=18751                                                                                     ; --            ; --          ; auto_signaltap_0    ;
; USE_SIGNALTAP_FILE                   ; stp4.stp                                                                                                      ; --            ; --          ; --                  ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:04     ; 1.0                     ; 645 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:07     ; 1.4                     ; 1345 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 521 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 612 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:07     ; 2.0                     ; 638 MB              ; 00:00:11                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 1355 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 615 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:07     ; 1.5                     ; 618 MB              ; 00:00:07                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.5                     ; 1345 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 521 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 621 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 626 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 1345 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 512 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 615 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 499 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 618 MB              ; 00:00:03                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 586 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.6                     ; 1344 MB             ; 00:00:06                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 617 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:07     ; 1.5                     ; 626 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 1345 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 605 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 618 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 1334 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 521 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 613 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 499 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 618 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:00     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.6                     ; 1355 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 521 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 610 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 618 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:00     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.6                     ; 1348 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 623 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 497 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:07     ; 1.5                     ; 615 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 1346 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 609 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 487 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 619 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 1337 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 610 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:07     ; 1.5                     ; 615 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 585 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 1344 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 517 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 614 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 492 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:07     ; 1.9                     ; 627 MB              ; 00:00:12                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 577 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 1349 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 521 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 609 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 494 MB              ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 533 MB              ; 00:00:01                           ;
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 533 MB              ; 00:00:01                           ;
; Analysis & Synthesis      ; 00:00:00     ; 1.0                     ; 533 MB              ; 00:00:00                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 626 MB              ; 00:00:08                           ;
; Analysis & Synthesis      ; 00:00:06     ; 1.5                     ; 630 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 579 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.5                     ; 1369 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 521 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 631 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 494 MB              ; 00:00:02                           ;
; Total                     ; 00:04:23     ; --                      ; --                  ; 00:05:05                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 7BMV0F92WLAYJZ1  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
quartus_cdb --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_asm --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate
quartus_sta demonstrate -c demonstrate
quartus_eda --read_settings_files=off --write_settings_files=off demonstrate -c demonstrate



