GNU Emacs extension that parse a Verilog design and provide some navigation facilities like hierarchy bar and wire following capabilities.

[![asciicast](https://asciinema.org/a/191880.png)](https://asciinema.org/a/191880)

Beta state