# ğŸ§  Sparse Memory (SystemVerilog Project)

## ğŸ“˜ Overview
This project implements a **Sparse Memory module** in **SystemVerilog**, designed to efficiently store and access data in a sparse address space. It includes a comprehensive **testbench** and **simulation setup** for functional verification using ModelSim or other HDL simulators.

---

## ğŸš€ Features
- Efficient **sparse memory architecture** that stores only non-empty addresses.
- Supports **read** and **write** operations with customizable address and data widths.
- Includes a **SystemVerilog testbench** for functional verification.
- Compatible with **ModelSim**, **QuestaSim**, or any SystemVerilog simulator.
- Waveform screenshot provided for simulation verification.

---

## ğŸ“‚ Project Structure
```
Sparse Memory/
â”œâ”€â”€ sparse_mem.sv              # Main Sparse Memory module
â”œâ”€â”€ tb_sparse_mem.sv           # Testbench for verification
â”œâ”€â”€ Sparse Memory.cr.mti       # ModelSim simulation configuration
â”œâ”€â”€ Screenshot 2025-10-17.png  # Simulation result (waveform/output)
```

---

## âš™ï¸ How to Run

### ğŸ§° Using ModelSim
1. Open **ModelSim** or **QuestaSim**.
2. Add the project files to your workspace:
   ```bash
   vlog sparse_mem.sv tb_sparse_mem.sv
   vsim work.tb_sparse_mem
   run -all
   ```
   Or simply run the provided `.cr.mti` file for automated setup.

3. Open the **Waveform** window to visualize signals and verify output behavior.

---

## ğŸ§ª Testbench Description
The `tb_sparse_mem.sv` file includes:
- Memory initialization.
- Multiple **read/write tests**.
- Verification of expected data integrity.
- Console output and waveform generation for debugging.

---

## ğŸ“¸ Simulation Output
Below is an example waveform from the simulation:

![Simulation Result](./Screenshot%202025-10-17%20213148.png)

---

## ğŸ§© Tools Used
- **Language:** SystemVerilog  
- **Simulator:** ModelSim / QuestaSim  
- **Operating System:** Windows / Linux  

---

## ğŸ‘¨â€ğŸ’» Author
**Abdullah Ibrahim**  
Nanotechnology and Nanoelectronics Engineering Student  
Zewail City of Science and Technology  

ğŸ“§ Contact: [Email](s-abdullah.afifi@zewailcity.edu.eg)  
ğŸŒ GitHub: [Abdullah Afifi](https://github.com/Abdullah-x-bit)

---

â­ **If you find this project useful, consider giving it a star on GitHub!**
