module  address_counter_edit 	(#parameter ADDR_NUM = 64)
					( input LRCLK, poweron,
					  input [15:0] row,
					  output[7:0] counter
					);
					

logic [30:0] clock_counter;					
					

always_ff @ (posedge LRCLK) begin

	if(~poweron)begin
		counter <= 'b0;
		clock_counter <= 'd0;
	end
	else if (clock_counter == ADDR_NUM - 1)begin
		counter <= counter + 'b1;
		clock_counter <= 'd0;
	end
	else begin
		clock_counter <= clock_counter + 'd1;
	end

end
					
endmodule 