ISim log file
Running: C:\Users\shenx\Documents\computer organization and design\Exp09-12\cOExp12-MSOC\OExp12-MSOC\M_datapath_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: For instance uut/RegWriteAddrMux/, width 6 of formal port I1 is not equal to width 5 of actual.
WARNING:  For instance uut/RegWriteAddrMux/, width 6 of formal port I2 is not equal to width 5 of actual constant.
WARNING:  For instance uut/RegWriteAddrMux/, width 6 of formal port I3 is not equal to width 5 of actual constant.
WARNING: File "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 48.  For instance uut/RegWriteAddrMux/, width 6 of formal port o is not equal to width 32 of actual signal RegWriteAddr.
WARNING: File "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 48.  For instance uut/regs/, width 5 of formal port Wt_addr is not equal to width 32 of actual signal RegWriteAddr.
WARNING: File "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 50.  For instance uut/PC/, width 1 of formal port CE is not equal to width 32 of actual signal CE.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
