D2.2.169 PRIMASK, Exception Mask Register 
<P></P>
<P>The PRIMASK characteristics are:<BR>Purpose: Provides access to the PE PRIMASK register.<BR>Usage: constraints Privileged access only. Unprivileged access is RAZ/WI.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit read/write special-purpose register.<BR>&nbsp; This register is banked between Security states.<BR>&nbsp; <BR>Bits [31:1]<BR>Reserved, RES0.</P>
<P><FONT class=extract>PM, bit [0]<BR>Exception mask register. Setting the Secure PRIMASK to one raises the execution priority to 0. Setting the Non-secure PRIMASK to one raises the execution priority to 0 if AIRCR.PRIS is clear, or 0x80 if AIRCR.PRIS is set.</FONT></P>
<P><FONT class=extract>The possible values of this bit are:<BR>0 No effect on execution priority.<BR>1 Boosts execution priority to either 0 or 0x80.</FONT></P>
<P><FONT class=extract>This bit resets to zero on a Warm reset.</FONT>