
MPPT_Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000212a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000212  00800060  0000212a  000021be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000017  00800272  00800272  000023d0  2**0
                  ALLOC
  3 .stab         00001284  00000000  00000000  000023d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ae8  00000000  00000000  00003654  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000413c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  000042dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  000044ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000068d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00007c5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00008e38  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00008ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  000092ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009c5c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 68 08 	jmp	0x10d0	; 0x10d0 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e2       	ldi	r30, 0x2A	; 42
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 38       	cpi	r26, 0x89	; 137
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 1b 0b 	call	0x1636	; 0x1636 <main>
      8a:	0c 94 93 10 	jmp	0x2126	; 0x2126 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 17 10 	jmp	0x202e	; 0x202e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e6       	ldi	r26, 0x65	; 101
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 33 10 	jmp	0x2066	; 0x2066 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 3f 10 	jmp	0x207e	; 0x207e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 3f 10 	jmp	0x207e	; 0x207e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 17 10 	jmp	0x202e	; 0x202e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	85 e6       	ldi	r24, 0x65	; 101
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 33 10 	jmp	0x2066	; 0x2066 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1f 10 	jmp	0x203e	; 0x203e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e6       	ldi	r22, 0x65	; 101
     69c:	71 e0       	ldi	r23, 0x01	; 1
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 3f 10 	jmp	0x207e	; 0x207e <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 3f 10 	jmp	0x207e	; 0x207e <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 3f 10 	jmp	0x207e	; 0x207e <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 27 10 	jmp	0x204e	; 0x204e <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 43 10 	jmp	0x2086	; 0x2086 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 1f 10 	jmp	0x203e	; 0x203e <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e3 59       	subi	r30, 0x93	; 147
     aca:	fe 4f       	sbci	r31, 0xFE	; 254
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <ADC_Init>:
uint8_t step = 0x1; // Three point measurement step size
volatile uint16_t ticks = 0;

/* ADC init */
void ADC_Init(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
  // Reference: Use Vcc as AVcc
  ADMUX = (1<<REFS0);
     e36:	e7 e2       	ldi	r30, 0x27	; 39
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	80 e4       	ldi	r24, 0x40	; 64
     e3c:	80 83       	st	Z, r24

  /* Bit ADFR ("free running") in ADCSRA is zero
   * by default which means single conversion */

  // Enable frequency divider
  ADCSRA = (1<<ADPS1) | (1<<ADPS0);
     e3e:	e6 e2       	ldi	r30, 0x26	; 38
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	83 e0       	ldi	r24, 0x03	; 3
     e44:	80 83       	st	Z, r24
  // set ADC enable
  ADCSRA |= (1<<ADEN);
     e46:	a6 e2       	ldi	r26, 0x26	; 38
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e6 e2       	ldi	r30, 0x26	; 38
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	80 68       	ori	r24, 0x80	; 128
     e52:	8c 93       	st	X, r24

  /* After activating the ADC, a warm-up readout is
   * recommended to increase accuracy */

  // run ADC readout
  ADCSRA |= (1<<ADSC);
     e54:	a6 e2       	ldi	r26, 0x26	; 38
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	e6 e2       	ldi	r30, 0x26	; 38
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	80 64       	ori	r24, 0x40	; 64
     e60:	8c 93       	st	X, r24
  // wait until finished
  while (ADCSRA & (1<<ADSC) ) {
     e62:	e6 e2       	ldi	r30, 0x26	; 38
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	88 2f       	mov	r24, r24
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	80 74       	andi	r24, 0x40	; 64
     e6e:	90 70       	andi	r25, 0x00	; 0
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	b9 f7       	brne	.-18     	; 0xe62 <ADC_Init+0x34>
  }
}
     e74:	cf 91       	pop	r28
     e76:	df 91       	pop	r29
     e78:	08 95       	ret

00000e7a <ADC_Read>:



/* ADC read, single conversion */
uint16_t ADC_Read( uint8_t channel )
{
     e7a:	df 93       	push	r29
     e7c:	cf 93       	push	r28
     e7e:	0f 92       	push	r0
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
     e84:	89 83       	std	Y+1, r24	; 0x01
  /* Select ADC channel */
  ADMUX = (ADMUX & ~(0x1F)) | (channel & 0x1F);
     e86:	a7 e2       	ldi	r26, 0x27	; 39
     e88:	b0 e0       	ldi	r27, 0x00	; 0
     e8a:	e7 e2       	ldi	r30, 0x27	; 39
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	98 2f       	mov	r25, r24
     e92:	90 7e       	andi	r25, 0xE0	; 224
     e94:	89 81       	ldd	r24, Y+1	; 0x01
     e96:	8f 71       	andi	r24, 0x1F	; 31
     e98:	89 2b       	or	r24, r25
     e9a:	8c 93       	st	X, r24
  // single conversion
  ADCSRA |= (1<<ADSC);
     e9c:	a6 e2       	ldi	r26, 0x26	; 38
     e9e:	b0 e0       	ldi	r27, 0x00	; 0
     ea0:	e6 e2       	ldi	r30, 0x26	; 38
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	80 64       	ori	r24, 0x40	; 64
     ea8:	8c 93       	st	X, r24
  // wait for conversion until finished
  while (ADCSRA & (1<<ADSC) ) {
     eaa:	e6 e2       	ldi	r30, 0x26	; 38
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	88 2f       	mov	r24, r24
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	80 74       	andi	r24, 0x40	; 64
     eb6:	90 70       	andi	r25, 0x00	; 0
     eb8:	00 97       	sbiw	r24, 0x00	; 0
     eba:	b9 f7       	brne	.-18     	; 0xeaa <ADC_Read+0x30>
  }
  return ADCW;
     ebc:	e4 e2       	ldi	r30, 0x24	; 36
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	91 81       	ldd	r25, Z+1	; 0x01
}
     ec4:	0f 90       	pop	r0
     ec6:	cf 91       	pop	r28
     ec8:	df 91       	pop	r29
     eca:	08 95       	ret

00000ecc <ADC_Read_Avg>:



/* Multiple ADC readouts, calculate average	 */
uint16_t ADC_Read_Avg( uint8_t channel, uint8_t nsamples )
	{
     ecc:	df 93       	push	r29
     ece:	cf 93       	push	r28
     ed0:	cd b7       	in	r28, 0x3d	; 61
     ed2:	de b7       	in	r29, 0x3e	; 62
     ed4:	27 97       	sbiw	r28, 0x07	; 7
     ed6:	0f b6       	in	r0, 0x3f	; 63
     ed8:	f8 94       	cli
     eda:	de bf       	out	0x3e, r29	; 62
     edc:	0f be       	out	0x3f, r0	; 63
     ede:	cd bf       	out	0x3d, r28	; 61
     ee0:	8e 83       	std	Y+6, r24	; 0x06
     ee2:	6f 83       	std	Y+7, r22	; 0x07
	uint32_t sum = 0;
     ee4:	1a 82       	std	Y+2, r1	; 0x02
     ee6:	1b 82       	std	Y+3, r1	; 0x03
     ee8:	1c 82       	std	Y+4, r1	; 0x04
     eea:	1d 82       	std	Y+5, r1	; 0x05

	for (uint8_t i = 0; i < nsamples; ++i ) {
     eec:	19 82       	std	Y+1, r1	; 0x01
     eee:	15 c0       	rjmp	.+42     	; 0xf1a <ADC_Read_Avg+0x4e>
		sum += ADC_Read( channel );
     ef0:	8e 81       	ldd	r24, Y+6	; 0x06
     ef2:	0e 94 3d 07 	call	0xe7a	; 0xe7a <ADC_Read>
     ef6:	9c 01       	movw	r18, r24
     ef8:	40 e0       	ldi	r20, 0x00	; 0
     efa:	50 e0       	ldi	r21, 0x00	; 0
     efc:	8a 81       	ldd	r24, Y+2	; 0x02
     efe:	9b 81       	ldd	r25, Y+3	; 0x03
     f00:	ac 81       	ldd	r26, Y+4	; 0x04
     f02:	bd 81       	ldd	r27, Y+5	; 0x05
     f04:	82 0f       	add	r24, r18
     f06:	93 1f       	adc	r25, r19
     f08:	a4 1f       	adc	r26, r20
     f0a:	b5 1f       	adc	r27, r21
     f0c:	8a 83       	std	Y+2, r24	; 0x02
     f0e:	9b 83       	std	Y+3, r25	; 0x03
     f10:	ac 83       	std	Y+4, r26	; 0x04
     f12:	bd 83       	std	Y+5, r27	; 0x05
/* Multiple ADC readouts, calculate average	 */
uint16_t ADC_Read_Avg( uint8_t channel, uint8_t nsamples )
	{
	uint32_t sum = 0;

	for (uint8_t i = 0; i < nsamples; ++i ) {
     f14:	89 81       	ldd	r24, Y+1	; 0x01
     f16:	8f 5f       	subi	r24, 0xFF	; 255
     f18:	89 83       	std	Y+1, r24	; 0x01
     f1a:	99 81       	ldd	r25, Y+1	; 0x01
     f1c:	8f 81       	ldd	r24, Y+7	; 0x07
     f1e:	98 17       	cp	r25, r24
     f20:	38 f3       	brcs	.-50     	; 0xef0 <ADC_Read_Avg+0x24>
		sum += ADC_Read( channel );
	}

	return (uint16_t)( sum / nsamples );
     f22:	8f 81       	ldd	r24, Y+7	; 0x07
     f24:	28 2f       	mov	r18, r24
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	40 e0       	ldi	r20, 0x00	; 0
     f2a:	50 e0       	ldi	r21, 0x00	; 0
     f2c:	8a 81       	ldd	r24, Y+2	; 0x02
     f2e:	9b 81       	ldd	r25, Y+3	; 0x03
     f30:	ac 81       	ldd	r26, Y+4	; 0x04
     f32:	bd 81       	ldd	r27, Y+5	; 0x05
     f34:	bc 01       	movw	r22, r24
     f36:	cd 01       	movw	r24, r26
     f38:	0e 94 f5 0f 	call	0x1fea	; 0x1fea <__udivmodsi4>
     f3c:	da 01       	movw	r26, r20
     f3e:	c9 01       	movw	r24, r18
	}
     f40:	27 96       	adiw	r28, 0x07	; 7
     f42:	0f b6       	in	r0, 0x3f	; 63
     f44:	f8 94       	cli
     f46:	de bf       	out	0x3e, r29	; 62
     f48:	0f be       	out	0x3f, r0	; 63
     f4a:	cd bf       	out	0x3d, r28	; 61
     f4c:	cf 91       	pop	r28
     f4e:	df 91       	pop	r29
     f50:	08 95       	ret

00000f52 <uart_tx_enable>:


/* UART init */
void uart_tx_enable(void)
	{
     f52:	df 93       	push	r29
     f54:	cf 93       	push	r28
     f56:	cd b7       	in	r28, 0x3d	; 61
     f58:	de b7       	in	r29, 0x3e	; 62
		UBRRH = UBRR_SETTING >> 8;
     f5a:	e0 e4       	ldi	r30, 0x40	; 64
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	10 82       	st	Z, r1
		UBRRL = UBRR_SETTING & 0xFF;
     f60:	e9 e2       	ldi	r30, 0x29	; 41
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	86 e0       	ldi	r24, 0x06	; 6
     f66:	80 83       	st	Z, r24

	// enable UART TX
		UCSRB |= (1<<TXEN);
     f68:	aa e2       	ldi	r26, 0x2A	; 42
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	ea e2       	ldi	r30, 0x2A	; 42
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	88 60       	ori	r24, 0x08	; 8
     f74:	8c 93       	st	X, r24
	// select asynchronous mode 8N1
		UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);  // asynchronous mode 8N1
     f76:	e0 e4       	ldi	r30, 0x40	; 64
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	86 e8       	ldi	r24, 0x86	; 134
     f7c:	80 83       	st	Z, r24
		}
     f7e:	cf 91       	pop	r28
     f80:	df 91       	pop	r29
     f82:	08 95       	ret

00000f84 <uart_tx_disable>:


/* UART disable */
void uart_tx_disable(void)
	{
     f84:	df 93       	push	r29
     f86:	cf 93       	push	r28
     f88:	cd b7       	in	r28, 0x3d	; 61
     f8a:	de b7       	in	r29, 0x3e	; 62
		UCSRB |= (0<<TXEN);	 // disable UART TX
     f8c:	ea e2       	ldi	r30, 0x2A	; 42
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	aa e2       	ldi	r26, 0x2A	; 42
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	8c 91       	ld	r24, X
     f96:	80 83       	st	Z, r24
		}
     f98:	cf 91       	pop	r28
     f9a:	df 91       	pop	r29
     f9c:	08 95       	ret

00000f9e <uart_putc>:

/* UART send single character */
int uart_putc(unsigned char c) {
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	0f 92       	push	r0
     fa4:	cd b7       	in	r28, 0x3d	; 61
     fa6:	de b7       	in	r29, 0x3e	; 62
     fa8:	89 83       	std	Y+1, r24	; 0x01
	// wait until transmit is possible
	while (!(UCSRA & (1<<UDRE))) {
     faa:	eb e2       	ldi	r30, 0x2B	; 43
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	88 2f       	mov	r24, r24
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	80 72       	andi	r24, 0x20	; 32
     fb6:	90 70       	andi	r25, 0x00	; 0
     fb8:	00 97       	sbiw	r24, 0x00	; 0
     fba:	b9 f3       	breq	.-18     	; 0xfaa <uart_putc+0xc>
	}
// send character
	UDR = c;
     fbc:	ec e2       	ldi	r30, 0x2C	; 44
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	80 83       	st	Z, r24
	return 0;
     fc4:	80 e0       	ldi	r24, 0x00	; 0
     fc6:	90 e0       	ldi	r25, 0x00	; 0
}
     fc8:	0f 90       	pop	r0
     fca:	cf 91       	pop	r28
     fcc:	df 91       	pop	r29
     fce:	08 95       	ret

00000fd0 <uart_puts>:


/* UART send string */
void uart_puts(char *s)
	{
     fd0:	df 93       	push	r29
     fd2:	cf 93       	push	r28
     fd4:	00 d0       	rcall	.+0      	; 0xfd6 <uart_puts+0x6>
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62
     fda:	9a 83       	std	Y+2, r25	; 0x02
     fdc:	89 83       	std	Y+1, r24	; 0x01
     fde:	0a c0       	rjmp	.+20     	; 0xff4 <uart_puts+0x24>
		while (*s)
		{	//transmit as long as  *s != '\0'
			uart_putc(*s);
     fe0:	e9 81       	ldd	r30, Y+1	; 0x01
     fe2:	fa 81       	ldd	r31, Y+2	; 0x02
     fe4:	80 81       	ld	r24, Z
     fe6:	0e 94 cf 07 	call	0xf9e	; 0xf9e <uart_putc>
			s++;
     fea:	89 81       	ldd	r24, Y+1	; 0x01
     fec:	9a 81       	ldd	r25, Y+2	; 0x02
     fee:	01 96       	adiw	r24, 0x01	; 1
     ff0:	9a 83       	std	Y+2, r25	; 0x02
     ff2:	89 83       	std	Y+1, r24	; 0x01


/* UART send string */
void uart_puts(char *s)
	{
		while (*s)
     ff4:	e9 81       	ldd	r30, Y+1	; 0x01
     ff6:	fa 81       	ldd	r31, Y+2	; 0x02
     ff8:	80 81       	ld	r24, Z
     ffa:	88 23       	and	r24, r24
     ffc:	89 f7       	brne	.-30     	; 0xfe0 <uart_puts+0x10>
		{	//transmit as long as  *s != '\0'
			uart_putc(*s);
			s++;
		}
	}
     ffe:	0f 90       	pop	r0
    1000:	0f 90       	pop	r0
    1002:	cf 91       	pop	r28
    1004:	df 91       	pop	r29
    1006:	08 95       	ret

00001008 <low_voltage_disconnect>:

/* Low voltage disconnect */
void low_voltage_disconnect (uint16_t voltage) {
    1008:	df 93       	push	r29
    100a:	cf 93       	push	r28
    100c:	00 d0       	rcall	.+0      	; 0x100e <low_voltage_disconnect+0x6>
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
    1012:	9a 83       	std	Y+2, r25	; 0x02
    1014:	89 83       	std	Y+1, r24	; 0x01
	// Battery voltage level that enables load in mV
	if (voltage > 12300)
    1016:	89 81       	ldd	r24, Y+1	; 0x01
    1018:	9a 81       	ldd	r25, Y+2	; 0x02
    101a:	20 e3       	ldi	r18, 0x30	; 48
    101c:	8d 30       	cpi	r24, 0x0D	; 13
    101e:	92 07       	cpc	r25, r18
    1020:	20 f0       	brcs	.+8      	; 0x102a <low_voltage_disconnect+0x22>
	{
	PORTD = (1<<PD7) ;
    1022:	e2 e3       	ldi	r30, 0x32	; 50
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 e8       	ldi	r24, 0x80	; 128
    1028:	80 83       	st	Z, r24
	}
	 // Battery voltage level that enables load in mV
	if (voltage < 11800)
    102a:	89 81       	ldd	r24, Y+1	; 0x01
    102c:	9a 81       	ldd	r25, Y+2	; 0x02
    102e:	2e e2       	ldi	r18, 0x2E	; 46
    1030:	88 31       	cpi	r24, 0x18	; 24
    1032:	92 07       	cpc	r25, r18
    1034:	18 f4       	brcc	.+6      	; 0x103c <low_voltage_disconnect+0x34>
	{
	PORTD = (0<<PD7);
    1036:	e2 e3       	ldi	r30, 0x32	; 50
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	10 82       	st	Z, r1
	}
	if (PORTD == (1<<PD7))
    103c:	e2 e3       	ldi	r30, 0x32	; 50
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	80 81       	ld	r24, Z
    1042:	80 38       	cpi	r24, 0x80	; 128
    1044:	29 f4       	brne	.+10     	; 0x1050 <low_voltage_disconnect+0x48>
	{
		uart_puts("Load enabled\r\n");
    1046:	80 e6       	ldi	r24, 0x60	; 96
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <low_voltage_disconnect+0x50>
	}
	else
	{
		uart_puts("Load disabled\r\n");
    1050:	8f e6       	ldi	r24, 0x6F	; 111
    1052:	90 e0       	ldi	r25, 0x00	; 0
    1054:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	}
}
    1058:	0f 90       	pop	r0
    105a:	0f 90       	pop	r0
    105c:	cf 91       	pop	r28
    105e:	df 91       	pop	r29
    1060:	08 95       	ret

00001062 <interrupt_based_sleep>:

/* Power saving sleep routine based on counter/timer2
 * Sleep (idle) time with 3.684 MHz clock is 70.6ms */
void interrupt_based_sleep (void)
	{
    1062:	df 93       	push	r29
    1064:	cf 93       	push	r28
    1066:	cd b7       	in	r28, 0x3d	; 61
    1068:	de b7       	in	r29, 0x3e	; 62
	TIFR |= (1<<TOV2);
    106a:	a8 e5       	ldi	r26, 0x58	; 88
    106c:	b0 e0       	ldi	r27, 0x00	; 0
    106e:	e8 e5       	ldi	r30, 0x58	; 88
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	80 81       	ld	r24, Z
    1074:	80 64       	ori	r24, 0x40	; 64
    1076:	8c 93       	st	X, r24
	// enable counter2 overflow interrupt
	TIMSK |= (1<<TOIE2);
    1078:	a9 e5       	ldi	r26, 0x59	; 89
    107a:	b0 e0       	ldi	r27, 0x00	; 0
    107c:	e9 e5       	ldi	r30, 0x59	; 89
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	80 64       	ori	r24, 0x40	; 64
    1084:	8c 93       	st	X, r24
	// Set counter2 to zero
	TCNT2 = 0x00;
    1086:	e4 e4       	ldi	r30, 0x44	; 68
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	10 82       	st	Z, r1
	sei();
    108c:	78 94       	sei
	set_sleep_mode(SLEEP_MODE_IDLE);
    108e:	a5 e5       	ldi	r26, 0x55	; 85
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e5 e5       	ldi	r30, 0x55	; 85
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	8f 74       	andi	r24, 0x4F	; 79
    109a:	8c 93       	st	X, r24
	sleep_enable();
    109c:	a5 e5       	ldi	r26, 0x55	; 85
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	e5 e5       	ldi	r30, 0x55	; 85
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	80 64       	ori	r24, 0x40	; 64
    10a8:	8c 93       	st	X, r24
	sleep_mode();
    10aa:	a5 e5       	ldi	r26, 0x55	; 85
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e5 e5       	ldi	r30, 0x55	; 85
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	80 64       	ori	r24, 0x40	; 64
    10b6:	8c 93       	st	X, r24
    10b8:	88 95       	sleep
    10ba:	a5 e5       	ldi	r26, 0x55	; 85
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	e5 e5       	ldi	r30, 0x55	; 85
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	8f 7b       	andi	r24, 0xBF	; 191
    10c6:	8c 93       	st	X, r24
	cli();
    10c8:	f8 94       	cli
	}
    10ca:	cf 91       	pop	r28
    10cc:	df 91       	pop	r29
    10ce:	08 95       	ret

000010d0 <__vector_4>:

/* ISR TIMER2 overflow routine */
ISR(TIMER2_OVF_vect)
	  {
    10d0:	1f 92       	push	r1
    10d2:	0f 92       	push	r0
    10d4:	0f b6       	in	r0, 0x3f	; 63
    10d6:	0f 92       	push	r0
    10d8:	11 24       	eor	r1, r1
    10da:	df 93       	push	r29
    10dc:	cf 93       	push	r28
    10de:	cd b7       	in	r28, 0x3d	; 61
    10e0:	de b7       	in	r29, 0x3e	; 62
	  return;
	  }
    10e2:	cf 91       	pop	r28
    10e4:	df 91       	pop	r29
    10e6:	0f 90       	pop	r0
    10e8:	0f be       	out	0x3f, r0	; 63
    10ea:	0f 90       	pop	r0
    10ec:	1f 90       	pop	r1
    10ee:	18 95       	reti

000010f0 <serialdatareport>:

void serialdatareport (void)
{
    10f0:	df 93       	push	r29
    10f2:	cf 93       	push	r28
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
    10f8:	2e 97       	sbiw	r28, 0x0e	; 14
    10fa:	0f b6       	in	r0, 0x3f	; 63
    10fc:	f8 94       	cli
    10fe:	de bf       	out	0x3e, r29	; 62
    1100:	0f be       	out	0x3f, r0	; 63
    1102:	cd bf       	out	0x3d, r28	; 61
    1104:	80 e0       	ldi	r24, 0x00	; 0
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	a0 ea       	ldi	r26, 0xA0	; 160
    110a:	b1 e4       	ldi	r27, 0x41	; 65
    110c:	8b 87       	std	Y+11, r24	; 0x0b
    110e:	9c 87       	std	Y+12, r25	; 0x0c
    1110:	ad 87       	std	Y+13, r26	; 0x0d
    1112:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1114:	6b 85       	ldd	r22, Y+11	; 0x0b
    1116:	7c 85       	ldd	r23, Y+12	; 0x0c
    1118:	8d 85       	ldd	r24, Y+13	; 0x0d
    111a:	9e 85       	ldd	r25, Y+14	; 0x0e
    111c:	20 e0       	ldi	r18, 0x00	; 0
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	4a e7       	ldi	r20, 0x7A	; 122
    1122:	53 e4       	ldi	r21, 0x43	; 67
    1124:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1128:	dc 01       	movw	r26, r24
    112a:	cb 01       	movw	r24, r22
    112c:	8f 83       	std	Y+7, r24	; 0x07
    112e:	98 87       	std	Y+8, r25	; 0x08
    1130:	a9 87       	std	Y+9, r26	; 0x09
    1132:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1134:	6f 81       	ldd	r22, Y+7	; 0x07
    1136:	78 85       	ldd	r23, Y+8	; 0x08
    1138:	89 85       	ldd	r24, Y+9	; 0x09
    113a:	9a 85       	ldd	r25, Y+10	; 0x0a
    113c:	20 e0       	ldi	r18, 0x00	; 0
    113e:	30 e0       	ldi	r19, 0x00	; 0
    1140:	40 e8       	ldi	r20, 0x80	; 128
    1142:	5f e3       	ldi	r21, 0x3F	; 63
    1144:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1148:	88 23       	and	r24, r24
    114a:	2c f4       	brge	.+10     	; 0x1156 <serialdatareport+0x66>
		__ticks = 1;
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	9e 83       	std	Y+6, r25	; 0x06
    1152:	8d 83       	std	Y+5, r24	; 0x05
    1154:	3f c0       	rjmp	.+126    	; 0x11d4 <serialdatareport+0xe4>
	else if (__tmp > 65535)
    1156:	6f 81       	ldd	r22, Y+7	; 0x07
    1158:	78 85       	ldd	r23, Y+8	; 0x08
    115a:	89 85       	ldd	r24, Y+9	; 0x09
    115c:	9a 85       	ldd	r25, Y+10	; 0x0a
    115e:	20 e0       	ldi	r18, 0x00	; 0
    1160:	3f ef       	ldi	r19, 0xFF	; 255
    1162:	4f e7       	ldi	r20, 0x7F	; 127
    1164:	57 e4       	ldi	r21, 0x47	; 71
    1166:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    116a:	18 16       	cp	r1, r24
    116c:	4c f5       	brge	.+82     	; 0x11c0 <serialdatareport+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    116e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1170:	7c 85       	ldd	r23, Y+12	; 0x0c
    1172:	8d 85       	ldd	r24, Y+13	; 0x0d
    1174:	9e 85       	ldd	r25, Y+14	; 0x0e
    1176:	20 e0       	ldi	r18, 0x00	; 0
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	40 e2       	ldi	r20, 0x20	; 32
    117c:	51 e4       	ldi	r21, 0x41	; 65
    117e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1182:	dc 01       	movw	r26, r24
    1184:	cb 01       	movw	r24, r22
    1186:	bc 01       	movw	r22, r24
    1188:	cd 01       	movw	r24, r26
    118a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    118e:	dc 01       	movw	r26, r24
    1190:	cb 01       	movw	r24, r22
    1192:	9e 83       	std	Y+6, r25	; 0x06
    1194:	8d 83       	std	Y+5, r24	; 0x05
    1196:	0f c0       	rjmp	.+30     	; 0x11b6 <serialdatareport+0xc6>
    1198:	89 e1       	ldi	r24, 0x19	; 25
    119a:	90 e0       	ldi	r25, 0x00	; 0
    119c:	9c 83       	std	Y+4, r25	; 0x04
    119e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    11a0:	8b 81       	ldd	r24, Y+3	; 0x03
    11a2:	9c 81       	ldd	r25, Y+4	; 0x04
    11a4:	01 97       	sbiw	r24, 0x01	; 1
    11a6:	f1 f7       	brne	.-4      	; 0x11a4 <serialdatareport+0xb4>
    11a8:	9c 83       	std	Y+4, r25	; 0x04
    11aa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11ac:	8d 81       	ldd	r24, Y+5	; 0x05
    11ae:	9e 81       	ldd	r25, Y+6	; 0x06
    11b0:	01 97       	sbiw	r24, 0x01	; 1
    11b2:	9e 83       	std	Y+6, r25	; 0x06
    11b4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11b6:	8d 81       	ldd	r24, Y+5	; 0x05
    11b8:	9e 81       	ldd	r25, Y+6	; 0x06
    11ba:	00 97       	sbiw	r24, 0x00	; 0
    11bc:	69 f7       	brne	.-38     	; 0x1198 <serialdatareport+0xa8>
    11be:	14 c0       	rjmp	.+40     	; 0x11e8 <serialdatareport+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11c0:	6f 81       	ldd	r22, Y+7	; 0x07
    11c2:	78 85       	ldd	r23, Y+8	; 0x08
    11c4:	89 85       	ldd	r24, Y+9	; 0x09
    11c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    11c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11cc:	dc 01       	movw	r26, r24
    11ce:	cb 01       	movw	r24, r22
    11d0:	9e 83       	std	Y+6, r25	; 0x06
    11d2:	8d 83       	std	Y+5, r24	; 0x05
    11d4:	8d 81       	ldd	r24, Y+5	; 0x05
    11d6:	9e 81       	ldd	r25, Y+6	; 0x06
    11d8:	9a 83       	std	Y+2, r25	; 0x02
    11da:	89 83       	std	Y+1, r24	; 0x01
    11dc:	89 81       	ldd	r24, Y+1	; 0x01
    11de:	9a 81       	ldd	r25, Y+2	; 0x02
    11e0:	01 97       	sbiw	r24, 0x01	; 1
    11e2:	f1 f7       	brne	.-4      	; 0x11e0 <serialdatareport+0xf0>
    11e4:	9a 83       	std	Y+2, r25	; 0x02
    11e6:	89 83       	std	Y+1, r24	; 0x01
	// Experiment: Prevent serial data from getting garbled.
	_delay_ms(20);
	// Prepare UART for sending data
	uart_tx_enable();
    11e8:	0e 94 a9 07 	call	0xf52	; 0xf52 <uart_tx_enable>
	// Read ADC channel 2, calculate average from 10 readings
	solar_in_adcval = ADC_Read_Avg(2, 32);
    11ec:	82 e0       	ldi	r24, 0x02	; 2
    11ee:	60 e2       	ldi	r22, 0x20	; 32
    11f0:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    11f4:	90 93 79 02 	sts	0x0279, r25
    11f8:	80 93 78 02 	sts	0x0278, r24
	v_in_value = (29.13 * solar_in_adcval);
    11fc:	80 91 78 02 	lds	r24, 0x0278
    1200:	90 91 79 02 	lds	r25, 0x0279
    1204:	cc 01       	movw	r24, r24
    1206:	a0 e0       	ldi	r26, 0x00	; 0
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	bc 01       	movw	r22, r24
    120c:	cd 01       	movw	r24, r26
    120e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1212:	dc 01       	movw	r26, r24
    1214:	cb 01       	movw	r24, r22
    1216:	bc 01       	movw	r22, r24
    1218:	cd 01       	movw	r24, r26
    121a:	2d e3       	ldi	r18, 0x3D	; 61
    121c:	3a e0       	ldi	r19, 0x0A	; 10
    121e:	49 ee       	ldi	r20, 0xE9	; 233
    1220:	51 e4       	ldi	r21, 0x41	; 65
    1222:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1226:	dc 01       	movw	r26, r24
    1228:	cb 01       	movw	r24, r22
    122a:	bc 01       	movw	r22, r24
    122c:	cd 01       	movw	r24, r26
    122e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1232:	dc 01       	movw	r26, r24
    1234:	cb 01       	movw	r24, r22
    1236:	90 93 85 02 	sts	0x0285, r25
    123a:	80 93 84 02 	sts	0x0284, r24
	uart_puts("V_in ");
    123e:	8f e7       	ldi	r24, 0x7F	; 127
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	// convert to ascii using 10 for radix 10 -> decimalsystem
	itoa( v_in_value, vo, 10 );
    1246:	80 91 84 02 	lds	r24, 0x0284
    124a:	90 91 85 02 	lds	r25, 0x0285
    124e:	2d e6       	ldi	r18, 0x6D	; 109
    1250:	32 e0       	ldi	r19, 0x02	; 2
    1252:	b9 01       	movw	r22, r18
    1254:	4a e0       	ldi	r20, 0x0A	; 10
    1256:	50 e0       	ldi	r21, 0x00	; 0
    1258:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
	uart_puts( vo );
    125c:	8d e6       	ldi	r24, 0x6D	; 109
    125e:	92 e0       	ldi	r25, 0x02	; 2
    1260:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	uart_puts(" mV""\r\n");
    1264:	85 e8       	ldi	r24, 0x85	; 133
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>

	v_out_adcval = ADC_Read_Avg(0, 32);
    126c:	80 e0       	ldi	r24, 0x00	; 0
    126e:	60 e2       	ldi	r22, 0x20	; 32
    1270:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    1274:	90 93 7b 02 	sts	0x027B, r25
    1278:	80 93 7a 02 	sts	0x027A, r24
	v_out_value = (17.57 * v_out_adcval);
    127c:	80 91 7a 02 	lds	r24, 0x027A
    1280:	90 91 7b 02 	lds	r25, 0x027B
    1284:	cc 01       	movw	r24, r24
    1286:	a0 e0       	ldi	r26, 0x00	; 0
    1288:	b0 e0       	ldi	r27, 0x00	; 0
    128a:	bc 01       	movw	r22, r24
    128c:	cd 01       	movw	r24, r26
    128e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1292:	dc 01       	movw	r26, r24
    1294:	cb 01       	movw	r24, r22
    1296:	bc 01       	movw	r22, r24
    1298:	cd 01       	movw	r24, r26
    129a:	2c e5       	ldi	r18, 0x5C	; 92
    129c:	3f e8       	ldi	r19, 0x8F	; 143
    129e:	4c e8       	ldi	r20, 0x8C	; 140
    12a0:	51 e4       	ldi	r21, 0x41	; 65
    12a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12a6:	dc 01       	movw	r26, r24
    12a8:	cb 01       	movw	r24, r22
    12aa:	bc 01       	movw	r22, r24
    12ac:	cd 01       	movw	r24, r26
    12ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12b2:	dc 01       	movw	r26, r24
    12b4:	cb 01       	movw	r24, r22
    12b6:	90 93 81 02 	sts	0x0281, r25
    12ba:	80 93 80 02 	sts	0x0280, r24
	uart_puts("V_out ");
    12be:	8b e8       	ldi	r24, 0x8B	; 139
    12c0:	90 e0       	ldi	r25, 0x00	; 0
    12c2:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	itoa( v_out_value, vo, 10 );
    12c6:	80 91 80 02 	lds	r24, 0x0280
    12ca:	90 91 81 02 	lds	r25, 0x0281
    12ce:	2d e6       	ldi	r18, 0x6D	; 109
    12d0:	32 e0       	ldi	r19, 0x02	; 2
    12d2:	b9 01       	movw	r22, r18
    12d4:	4a e0       	ldi	r20, 0x0A	; 10
    12d6:	50 e0       	ldi	r21, 0x00	; 0
    12d8:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
	uart_puts( vo );
    12dc:	8d e6       	ldi	r24, 0x6D	; 109
    12de:	92 e0       	ldi	r25, 0x02	; 2
    12e0:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	uart_puts(" mV""\r\n");
    12e4:	85 e8       	ldi	r24, 0x85	; 133
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>

	uart_puts ("New PWM value: 0x");
    12ec:	82 e9       	ldi	r24, 0x92	; 146
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	itoa(OCR1A, vo, 16 );
    12f4:	ea e4       	ldi	r30, 0x4A	; 74
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	80 81       	ld	r24, Z
    12fa:	91 81       	ldd	r25, Z+1	; 0x01
    12fc:	2d e6       	ldi	r18, 0x6D	; 109
    12fe:	32 e0       	ldi	r19, 0x02	; 2
    1300:	b9 01       	movw	r22, r18
    1302:	40 e1       	ldi	r20, 0x10	; 16
    1304:	50 e0       	ldi	r21, 0x00	; 0
    1306:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
	uart_puts (vo);
    130a:	8d e6       	ldi	r24, 0x6D	; 109
    130c:	92 e0       	ldi	r25, 0x02	; 2
    130e:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	uart_puts ("\r\n");
    1312:	84 ea       	ldi	r24, 0xA4	; 164
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	uart_tx_disable();
    131a:	0e 94 c2 07 	call	0xf84	; 0xf84 <uart_tx_disable>
}
    131e:	2e 96       	adiw	r28, 0x0e	; 14
    1320:	0f b6       	in	r0, 0x3f	; 63
    1322:	f8 94       	cli
    1324:	de bf       	out	0x3e, r29	; 62
    1326:	0f be       	out	0x3f, r0	; 63
    1328:	cd bf       	out	0x3d, r28	; 61
    132a:	cf 91       	pop	r28
    132c:	df 91       	pop	r29
    132e:	08 95       	ret

00001330 <charge_end_limit>:

void charge_end_limit (void)
{
    1330:	df 93       	push	r29
    1332:	cf 93       	push	r28
    1334:	cd b7       	in	r28, 0x3d	; 61
    1336:	de b7       	in	r29, 0x3e	; 62
    1338:	6c 97       	sbiw	r28, 0x1c	; 28
    133a:	0f b6       	in	r0, 0x3f	; 63
    133c:	f8 94       	cli
    133e:	de bf       	out	0x3e, r29	; 62
    1340:	0f be       	out	0x3f, r0	; 63
    1342:	cd bf       	out	0x3d, r28	; 61
	/* Stop charging at V_out_max */

	/* Measure battery voltage */
	v_out_adcval = ADC_Read_Avg(0, 32);
    1344:	80 e0       	ldi	r24, 0x00	; 0
    1346:	60 e2       	ldi	r22, 0x20	; 32
    1348:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    134c:	90 93 7b 02 	sts	0x027B, r25
    1350:	80 93 7a 02 	sts	0x027A, r24
	v_out_value = (17.57 * v_out_adcval);
    1354:	80 91 7a 02 	lds	r24, 0x027A
    1358:	90 91 7b 02 	lds	r25, 0x027B
    135c:	cc 01       	movw	r24, r24
    135e:	a0 e0       	ldi	r26, 0x00	; 0
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	bc 01       	movw	r22, r24
    1364:	cd 01       	movw	r24, r26
    1366:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    136a:	dc 01       	movw	r26, r24
    136c:	cb 01       	movw	r24, r22
    136e:	bc 01       	movw	r22, r24
    1370:	cd 01       	movw	r24, r26
    1372:	2c e5       	ldi	r18, 0x5C	; 92
    1374:	3f e8       	ldi	r19, 0x8F	; 143
    1376:	4c e8       	ldi	r20, 0x8C	; 140
    1378:	51 e4       	ldi	r21, 0x41	; 65
    137a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    137e:	dc 01       	movw	r26, r24
    1380:	cb 01       	movw	r24, r22
    1382:	bc 01       	movw	r22, r24
    1384:	cd 01       	movw	r24, r26
    1386:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    138a:	dc 01       	movw	r26, r24
    138c:	cb 01       	movw	r24, r22
    138e:	90 93 81 02 	sts	0x0281, r25
    1392:	80 93 80 02 	sts	0x0280, r24

	if (v_out_value > v_out_max) {
    1396:	20 91 80 02 	lds	r18, 0x0280
    139a:	30 91 81 02 	lds	r19, 0x0281
    139e:	80 91 6e 02 	lds	r24, 0x026E
    13a2:	90 91 6f 02 	lds	r25, 0x026F
    13a6:	82 17       	cp	r24, r18
    13a8:	93 07       	cpc	r25, r19
    13aa:	08 f0       	brcs	.+2      	; 0x13ae <charge_end_limit+0x7e>
    13ac:	3b c1       	rjmp	.+630    	; 0x1624 <charge_end_limit+0x2f4>
		uart_puts("V_out at charge end voltage > ");
    13ae:	87 ea       	ldi	r24, 0xA7	; 167
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		itoa(v_out_max, vo, 10 );
    13b6:	80 91 6e 02 	lds	r24, 0x026E
    13ba:	90 91 6f 02 	lds	r25, 0x026F
    13be:	2d e6       	ldi	r18, 0x6D	; 109
    13c0:	32 e0       	ldi	r19, 0x02	; 2
    13c2:	b9 01       	movw	r22, r18
    13c4:	4a e0       	ldi	r20, 0x0A	; 10
    13c6:	50 e0       	ldi	r21, 0x00	; 0
    13c8:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
		uart_puts(vo);
    13cc:	8d e6       	ldi	r24, 0x6D	; 109
    13ce:	92 e0       	ldi	r25, 0x02	; 2
    13d0:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		uart_puts ("mV\r\n");
    13d4:	86 ec       	ldi	r24, 0xC6	; 198
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
    13dc:	a5 c0       	rjmp	.+330    	; 0x1528 <charge_end_limit+0x1f8>

	 while (v_out_value > v_out_max) {
		OCR1A += 1;
    13de:	aa e4       	ldi	r26, 0x4A	; 74
    13e0:	b0 e0       	ldi	r27, 0x00	; 0
    13e2:	ea e4       	ldi	r30, 0x4A	; 74
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	91 81       	ldd	r25, Z+1	; 0x01
    13ea:	01 96       	adiw	r24, 0x01	; 1
    13ec:	11 96       	adiw	r26, 0x01	; 1
    13ee:	9c 93       	st	X, r25
    13f0:	8e 93       	st	-X, r24
    13f2:	80 e0       	ldi	r24, 0x00	; 0
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	a8 e4       	ldi	r26, 0x48	; 72
    13f8:	b3 e4       	ldi	r27, 0x43	; 67
    13fa:	89 8f       	std	Y+25, r24	; 0x19
    13fc:	9a 8f       	std	Y+26, r25	; 0x1a
    13fe:	ab 8f       	std	Y+27, r26	; 0x1b
    1400:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1402:	69 8d       	ldd	r22, Y+25	; 0x19
    1404:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1406:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1408:	9c 8d       	ldd	r25, Y+28	; 0x1c
    140a:	20 e0       	ldi	r18, 0x00	; 0
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	4a e7       	ldi	r20, 0x7A	; 122
    1410:	53 e4       	ldi	r21, 0x43	; 67
    1412:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1416:	dc 01       	movw	r26, r24
    1418:	cb 01       	movw	r24, r22
    141a:	8d 8b       	std	Y+21, r24	; 0x15
    141c:	9e 8b       	std	Y+22, r25	; 0x16
    141e:	af 8b       	std	Y+23, r26	; 0x17
    1420:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1422:	6d 89       	ldd	r22, Y+21	; 0x15
    1424:	7e 89       	ldd	r23, Y+22	; 0x16
    1426:	8f 89       	ldd	r24, Y+23	; 0x17
    1428:	98 8d       	ldd	r25, Y+24	; 0x18
    142a:	20 e0       	ldi	r18, 0x00	; 0
    142c:	30 e0       	ldi	r19, 0x00	; 0
    142e:	40 e8       	ldi	r20, 0x80	; 128
    1430:	5f e3       	ldi	r21, 0x3F	; 63
    1432:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1436:	88 23       	and	r24, r24
    1438:	2c f4       	brge	.+10     	; 0x1444 <charge_end_limit+0x114>
		__ticks = 1;
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	9c 8b       	std	Y+20, r25	; 0x14
    1440:	8b 8b       	std	Y+19, r24	; 0x13
    1442:	3f c0       	rjmp	.+126    	; 0x14c2 <charge_end_limit+0x192>
	else if (__tmp > 65535)
    1444:	6d 89       	ldd	r22, Y+21	; 0x15
    1446:	7e 89       	ldd	r23, Y+22	; 0x16
    1448:	8f 89       	ldd	r24, Y+23	; 0x17
    144a:	98 8d       	ldd	r25, Y+24	; 0x18
    144c:	20 e0       	ldi	r18, 0x00	; 0
    144e:	3f ef       	ldi	r19, 0xFF	; 255
    1450:	4f e7       	ldi	r20, 0x7F	; 127
    1452:	57 e4       	ldi	r21, 0x47	; 71
    1454:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1458:	18 16       	cp	r1, r24
    145a:	4c f5       	brge	.+82     	; 0x14ae <charge_end_limit+0x17e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    145c:	69 8d       	ldd	r22, Y+25	; 0x19
    145e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1460:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1462:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1464:	20 e0       	ldi	r18, 0x00	; 0
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	40 e2       	ldi	r20, 0x20	; 32
    146a:	51 e4       	ldi	r21, 0x41	; 65
    146c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1470:	dc 01       	movw	r26, r24
    1472:	cb 01       	movw	r24, r22
    1474:	bc 01       	movw	r22, r24
    1476:	cd 01       	movw	r24, r26
    1478:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    147c:	dc 01       	movw	r26, r24
    147e:	cb 01       	movw	r24, r22
    1480:	9c 8b       	std	Y+20, r25	; 0x14
    1482:	8b 8b       	std	Y+19, r24	; 0x13
    1484:	0f c0       	rjmp	.+30     	; 0x14a4 <charge_end_limit+0x174>
    1486:	89 e1       	ldi	r24, 0x19	; 25
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	9a 8b       	std	Y+18, r25	; 0x12
    148c:	89 8b       	std	Y+17, r24	; 0x11
    148e:	89 89       	ldd	r24, Y+17	; 0x11
    1490:	9a 89       	ldd	r25, Y+18	; 0x12
    1492:	01 97       	sbiw	r24, 0x01	; 1
    1494:	f1 f7       	brne	.-4      	; 0x1492 <charge_end_limit+0x162>
    1496:	9a 8b       	std	Y+18, r25	; 0x12
    1498:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    149a:	8b 89       	ldd	r24, Y+19	; 0x13
    149c:	9c 89       	ldd	r25, Y+20	; 0x14
    149e:	01 97       	sbiw	r24, 0x01	; 1
    14a0:	9c 8b       	std	Y+20, r25	; 0x14
    14a2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14a4:	8b 89       	ldd	r24, Y+19	; 0x13
    14a6:	9c 89       	ldd	r25, Y+20	; 0x14
    14a8:	00 97       	sbiw	r24, 0x00	; 0
    14aa:	69 f7       	brne	.-38     	; 0x1486 <charge_end_limit+0x156>
    14ac:	14 c0       	rjmp	.+40     	; 0x14d6 <charge_end_limit+0x1a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14ae:	6d 89       	ldd	r22, Y+21	; 0x15
    14b0:	7e 89       	ldd	r23, Y+22	; 0x16
    14b2:	8f 89       	ldd	r24, Y+23	; 0x17
    14b4:	98 8d       	ldd	r25, Y+24	; 0x18
    14b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14ba:	dc 01       	movw	r26, r24
    14bc:	cb 01       	movw	r24, r22
    14be:	9c 8b       	std	Y+20, r25	; 0x14
    14c0:	8b 8b       	std	Y+19, r24	; 0x13
    14c2:	8b 89       	ldd	r24, Y+19	; 0x13
    14c4:	9c 89       	ldd	r25, Y+20	; 0x14
    14c6:	98 8b       	std	Y+16, r25	; 0x10
    14c8:	8f 87       	std	Y+15, r24	; 0x0f
    14ca:	8f 85       	ldd	r24, Y+15	; 0x0f
    14cc:	98 89       	ldd	r25, Y+16	; 0x10
    14ce:	01 97       	sbiw	r24, 0x01	; 1
    14d0:	f1 f7       	brne	.-4      	; 0x14ce <charge_end_limit+0x19e>
    14d2:	98 8b       	std	Y+16, r25	; 0x10
    14d4:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(200);
		v_out_adcval = ADC_Read_Avg(0, 32);
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	60 e2       	ldi	r22, 0x20	; 32
    14da:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    14de:	90 93 7b 02 	sts	0x027B, r25
    14e2:	80 93 7a 02 	sts	0x027A, r24
		v_out_value = (17.57 * v_out_adcval);
    14e6:	80 91 7a 02 	lds	r24, 0x027A
    14ea:	90 91 7b 02 	lds	r25, 0x027B
    14ee:	cc 01       	movw	r24, r24
    14f0:	a0 e0       	ldi	r26, 0x00	; 0
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	bc 01       	movw	r22, r24
    14f6:	cd 01       	movw	r24, r26
    14f8:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	bc 01       	movw	r22, r24
    1502:	cd 01       	movw	r24, r26
    1504:	2c e5       	ldi	r18, 0x5C	; 92
    1506:	3f e8       	ldi	r19, 0x8F	; 143
    1508:	4c e8       	ldi	r20, 0x8C	; 140
    150a:	51 e4       	ldi	r21, 0x41	; 65
    150c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1510:	dc 01       	movw	r26, r24
    1512:	cb 01       	movw	r24, r22
    1514:	bc 01       	movw	r22, r24
    1516:	cd 01       	movw	r24, r26
    1518:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    151c:	dc 01       	movw	r26, r24
    151e:	cb 01       	movw	r24, r22
    1520:	90 93 81 02 	sts	0x0281, r25
    1524:	80 93 80 02 	sts	0x0280, r24
		uart_puts("V_out at charge end voltage > ");
		itoa(v_out_max, vo, 10 );
		uart_puts(vo);
		uart_puts ("mV\r\n");

	 while (v_out_value > v_out_max) {
    1528:	20 91 80 02 	lds	r18, 0x0280
    152c:	30 91 81 02 	lds	r19, 0x0281
    1530:	80 91 6e 02 	lds	r24, 0x026E
    1534:	90 91 6f 02 	lds	r25, 0x026F
    1538:	82 17       	cp	r24, r18
    153a:	93 07       	cpc	r25, r19
    153c:	08 f4       	brcc	.+2      	; 0x1540 <charge_end_limit+0x210>
    153e:	4f cf       	rjmp	.-354    	; 0x13de <charge_end_limit+0xae>
    1540:	80 e0       	ldi	r24, 0x00	; 0
    1542:	90 e4       	ldi	r25, 0x40	; 64
    1544:	ac e9       	ldi	r26, 0x9C	; 156
    1546:	b5 e4       	ldi	r27, 0x45	; 69
    1548:	8b 87       	std	Y+11, r24	; 0x0b
    154a:	9c 87       	std	Y+12, r25	; 0x0c
    154c:	ad 87       	std	Y+13, r26	; 0x0d
    154e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1550:	6b 85       	ldd	r22, Y+11	; 0x0b
    1552:	7c 85       	ldd	r23, Y+12	; 0x0c
    1554:	8d 85       	ldd	r24, Y+13	; 0x0d
    1556:	9e 85       	ldd	r25, Y+14	; 0x0e
    1558:	20 e0       	ldi	r18, 0x00	; 0
    155a:	30 e0       	ldi	r19, 0x00	; 0
    155c:	4a e7       	ldi	r20, 0x7A	; 122
    155e:	53 e4       	ldi	r21, 0x43	; 67
    1560:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1564:	dc 01       	movw	r26, r24
    1566:	cb 01       	movw	r24, r22
    1568:	8f 83       	std	Y+7, r24	; 0x07
    156a:	98 87       	std	Y+8, r25	; 0x08
    156c:	a9 87       	std	Y+9, r26	; 0x09
    156e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1570:	6f 81       	ldd	r22, Y+7	; 0x07
    1572:	78 85       	ldd	r23, Y+8	; 0x08
    1574:	89 85       	ldd	r24, Y+9	; 0x09
    1576:	9a 85       	ldd	r25, Y+10	; 0x0a
    1578:	20 e0       	ldi	r18, 0x00	; 0
    157a:	30 e0       	ldi	r19, 0x00	; 0
    157c:	40 e8       	ldi	r20, 0x80	; 128
    157e:	5f e3       	ldi	r21, 0x3F	; 63
    1580:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1584:	88 23       	and	r24, r24
    1586:	2c f4       	brge	.+10     	; 0x1592 <charge_end_limit+0x262>
		__ticks = 1;
    1588:	81 e0       	ldi	r24, 0x01	; 1
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	9e 83       	std	Y+6, r25	; 0x06
    158e:	8d 83       	std	Y+5, r24	; 0x05
    1590:	3f c0       	rjmp	.+126    	; 0x1610 <charge_end_limit+0x2e0>
	else if (__tmp > 65535)
    1592:	6f 81       	ldd	r22, Y+7	; 0x07
    1594:	78 85       	ldd	r23, Y+8	; 0x08
    1596:	89 85       	ldd	r24, Y+9	; 0x09
    1598:	9a 85       	ldd	r25, Y+10	; 0x0a
    159a:	20 e0       	ldi	r18, 0x00	; 0
    159c:	3f ef       	ldi	r19, 0xFF	; 255
    159e:	4f e7       	ldi	r20, 0x7F	; 127
    15a0:	57 e4       	ldi	r21, 0x47	; 71
    15a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    15a6:	18 16       	cp	r1, r24
    15a8:	4c f5       	brge	.+82     	; 0x15fc <charge_end_limit+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15aa:	6b 85       	ldd	r22, Y+11	; 0x0b
    15ac:	7c 85       	ldd	r23, Y+12	; 0x0c
    15ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    15b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    15b2:	20 e0       	ldi	r18, 0x00	; 0
    15b4:	30 e0       	ldi	r19, 0x00	; 0
    15b6:	40 e2       	ldi	r20, 0x20	; 32
    15b8:	51 e4       	ldi	r21, 0x41	; 65
    15ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15be:	dc 01       	movw	r26, r24
    15c0:	cb 01       	movw	r24, r22
    15c2:	bc 01       	movw	r22, r24
    15c4:	cd 01       	movw	r24, r26
    15c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15ca:	dc 01       	movw	r26, r24
    15cc:	cb 01       	movw	r24, r22
    15ce:	9e 83       	std	Y+6, r25	; 0x06
    15d0:	8d 83       	std	Y+5, r24	; 0x05
    15d2:	0f c0       	rjmp	.+30     	; 0x15f2 <charge_end_limit+0x2c2>
    15d4:	89 e1       	ldi	r24, 0x19	; 25
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	9c 83       	std	Y+4, r25	; 0x04
    15da:	8b 83       	std	Y+3, r24	; 0x03
    15dc:	8b 81       	ldd	r24, Y+3	; 0x03
    15de:	9c 81       	ldd	r25, Y+4	; 0x04
    15e0:	01 97       	sbiw	r24, 0x01	; 1
    15e2:	f1 f7       	brne	.-4      	; 0x15e0 <charge_end_limit+0x2b0>
    15e4:	9c 83       	std	Y+4, r25	; 0x04
    15e6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15e8:	8d 81       	ldd	r24, Y+5	; 0x05
    15ea:	9e 81       	ldd	r25, Y+6	; 0x06
    15ec:	01 97       	sbiw	r24, 0x01	; 1
    15ee:	9e 83       	std	Y+6, r25	; 0x06
    15f0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15f2:	8d 81       	ldd	r24, Y+5	; 0x05
    15f4:	9e 81       	ldd	r25, Y+6	; 0x06
    15f6:	00 97       	sbiw	r24, 0x00	; 0
    15f8:	69 f7       	brne	.-38     	; 0x15d4 <charge_end_limit+0x2a4>
    15fa:	14 c0       	rjmp	.+40     	; 0x1624 <charge_end_limit+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15fc:	6f 81       	ldd	r22, Y+7	; 0x07
    15fe:	78 85       	ldd	r23, Y+8	; 0x08
    1600:	89 85       	ldd	r24, Y+9	; 0x09
    1602:	9a 85       	ldd	r25, Y+10	; 0x0a
    1604:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1608:	dc 01       	movw	r26, r24
    160a:	cb 01       	movw	r24, r22
    160c:	9e 83       	std	Y+6, r25	; 0x06
    160e:	8d 83       	std	Y+5, r24	; 0x05
    1610:	8d 81       	ldd	r24, Y+5	; 0x05
    1612:	9e 81       	ldd	r25, Y+6	; 0x06
    1614:	9a 83       	std	Y+2, r25	; 0x02
    1616:	89 83       	std	Y+1, r24	; 0x01
    1618:	89 81       	ldd	r24, Y+1	; 0x01
    161a:	9a 81       	ldd	r25, Y+2	; 0x02
    161c:	01 97       	sbiw	r24, 0x01	; 1
    161e:	f1 f7       	brne	.-4      	; 0x161c <charge_end_limit+0x2ec>
    1620:	9a 83       	std	Y+2, r25	; 0x02
    1622:	89 83       	std	Y+1, r24	; 0x01
		v_out_adcval = ADC_Read_Avg(0, 32);
		v_out_value = (17.57 * v_out_adcval);
		}
		_delay_ms(5000);
	}
}
    1624:	6c 96       	adiw	r28, 0x1c	; 28
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	f8 94       	cli
    162a:	de bf       	out	0x3e, r29	; 62
    162c:	0f be       	out	0x3f, r0	; 63
    162e:	cd bf       	out	0x3d, r28	; 61
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <main>:


int main(void)
{
    1636:	0f 93       	push	r16
    1638:	1f 93       	push	r17
    163a:	df 93       	push	r29
    163c:	cf 93       	push	r28
    163e:	cd b7       	in	r28, 0x3d	; 61
    1640:	de b7       	in	r29, 0x3e	; 62
    1642:	c6 54       	subi	r28, 0x46	; 70
    1644:	d0 40       	sbci	r29, 0x00	; 0
    1646:	0f b6       	in	r0, 0x3f	; 63
    1648:	f8 94       	cli
    164a:	de bf       	out	0x3e, r29	; 62
    164c:	0f be       	out	0x3f, r0	; 63
    164e:	cd bf       	out	0x3d, r28	; 61

	// Set up GPIOs.
	// Use &= ! for inputs and |= for outputs.
	DDRD |= (1<<PD2); // PD2: 5V+ Enable
    1650:	a1 e3       	ldi	r26, 0x31	; 49
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	e1 e3       	ldi	r30, 0x31	; 49
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	84 60       	ori	r24, 0x04	; 4
    165c:	8c 93       	st	X, r24
	DDRD |= (1<<PD3); // PD3: Battery Parallel Output
    165e:	a1 e3       	ldi	r26, 0x31	; 49
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	e1 e3       	ldi	r30, 0x31	; 49
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	88 60       	ori	r24, 0x08	; 8
    166a:	8c 93       	st	X, r24
	DDRD |= (1<<PD4); // PD4: HeartBeat LED
    166c:	a1 e3       	ldi	r26, 0x31	; 49
    166e:	b0 e0       	ldi	r27, 0x00	; 0
    1670:	e1 e3       	ldi	r30, 0x31	; 49
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	80 81       	ld	r24, Z
    1676:	80 61       	ori	r24, 0x10	; 16
    1678:	8c 93       	st	X, r24
	DDRD |= (1<<PD5); // PB5: Battery LED
    167a:	a1 e3       	ldi	r26, 0x31	; 49
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	e1 e3       	ldi	r30, 0x31	; 49
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	80 81       	ld	r24, Z
    1684:	80 62       	ori	r24, 0x20	; 32
    1686:	8c 93       	st	X, r24
	DDRD |= (1<<PD6); // PD6: Parallel LED
    1688:	a1 e3       	ldi	r26, 0x31	; 49
    168a:	b0 e0       	ldi	r27, 0x00	; 0
    168c:	e1 e3       	ldi	r30, 0x31	; 49
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
    1692:	80 64       	ori	r24, 0x40	; 64
    1694:	8c 93       	st	X, r24
	DDRD |= (1<<PD7); // PD7: Router Output Enable
    1696:	a1 e3       	ldi	r26, 0x31	; 49
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	e1 e3       	ldi	r30, 0x31	; 49
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	80 68       	ori	r24, 0x80	; 128
    16a2:	8c 93       	st	X, r24
	DDRB |= (1<<PB0); // PB0: Solar PWM Output
    16a4:	a7 e3       	ldi	r26, 0x37	; 55
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	e7 e3       	ldi	r30, 0x37	; 55
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	81 60       	ori	r24, 0x01	; 1
    16b0:	8c 93       	st	X, r24
	DDRB |= (1<<PB1); // PB1: Load Disable
    16b2:	a7 e3       	ldi	r26, 0x37	; 55
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e7 e3       	ldi	r30, 0x37	; 55
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	82 60       	ori	r24, 0x02	; 2
    16be:	8c 93       	st	X, r24
	DDRB &= ~(1<<PB2); // PB2: DIP1
    16c0:	a7 e3       	ldi	r26, 0x37	; 55
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	e7 e3       	ldi	r30, 0x37	; 55
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	8b 7f       	andi	r24, 0xFB	; 251
    16cc:	8c 93       	st	X, r24
	DDRB &= ~(1<<PB3); // PB3: DIP2
    16ce:	a7 e3       	ldi	r26, 0x37	; 55
    16d0:	b0 e0       	ldi	r27, 0x00	; 0
    16d2:	e7 e3       	ldi	r30, 0x37	; 55
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
    16d8:	87 7f       	andi	r24, 0xF7	; 247
    16da:	8c 93       	st	X, r24
	DDRC |= (1<<PC0); // PC0: Battery V
    16dc:	a4 e3       	ldi	r26, 0x34	; 52
    16de:	b0 e0       	ldi	r27, 0x00	; 0
    16e0:	e4 e3       	ldi	r30, 0x34	; 52
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	81 60       	ori	r24, 0x01	; 1
    16e8:	8c 93       	st	X, r24
	DDRC |= (1<<PC1); // PC1: Battery A
    16ea:	a4 e3       	ldi	r26, 0x34	; 52
    16ec:	b0 e0       	ldi	r27, 0x00	; 0
    16ee:	e4 e3       	ldi	r30, 0x34	; 52
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	82 60       	ori	r24, 0x02	; 2
    16f6:	8c 93       	st	X, r24
	DDRC |= (1<<PC2); // PC2: DIP6
    16f8:	a4 e3       	ldi	r26, 0x34	; 52
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e4 e3       	ldi	r30, 0x34	; 52
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	84 60       	ori	r24, 0x04	; 4
    1704:	8c 93       	st	X, r24
	DDRC |= (1<<PC3); // PC3: DIP5
    1706:	a4 e3       	ldi	r26, 0x34	; 52
    1708:	b0 e0       	ldi	r27, 0x00	; 0
    170a:	e4 e3       	ldi	r30, 0x34	; 52
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	80 81       	ld	r24, Z
    1710:	88 60       	ori	r24, 0x08	; 8
    1712:	8c 93       	st	X, r24
	DDRC |= (1<<PC4); // PC4: DIP4
    1714:	a4 e3       	ldi	r26, 0x34	; 52
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	e4 e3       	ldi	r30, 0x34	; 52
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	80 61       	ori	r24, 0x10	; 16
    1720:	8c 93       	st	X, r24
	DDRC |= (1<<PC5); // PC5: DIP3
    1722:	a4 e3       	ldi	r26, 0x34	; 52
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	e4 e3       	ldi	r30, 0x34	; 52
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	80 62       	ori	r24, 0x20	; 32
    172e:	8c 93       	st	X, r24
	DDRC &= ~(1<<PC6); // PDC: Solar Voltage
    1730:	a4 e3       	ldi	r26, 0x34	; 52
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	e4 e3       	ldi	r30, 0x34	; 52
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	80 81       	ld	r24, Z
    173a:	8f 7b       	andi	r24, 0xBF	; 191
    173c:	8c 93       	st	X, r24
	DDRC &= ~(1<<PC7); // PC7: Temperature sensor
    173e:	a4 e3       	ldi	r26, 0x34	; 52
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	e4 e3       	ldi	r30, 0x34	; 52
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	8f 77       	andi	r24, 0x7F	; 127
    174a:	8c 93       	st	X, r24

	// Enable ADC
	ADC_Init();
    174c:	0e 94 17 07 	call	0xe2e	; 0xe2e <ADC_Init>

	// Set up PWM1 to control refence voltage of OP-AMP
	TCCR1A|=(1<<COM1A1)|(0<<COM1A0)|(0<<WGM13)|(1<<WGM12)|(1<<WGM11)|(1<<WGM10);
    1750:	af e4       	ldi	r26, 0x4F	; 79
    1752:	b0 e0       	ldi	r27, 0x00	; 0
    1754:	ef e4       	ldi	r30, 0x4F	; 79
    1756:	f0 e0       	ldi	r31, 0x00	; 0
    1758:	80 81       	ld	r24, Z
    175a:	8b 68       	ori	r24, 0x8B	; 139
    175c:	8c 93       	st	X, r24
	TCCR1B|=(1<<CS10);
    175e:	ae e4       	ldi	r26, 0x4E	; 78
    1760:	b0 e0       	ldi	r27, 0x00	; 0
    1762:	ee e4       	ldi	r30, 0x4E	; 78
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	81 60       	ori	r24, 0x01	; 1
    176a:	8c 93       	st	X, r24
	ICR1=0x3ff;
    176c:	e6 e4       	ldi	r30, 0x46	; 70
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	8f ef       	ldi	r24, 0xFF	; 255
    1772:	93 e0       	ldi	r25, 0x03	; 3
    1774:	91 83       	std	Z+1, r25	; 0x01
    1776:	80 83       	st	Z, r24
	OCR1A = 0xf0;
    1778:	ea e4       	ldi	r30, 0x4A	; 74
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 ef       	ldi	r24, 0xF0	; 240
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	91 83       	std	Z+1, r25	; 0x01
    1782:	80 83       	st	Z, r24

	// Enable Timer/Counter2 to generate interrups for timer based sleep
	TCCR2 |= ( 1<<CS02 )| ( 1<<CS01)| ( 1<<CS00 );	// Use counter2, set prescaler to 1024
    1784:	a5 e4       	ldi	r26, 0x45	; 69
    1786:	b0 e0       	ldi	r27, 0x00	; 0
    1788:	e5 e4       	ldi	r30, 0x45	; 69
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	80 81       	ld	r24, Z
    178e:	87 60       	ori	r24, 0x07	; 7
    1790:	8c 93       	st	X, r24
    1792:	fe 01       	movw	r30, r28
    1794:	ed 5b       	subi	r30, 0xBD	; 189
    1796:	ff 4f       	sbci	r31, 0xFF	; 255
    1798:	80 e0       	ldi	r24, 0x00	; 0
    179a:	90 e0       	ldi	r25, 0x00	; 0
    179c:	a8 e4       	ldi	r26, 0x48	; 72
    179e:	b3 e4       	ldi	r27, 0x43	; 67
    17a0:	80 83       	st	Z, r24
    17a2:	91 83       	std	Z+1, r25	; 0x01
    17a4:	a2 83       	std	Z+2, r26	; 0x02
    17a6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17a8:	8e 01       	movw	r16, r28
    17aa:	01 5c       	subi	r16, 0xC1	; 193
    17ac:	1f 4f       	sbci	r17, 0xFF	; 255
    17ae:	fe 01       	movw	r30, r28
    17b0:	ed 5b       	subi	r30, 0xBD	; 189
    17b2:	ff 4f       	sbci	r31, 0xFF	; 255
    17b4:	60 81       	ld	r22, Z
    17b6:	71 81       	ldd	r23, Z+1	; 0x01
    17b8:	82 81       	ldd	r24, Z+2	; 0x02
    17ba:	93 81       	ldd	r25, Z+3	; 0x03
    17bc:	20 e0       	ldi	r18, 0x00	; 0
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	4a e7       	ldi	r20, 0x7A	; 122
    17c2:	53 e4       	ldi	r21, 0x43	; 67
    17c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17c8:	dc 01       	movw	r26, r24
    17ca:	cb 01       	movw	r24, r22
    17cc:	f8 01       	movw	r30, r16
    17ce:	80 83       	st	Z, r24
    17d0:	91 83       	std	Z+1, r25	; 0x01
    17d2:	a2 83       	std	Z+2, r26	; 0x02
    17d4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    17d6:	fe 01       	movw	r30, r28
    17d8:	ff 96       	adiw	r30, 0x3f	; 63
    17da:	60 81       	ld	r22, Z
    17dc:	71 81       	ldd	r23, Z+1	; 0x01
    17de:	82 81       	ldd	r24, Z+2	; 0x02
    17e0:	93 81       	ldd	r25, Z+3	; 0x03
    17e2:	20 e0       	ldi	r18, 0x00	; 0
    17e4:	30 e0       	ldi	r19, 0x00	; 0
    17e6:	40 e8       	ldi	r20, 0x80	; 128
    17e8:	5f e3       	ldi	r21, 0x3F	; 63
    17ea:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    17ee:	88 23       	and	r24, r24
    17f0:	2c f4       	brge	.+10     	; 0x17fc <main+0x1c6>
		__ticks = 1;
    17f2:	81 e0       	ldi	r24, 0x01	; 1
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	9e af       	std	Y+62, r25	; 0x3e
    17f8:	8d af       	std	Y+61, r24	; 0x3d
    17fa:	46 c0       	rjmp	.+140    	; 0x1888 <main+0x252>
	else if (__tmp > 65535)
    17fc:	fe 01       	movw	r30, r28
    17fe:	ff 96       	adiw	r30, 0x3f	; 63
    1800:	60 81       	ld	r22, Z
    1802:	71 81       	ldd	r23, Z+1	; 0x01
    1804:	82 81       	ldd	r24, Z+2	; 0x02
    1806:	93 81       	ldd	r25, Z+3	; 0x03
    1808:	20 e0       	ldi	r18, 0x00	; 0
    180a:	3f ef       	ldi	r19, 0xFF	; 255
    180c:	4f e7       	ldi	r20, 0x7F	; 127
    180e:	57 e4       	ldi	r21, 0x47	; 71
    1810:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1814:	18 16       	cp	r1, r24
    1816:	64 f5       	brge	.+88     	; 0x1870 <main+0x23a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1818:	fe 01       	movw	r30, r28
    181a:	ed 5b       	subi	r30, 0xBD	; 189
    181c:	ff 4f       	sbci	r31, 0xFF	; 255
    181e:	60 81       	ld	r22, Z
    1820:	71 81       	ldd	r23, Z+1	; 0x01
    1822:	82 81       	ldd	r24, Z+2	; 0x02
    1824:	93 81       	ldd	r25, Z+3	; 0x03
    1826:	20 e0       	ldi	r18, 0x00	; 0
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	40 e2       	ldi	r20, 0x20	; 32
    182c:	51 e4       	ldi	r21, 0x41	; 65
    182e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1832:	dc 01       	movw	r26, r24
    1834:	cb 01       	movw	r24, r22
    1836:	bc 01       	movw	r22, r24
    1838:	cd 01       	movw	r24, r26
    183a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    183e:	dc 01       	movw	r26, r24
    1840:	cb 01       	movw	r24, r22
    1842:	9e af       	std	Y+62, r25	; 0x3e
    1844:	8d af       	std	Y+61, r24	; 0x3d
    1846:	0f c0       	rjmp	.+30     	; 0x1866 <main+0x230>
    1848:	89 e1       	ldi	r24, 0x19	; 25
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	9c af       	std	Y+60, r25	; 0x3c
    184e:	8b af       	std	Y+59, r24	; 0x3b
    1850:	8b ad       	ldd	r24, Y+59	; 0x3b
    1852:	9c ad       	ldd	r25, Y+60	; 0x3c
    1854:	01 97       	sbiw	r24, 0x01	; 1
    1856:	f1 f7       	brne	.-4      	; 0x1854 <main+0x21e>
    1858:	9c af       	std	Y+60, r25	; 0x3c
    185a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    185c:	8d ad       	ldd	r24, Y+61	; 0x3d
    185e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1860:	01 97       	sbiw	r24, 0x01	; 1
    1862:	9e af       	std	Y+62, r25	; 0x3e
    1864:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1866:	8d ad       	ldd	r24, Y+61	; 0x3d
    1868:	9e ad       	ldd	r25, Y+62	; 0x3e
    186a:	00 97       	sbiw	r24, 0x00	; 0
    186c:	69 f7       	brne	.-38     	; 0x1848 <main+0x212>
    186e:	16 c0       	rjmp	.+44     	; 0x189c <main+0x266>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1870:	fe 01       	movw	r30, r28
    1872:	ff 96       	adiw	r30, 0x3f	; 63
    1874:	60 81       	ld	r22, Z
    1876:	71 81       	ldd	r23, Z+1	; 0x01
    1878:	82 81       	ldd	r24, Z+2	; 0x02
    187a:	93 81       	ldd	r25, Z+3	; 0x03
    187c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1880:	dc 01       	movw	r26, r24
    1882:	cb 01       	movw	r24, r22
    1884:	9e af       	std	Y+62, r25	; 0x3e
    1886:	8d af       	std	Y+61, r24	; 0x3d
    1888:	8d ad       	ldd	r24, Y+61	; 0x3d
    188a:	9e ad       	ldd	r25, Y+62	; 0x3e
    188c:	9a af       	std	Y+58, r25	; 0x3a
    188e:	89 af       	std	Y+57, r24	; 0x39
    1890:	89 ad       	ldd	r24, Y+57	; 0x39
    1892:	9a ad       	ldd	r25, Y+58	; 0x3a
    1894:	01 97       	sbiw	r24, 0x01	; 1
    1896:	f1 f7       	brne	.-4      	; 0x1894 <main+0x25e>
    1898:	9a af       	std	Y+58, r25	; 0x3a
    189a:	89 af       	std	Y+57, r24	; 0x39

	_delay_ms(200);

while (1) {

	 low_voltage_disconnect(v_out_value);
    189c:	80 91 80 02 	lds	r24, 0x0280
    18a0:	90 91 81 02 	lds	r25, 0x0281
    18a4:	0e 94 04 08 	call	0x1008	; 0x1008 <low_voltage_disconnect>
	 uart_puts("Parsed low voltage disconnect routine");
    18a8:	8b ec       	ldi	r24, 0xCB	; 203
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
	 uart_puts ("\r\n");
    18b0:	84 ea       	ldi	r24, 0xA4	; 164
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>

	 charge_end_limit();
    18b8:	0e 94 98 09 	call	0x1330	; 0x1330 <charge_end_limit>

	/* Check if there is actually power from the solar panel.
	 * If not, sleep for a while */
	/* First, measure solar input voltage */

	 solar_in_adcval = ADC_Read_Avg(2, 32);
    18bc:	82 e0       	ldi	r24, 0x02	; 2
    18be:	60 e2       	ldi	r22, 0x20	; 32
    18c0:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    18c4:	90 93 79 02 	sts	0x0279, r25
    18c8:	80 93 78 02 	sts	0x0278, r24
	 v_in_value = (29.13 * solar_in_adcval);
    18cc:	80 91 78 02 	lds	r24, 0x0278
    18d0:	90 91 79 02 	lds	r25, 0x0279
    18d4:	cc 01       	movw	r24, r24
    18d6:	a0 e0       	ldi	r26, 0x00	; 0
    18d8:	b0 e0       	ldi	r27, 0x00	; 0
    18da:	bc 01       	movw	r22, r24
    18dc:	cd 01       	movw	r24, r26
    18de:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    18e2:	dc 01       	movw	r26, r24
    18e4:	cb 01       	movw	r24, r22
    18e6:	bc 01       	movw	r22, r24
    18e8:	cd 01       	movw	r24, r26
    18ea:	2d e3       	ldi	r18, 0x3D	; 61
    18ec:	3a e0       	ldi	r19, 0x0A	; 10
    18ee:	49 ee       	ldi	r20, 0xE9	; 233
    18f0:	51 e4       	ldi	r21, 0x41	; 65
    18f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18f6:	dc 01       	movw	r26, r24
    18f8:	cb 01       	movw	r24, r22
    18fa:	bc 01       	movw	r22, r24
    18fc:	cd 01       	movw	r24, r26
    18fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1902:	dc 01       	movw	r26, r24
    1904:	cb 01       	movw	r24, r22
    1906:	90 93 85 02 	sts	0x0285, r25
    190a:	80 93 84 02 	sts	0x0284, r24

	if ((v_out_value < v_in_value) && (v_out_value < (v_out_max - 100))) {
    190e:	20 91 80 02 	lds	r18, 0x0280
    1912:	30 91 81 02 	lds	r19, 0x0281
    1916:	80 91 84 02 	lds	r24, 0x0284
    191a:	90 91 85 02 	lds	r25, 0x0285
    191e:	28 17       	cp	r18, r24
    1920:	39 07       	cpc	r19, r25
    1922:	08 f0       	brcs	.+2      	; 0x1926 <main+0x2f0>
    1924:	c1 c2       	rjmp	.+1410   	; 0x1ea8 <main+0x872>
    1926:	80 91 6e 02 	lds	r24, 0x026E
    192a:	90 91 6f 02 	lds	r25, 0x026F
    192e:	9c 01       	movw	r18, r24
    1930:	24 56       	subi	r18, 0x64	; 100
    1932:	30 40       	sbci	r19, 0x00	; 0
    1934:	80 91 80 02 	lds	r24, 0x0280
    1938:	90 91 81 02 	lds	r25, 0x0281
    193c:	82 17       	cp	r24, r18
    193e:	93 07       	cpc	r25, r19
    1940:	08 f0       	brcs	.+2      	; 0x1944 <main+0x30e>
    1942:	b2 c2       	rjmp	.+1380   	; 0x1ea8 <main+0x872>

		OCR1A = 0x354;
    1944:	ea e4       	ldi	r30, 0x4A	; 74
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	84 e5       	ldi	r24, 0x54	; 84
    194a:	93 e0       	ldi	r25, 0x03	; 3
    194c:	91 83       	std	Z+1, r25	; 0x01
    194e:	80 83       	st	Z, r24
    1950:	80 e0       	ldi	r24, 0x00	; 0
    1952:	90 e0       	ldi	r25, 0x00	; 0
    1954:	a8 ec       	ldi	r26, 0xC8	; 200
    1956:	b3 e4       	ldi	r27, 0x43	; 67
    1958:	8d ab       	std	Y+53, r24	; 0x35
    195a:	9e ab       	std	Y+54, r25	; 0x36
    195c:	af ab       	std	Y+55, r26	; 0x37
    195e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1960:	6d a9       	ldd	r22, Y+53	; 0x35
    1962:	7e a9       	ldd	r23, Y+54	; 0x36
    1964:	8f a9       	ldd	r24, Y+55	; 0x37
    1966:	98 ad       	ldd	r25, Y+56	; 0x38
    1968:	20 e0       	ldi	r18, 0x00	; 0
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	4a e7       	ldi	r20, 0x7A	; 122
    196e:	53 e4       	ldi	r21, 0x43	; 67
    1970:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1974:	dc 01       	movw	r26, r24
    1976:	cb 01       	movw	r24, r22
    1978:	89 ab       	std	Y+49, r24	; 0x31
    197a:	9a ab       	std	Y+50, r25	; 0x32
    197c:	ab ab       	std	Y+51, r26	; 0x33
    197e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1980:	69 a9       	ldd	r22, Y+49	; 0x31
    1982:	7a a9       	ldd	r23, Y+50	; 0x32
    1984:	8b a9       	ldd	r24, Y+51	; 0x33
    1986:	9c a9       	ldd	r25, Y+52	; 0x34
    1988:	20 e0       	ldi	r18, 0x00	; 0
    198a:	30 e0       	ldi	r19, 0x00	; 0
    198c:	40 e8       	ldi	r20, 0x80	; 128
    198e:	5f e3       	ldi	r21, 0x3F	; 63
    1990:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1994:	88 23       	and	r24, r24
    1996:	2c f4       	brge	.+10     	; 0x19a2 <main+0x36c>
		__ticks = 1;
    1998:	81 e0       	ldi	r24, 0x01	; 1
    199a:	90 e0       	ldi	r25, 0x00	; 0
    199c:	98 ab       	std	Y+48, r25	; 0x30
    199e:	8f a7       	std	Y+47, r24	; 0x2f
    19a0:	3f c0       	rjmp	.+126    	; 0x1a20 <main+0x3ea>
	else if (__tmp > 65535)
    19a2:	69 a9       	ldd	r22, Y+49	; 0x31
    19a4:	7a a9       	ldd	r23, Y+50	; 0x32
    19a6:	8b a9       	ldd	r24, Y+51	; 0x33
    19a8:	9c a9       	ldd	r25, Y+52	; 0x34
    19aa:	20 e0       	ldi	r18, 0x00	; 0
    19ac:	3f ef       	ldi	r19, 0xFF	; 255
    19ae:	4f e7       	ldi	r20, 0x7F	; 127
    19b0:	57 e4       	ldi	r21, 0x47	; 71
    19b2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    19b6:	18 16       	cp	r1, r24
    19b8:	4c f5       	brge	.+82     	; 0x1a0c <main+0x3d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19ba:	6d a9       	ldd	r22, Y+53	; 0x35
    19bc:	7e a9       	ldd	r23, Y+54	; 0x36
    19be:	8f a9       	ldd	r24, Y+55	; 0x37
    19c0:	98 ad       	ldd	r25, Y+56	; 0x38
    19c2:	20 e0       	ldi	r18, 0x00	; 0
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	40 e2       	ldi	r20, 0x20	; 32
    19c8:	51 e4       	ldi	r21, 0x41	; 65
    19ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19ce:	dc 01       	movw	r26, r24
    19d0:	cb 01       	movw	r24, r22
    19d2:	bc 01       	movw	r22, r24
    19d4:	cd 01       	movw	r24, r26
    19d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19da:	dc 01       	movw	r26, r24
    19dc:	cb 01       	movw	r24, r22
    19de:	98 ab       	std	Y+48, r25	; 0x30
    19e0:	8f a7       	std	Y+47, r24	; 0x2f
    19e2:	0f c0       	rjmp	.+30     	; 0x1a02 <main+0x3cc>
    19e4:	89 e1       	ldi	r24, 0x19	; 25
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	9e a7       	std	Y+46, r25	; 0x2e
    19ea:	8d a7       	std	Y+45, r24	; 0x2d
    19ec:	8d a5       	ldd	r24, Y+45	; 0x2d
    19ee:	9e a5       	ldd	r25, Y+46	; 0x2e
    19f0:	01 97       	sbiw	r24, 0x01	; 1
    19f2:	f1 f7       	brne	.-4      	; 0x19f0 <main+0x3ba>
    19f4:	9e a7       	std	Y+46, r25	; 0x2e
    19f6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19f8:	8f a5       	ldd	r24, Y+47	; 0x2f
    19fa:	98 a9       	ldd	r25, Y+48	; 0x30
    19fc:	01 97       	sbiw	r24, 0x01	; 1
    19fe:	98 ab       	std	Y+48, r25	; 0x30
    1a00:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a02:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a04:	98 a9       	ldd	r25, Y+48	; 0x30
    1a06:	00 97       	sbiw	r24, 0x00	; 0
    1a08:	69 f7       	brne	.-38     	; 0x19e4 <main+0x3ae>
    1a0a:	14 c0       	rjmp	.+40     	; 0x1a34 <main+0x3fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a0c:	69 a9       	ldd	r22, Y+49	; 0x31
    1a0e:	7a a9       	ldd	r23, Y+50	; 0x32
    1a10:	8b a9       	ldd	r24, Y+51	; 0x33
    1a12:	9c a9       	ldd	r25, Y+52	; 0x34
    1a14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a18:	dc 01       	movw	r26, r24
    1a1a:	cb 01       	movw	r24, r22
    1a1c:	98 ab       	std	Y+48, r25	; 0x30
    1a1e:	8f a7       	std	Y+47, r24	; 0x2f
    1a20:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a22:	98 a9       	ldd	r25, Y+48	; 0x30
    1a24:	9c a7       	std	Y+44, r25	; 0x2c
    1a26:	8b a7       	std	Y+43, r24	; 0x2b
    1a28:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a2a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a2c:	01 97       	sbiw	r24, 0x01	; 1
    1a2e:	f1 f7       	brne	.-4      	; 0x1a2c <main+0x3f6>
    1a30:	9c a7       	std	Y+44, r25	; 0x2c
    1a32:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(400);
		solar_in_adcval = ADC_Read_Avg(2, 32);
    1a34:	82 e0       	ldi	r24, 0x02	; 2
    1a36:	60 e2       	ldi	r22, 0x20	; 32
    1a38:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    1a3c:	90 93 79 02 	sts	0x0279, r25
    1a40:	80 93 78 02 	sts	0x0278, r24
		v_in_value = (29.13 * solar_in_adcval);
    1a44:	80 91 78 02 	lds	r24, 0x0278
    1a48:	90 91 79 02 	lds	r25, 0x0279
    1a4c:	cc 01       	movw	r24, r24
    1a4e:	a0 e0       	ldi	r26, 0x00	; 0
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	bc 01       	movw	r22, r24
    1a54:	cd 01       	movw	r24, r26
    1a56:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1a5a:	dc 01       	movw	r26, r24
    1a5c:	cb 01       	movw	r24, r22
    1a5e:	bc 01       	movw	r22, r24
    1a60:	cd 01       	movw	r24, r26
    1a62:	2d e3       	ldi	r18, 0x3D	; 61
    1a64:	3a e0       	ldi	r19, 0x0A	; 10
    1a66:	49 ee       	ldi	r20, 0xE9	; 233
    1a68:	51 e4       	ldi	r21, 0x41	; 65
    1a6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a6e:	dc 01       	movw	r26, r24
    1a70:	cb 01       	movw	r24, r22
    1a72:	bc 01       	movw	r22, r24
    1a74:	cd 01       	movw	r24, r26
    1a76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a7a:	dc 01       	movw	r26, r24
    1a7c:	cb 01       	movw	r24, r22
    1a7e:	90 93 85 02 	sts	0x0285, r25
    1a82:	80 93 84 02 	sts	0x0284, r24
		uart_puts("V_in_idle ");
    1a86:	81 ef       	ldi	r24, 0xF1	; 241
    1a88:	90 e0       	ldi	r25, 0x00	; 0
    1a8a:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		itoa( v_in_value, vo, 10 );
    1a8e:	80 91 84 02 	lds	r24, 0x0284
    1a92:	90 91 85 02 	lds	r25, 0x0285
    1a96:	2d e6       	ldi	r18, 0x6D	; 109
    1a98:	32 e0       	ldi	r19, 0x02	; 2
    1a9a:	b9 01       	movw	r22, r18
    1a9c:	4a e0       	ldi	r20, 0x0A	; 10
    1a9e:	50 e0       	ldi	r21, 0x00	; 0
    1aa0:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
		uart_puts( vo );
    1aa4:	8d e6       	ldi	r24, 0x6D	; 109
    1aa6:	92 e0       	ldi	r25, 0x02	; 2
    1aa8:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		uart_puts(" mV""\r\n");
    1aac:	85 e8       	ldi	r24, 0x85	; 133
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		v_mpp_estimate = v_in_value / 1.24;
    1ab4:	80 91 84 02 	lds	r24, 0x0284
    1ab8:	90 91 85 02 	lds	r25, 0x0285
    1abc:	cc 01       	movw	r24, r24
    1abe:	a0 e0       	ldi	r26, 0x00	; 0
    1ac0:	b0 e0       	ldi	r27, 0x00	; 0
    1ac2:	bc 01       	movw	r22, r24
    1ac4:	cd 01       	movw	r24, r26
    1ac6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1aca:	dc 01       	movw	r26, r24
    1acc:	cb 01       	movw	r24, r22
    1ace:	bc 01       	movw	r22, r24
    1ad0:	cd 01       	movw	r24, r26
    1ad2:	22 e5       	ldi	r18, 0x52	; 82
    1ad4:	38 eb       	ldi	r19, 0xB8	; 184
    1ad6:	4e e9       	ldi	r20, 0x9E	; 158
    1ad8:	5f e3       	ldi	r21, 0x3F	; 63
    1ada:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1ade:	dc 01       	movw	r26, r24
    1ae0:	cb 01       	movw	r24, r22
    1ae2:	bc 01       	movw	r22, r24
    1ae4:	cd 01       	movw	r24, r26
    1ae6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1aea:	dc 01       	movw	r26, r24
    1aec:	cb 01       	movw	r24, r22
    1aee:	90 93 73 02 	sts	0x0273, r25
    1af2:	80 93 72 02 	sts	0x0272, r24

		OCR1A = 0x0;
    1af6:	ea e4       	ldi	r30, 0x4A	; 74
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	11 82       	std	Z+1, r1	; 0x01
    1afc:	10 82       	st	Z, r1
    1afe:	80 e0       	ldi	r24, 0x00	; 0
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	a8 e4       	ldi	r26, 0x48	; 72
    1b04:	b3 e4       	ldi	r27, 0x43	; 67
    1b06:	8f a3       	std	Y+39, r24	; 0x27
    1b08:	98 a7       	std	Y+40, r25	; 0x28
    1b0a:	a9 a7       	std	Y+41, r26	; 0x29
    1b0c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b0e:	6f a1       	ldd	r22, Y+39	; 0x27
    1b10:	78 a5       	ldd	r23, Y+40	; 0x28
    1b12:	89 a5       	ldd	r24, Y+41	; 0x29
    1b14:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b16:	20 e0       	ldi	r18, 0x00	; 0
    1b18:	30 e0       	ldi	r19, 0x00	; 0
    1b1a:	4a e7       	ldi	r20, 0x7A	; 122
    1b1c:	53 e4       	ldi	r21, 0x43	; 67
    1b1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b22:	dc 01       	movw	r26, r24
    1b24:	cb 01       	movw	r24, r22
    1b26:	8b a3       	std	Y+35, r24	; 0x23
    1b28:	9c a3       	std	Y+36, r25	; 0x24
    1b2a:	ad a3       	std	Y+37, r26	; 0x25
    1b2c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1b2e:	6b a1       	ldd	r22, Y+35	; 0x23
    1b30:	7c a1       	ldd	r23, Y+36	; 0x24
    1b32:	8d a1       	ldd	r24, Y+37	; 0x25
    1b34:	9e a1       	ldd	r25, Y+38	; 0x26
    1b36:	20 e0       	ldi	r18, 0x00	; 0
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	40 e8       	ldi	r20, 0x80	; 128
    1b3c:	5f e3       	ldi	r21, 0x3F	; 63
    1b3e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b42:	88 23       	and	r24, r24
    1b44:	2c f4       	brge	.+10     	; 0x1b50 <main+0x51a>
		__ticks = 1;
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	90 e0       	ldi	r25, 0x00	; 0
    1b4a:	9a a3       	std	Y+34, r25	; 0x22
    1b4c:	89 a3       	std	Y+33, r24	; 0x21
    1b4e:	3f c0       	rjmp	.+126    	; 0x1bce <main+0x598>
	else if (__tmp > 65535)
    1b50:	6b a1       	ldd	r22, Y+35	; 0x23
    1b52:	7c a1       	ldd	r23, Y+36	; 0x24
    1b54:	8d a1       	ldd	r24, Y+37	; 0x25
    1b56:	9e a1       	ldd	r25, Y+38	; 0x26
    1b58:	20 e0       	ldi	r18, 0x00	; 0
    1b5a:	3f ef       	ldi	r19, 0xFF	; 255
    1b5c:	4f e7       	ldi	r20, 0x7F	; 127
    1b5e:	57 e4       	ldi	r21, 0x47	; 71
    1b60:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b64:	18 16       	cp	r1, r24
    1b66:	4c f5       	brge	.+82     	; 0x1bba <main+0x584>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b68:	6f a1       	ldd	r22, Y+39	; 0x27
    1b6a:	78 a5       	ldd	r23, Y+40	; 0x28
    1b6c:	89 a5       	ldd	r24, Y+41	; 0x29
    1b6e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b70:	20 e0       	ldi	r18, 0x00	; 0
    1b72:	30 e0       	ldi	r19, 0x00	; 0
    1b74:	40 e2       	ldi	r20, 0x20	; 32
    1b76:	51 e4       	ldi	r21, 0x41	; 65
    1b78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b7c:	dc 01       	movw	r26, r24
    1b7e:	cb 01       	movw	r24, r22
    1b80:	bc 01       	movw	r22, r24
    1b82:	cd 01       	movw	r24, r26
    1b84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b88:	dc 01       	movw	r26, r24
    1b8a:	cb 01       	movw	r24, r22
    1b8c:	9a a3       	std	Y+34, r25	; 0x22
    1b8e:	89 a3       	std	Y+33, r24	; 0x21
    1b90:	0f c0       	rjmp	.+30     	; 0x1bb0 <main+0x57a>
    1b92:	89 e1       	ldi	r24, 0x19	; 25
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	98 a3       	std	Y+32, r25	; 0x20
    1b98:	8f 8f       	std	Y+31, r24	; 0x1f
    1b9a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b9c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b9e:	01 97       	sbiw	r24, 0x01	; 1
    1ba0:	f1 f7       	brne	.-4      	; 0x1b9e <main+0x568>
    1ba2:	98 a3       	std	Y+32, r25	; 0x20
    1ba4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ba6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ba8:	9a a1       	ldd	r25, Y+34	; 0x22
    1baa:	01 97       	sbiw	r24, 0x01	; 1
    1bac:	9a a3       	std	Y+34, r25	; 0x22
    1bae:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bb0:	89 a1       	ldd	r24, Y+33	; 0x21
    1bb2:	9a a1       	ldd	r25, Y+34	; 0x22
    1bb4:	00 97       	sbiw	r24, 0x00	; 0
    1bb6:	69 f7       	brne	.-38     	; 0x1b92 <main+0x55c>
    1bb8:	14 c0       	rjmp	.+40     	; 0x1be2 <main+0x5ac>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bba:	6b a1       	ldd	r22, Y+35	; 0x23
    1bbc:	7c a1       	ldd	r23, Y+36	; 0x24
    1bbe:	8d a1       	ldd	r24, Y+37	; 0x25
    1bc0:	9e a1       	ldd	r25, Y+38	; 0x26
    1bc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bc6:	dc 01       	movw	r26, r24
    1bc8:	cb 01       	movw	r24, r22
    1bca:	9a a3       	std	Y+34, r25	; 0x22
    1bcc:	89 a3       	std	Y+33, r24	; 0x21
    1bce:	89 a1       	ldd	r24, Y+33	; 0x21
    1bd0:	9a a1       	ldd	r25, Y+34	; 0x22
    1bd2:	9e 8f       	std	Y+30, r25	; 0x1e
    1bd4:	8d 8f       	std	Y+29, r24	; 0x1d
    1bd6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1bd8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1bda:	01 97       	sbiw	r24, 0x01	; 1
    1bdc:	f1 f7       	brne	.-4      	; 0x1bda <main+0x5a4>
    1bde:	9e 8f       	std	Y+30, r25	; 0x1e
    1be0:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(200);
		solar_in_adcval = ADC_Read_Avg(2, 32);
    1be2:	82 e0       	ldi	r24, 0x02	; 2
    1be4:	60 e2       	ldi	r22, 0x20	; 32
    1be6:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    1bea:	90 93 79 02 	sts	0x0279, r25
    1bee:	80 93 78 02 	sts	0x0278, r24
		v_in_value = (29.13 * solar_in_adcval);
    1bf2:	80 91 78 02 	lds	r24, 0x0278
    1bf6:	90 91 79 02 	lds	r25, 0x0279
    1bfa:	cc 01       	movw	r24, r24
    1bfc:	a0 e0       	ldi	r26, 0x00	; 0
    1bfe:	b0 e0       	ldi	r27, 0x00	; 0
    1c00:	bc 01       	movw	r22, r24
    1c02:	cd 01       	movw	r24, r26
    1c04:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1c08:	dc 01       	movw	r26, r24
    1c0a:	cb 01       	movw	r24, r22
    1c0c:	bc 01       	movw	r22, r24
    1c0e:	cd 01       	movw	r24, r26
    1c10:	2d e3       	ldi	r18, 0x3D	; 61
    1c12:	3a e0       	ldi	r19, 0x0A	; 10
    1c14:	49 ee       	ldi	r20, 0xE9	; 233
    1c16:	51 e4       	ldi	r21, 0x41	; 65
    1c18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c1c:	dc 01       	movw	r26, r24
    1c1e:	cb 01       	movw	r24, r22
    1c20:	bc 01       	movw	r22, r24
    1c22:	cd 01       	movw	r24, r26
    1c24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c28:	dc 01       	movw	r26, r24
    1c2a:	cb 01       	movw	r24, r22
    1c2c:	90 93 85 02 	sts	0x0285, r25
    1c30:	80 93 84 02 	sts	0x0284, r24
		uart_puts("Minimum V_mpp ");
    1c34:	8c ef       	ldi	r24, 0xFC	; 252
    1c36:	90 e0       	ldi	r25, 0x00	; 0
    1c38:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		itoa( v_in_value, vo, 10 );
    1c3c:	80 91 84 02 	lds	r24, 0x0284
    1c40:	90 91 85 02 	lds	r25, 0x0285
    1c44:	2d e6       	ldi	r18, 0x6D	; 109
    1c46:	32 e0       	ldi	r19, 0x02	; 2
    1c48:	b9 01       	movw	r22, r18
    1c4a:	4a e0       	ldi	r20, 0x0A	; 10
    1c4c:	50 e0       	ldi	r21, 0x00	; 0
    1c4e:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
		uart_puts( vo );
    1c52:	8d e6       	ldi	r24, 0x6D	; 109
    1c54:	92 e0       	ldi	r25, 0x02	; 2
    1c56:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		uart_puts(" mV""\r\n");
    1c5a:	85 e8       	ldi	r24, 0x85	; 133
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>

		uart_puts("Calculated V_mpp ");
    1c62:	8b e0       	ldi	r24, 0x0B	; 11
    1c64:	91 e0       	ldi	r25, 0x01	; 1
    1c66:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		itoa( v_mpp_estimate, vo, 10 );
    1c6a:	80 91 72 02 	lds	r24, 0x0272
    1c6e:	90 91 73 02 	lds	r25, 0x0273
    1c72:	2d e6       	ldi	r18, 0x6D	; 109
    1c74:	32 e0       	ldi	r19, 0x02	; 2
    1c76:	b9 01       	movw	r22, r18
    1c78:	4a e0       	ldi	r20, 0x0A	; 10
    1c7a:	50 e0       	ldi	r21, 0x00	; 0
    1c7c:	0e 94 4e 10 	call	0x209c	; 0x209c <itoa>
		uart_puts( vo );
    1c80:	8d e6       	ldi	r24, 0x6D	; 109
    1c82:	92 e0       	ldi	r25, 0x02	; 2
    1c84:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		uart_puts(" mV""\r\n");
    1c88:	85 e8       	ldi	r24, 0x85	; 133
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
    1c90:	d3 c0       	rjmp	.+422    	; 0x1e38 <main+0x802>

		while ((v_in_value < v_mpp_estimate) && (v_out_value < v_out_max))  {
			OCR1A += step;
    1c92:	aa e4       	ldi	r26, 0x4A	; 74
    1c94:	b0 e0       	ldi	r27, 0x00	; 0
    1c96:	ea e4       	ldi	r30, 0x4A	; 74
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	20 81       	ld	r18, Z
    1c9c:	31 81       	ldd	r19, Z+1	; 0x01
    1c9e:	80 91 70 02 	lds	r24, 0x0270
    1ca2:	88 2f       	mov	r24, r24
    1ca4:	90 e0       	ldi	r25, 0x00	; 0
    1ca6:	82 0f       	add	r24, r18
    1ca8:	93 1f       	adc	r25, r19
    1caa:	11 96       	adiw	r26, 0x01	; 1
    1cac:	9c 93       	st	X, r25
    1cae:	8e 93       	st	-X, r24
    1cb0:	80 e0       	ldi	r24, 0x00	; 0
    1cb2:	90 e0       	ldi	r25, 0x00	; 0
    1cb4:	a0 e8       	ldi	r26, 0x80	; 128
    1cb6:	bf e3       	ldi	r27, 0x3F	; 63
    1cb8:	89 8f       	std	Y+25, r24	; 0x19
    1cba:	9a 8f       	std	Y+26, r25	; 0x1a
    1cbc:	ab 8f       	std	Y+27, r26	; 0x1b
    1cbe:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cc0:	69 8d       	ldd	r22, Y+25	; 0x19
    1cc2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cc4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cc6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cc8:	20 e0       	ldi	r18, 0x00	; 0
    1cca:	30 e0       	ldi	r19, 0x00	; 0
    1ccc:	4a e7       	ldi	r20, 0x7A	; 122
    1cce:	53 e4       	ldi	r21, 0x43	; 67
    1cd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cd4:	dc 01       	movw	r26, r24
    1cd6:	cb 01       	movw	r24, r22
    1cd8:	8d 8b       	std	Y+21, r24	; 0x15
    1cda:	9e 8b       	std	Y+22, r25	; 0x16
    1cdc:	af 8b       	std	Y+23, r26	; 0x17
    1cde:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ce0:	6d 89       	ldd	r22, Y+21	; 0x15
    1ce2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ce4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ce6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ce8:	20 e0       	ldi	r18, 0x00	; 0
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	40 e8       	ldi	r20, 0x80	; 128
    1cee:	5f e3       	ldi	r21, 0x3F	; 63
    1cf0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cf4:	88 23       	and	r24, r24
    1cf6:	2c f4       	brge	.+10     	; 0x1d02 <main+0x6cc>
		__ticks = 1;
    1cf8:	81 e0       	ldi	r24, 0x01	; 1
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	9c 8b       	std	Y+20, r25	; 0x14
    1cfe:	8b 8b       	std	Y+19, r24	; 0x13
    1d00:	3f c0       	rjmp	.+126    	; 0x1d80 <main+0x74a>
	else if (__tmp > 65535)
    1d02:	6d 89       	ldd	r22, Y+21	; 0x15
    1d04:	7e 89       	ldd	r23, Y+22	; 0x16
    1d06:	8f 89       	ldd	r24, Y+23	; 0x17
    1d08:	98 8d       	ldd	r25, Y+24	; 0x18
    1d0a:	20 e0       	ldi	r18, 0x00	; 0
    1d0c:	3f ef       	ldi	r19, 0xFF	; 255
    1d0e:	4f e7       	ldi	r20, 0x7F	; 127
    1d10:	57 e4       	ldi	r21, 0x47	; 71
    1d12:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d16:	18 16       	cp	r1, r24
    1d18:	4c f5       	brge	.+82     	; 0x1d6c <main+0x736>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d1a:	69 8d       	ldd	r22, Y+25	; 0x19
    1d1c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d1e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d20:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d22:	20 e0       	ldi	r18, 0x00	; 0
    1d24:	30 e0       	ldi	r19, 0x00	; 0
    1d26:	40 e2       	ldi	r20, 0x20	; 32
    1d28:	51 e4       	ldi	r21, 0x41	; 65
    1d2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d2e:	dc 01       	movw	r26, r24
    1d30:	cb 01       	movw	r24, r22
    1d32:	bc 01       	movw	r22, r24
    1d34:	cd 01       	movw	r24, r26
    1d36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d3a:	dc 01       	movw	r26, r24
    1d3c:	cb 01       	movw	r24, r22
    1d3e:	9c 8b       	std	Y+20, r25	; 0x14
    1d40:	8b 8b       	std	Y+19, r24	; 0x13
    1d42:	0f c0       	rjmp	.+30     	; 0x1d62 <main+0x72c>
    1d44:	89 e1       	ldi	r24, 0x19	; 25
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	9a 8b       	std	Y+18, r25	; 0x12
    1d4a:	89 8b       	std	Y+17, r24	; 0x11
    1d4c:	89 89       	ldd	r24, Y+17	; 0x11
    1d4e:	9a 89       	ldd	r25, Y+18	; 0x12
    1d50:	01 97       	sbiw	r24, 0x01	; 1
    1d52:	f1 f7       	brne	.-4      	; 0x1d50 <main+0x71a>
    1d54:	9a 8b       	std	Y+18, r25	; 0x12
    1d56:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d58:	8b 89       	ldd	r24, Y+19	; 0x13
    1d5a:	9c 89       	ldd	r25, Y+20	; 0x14
    1d5c:	01 97       	sbiw	r24, 0x01	; 1
    1d5e:	9c 8b       	std	Y+20, r25	; 0x14
    1d60:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d62:	8b 89       	ldd	r24, Y+19	; 0x13
    1d64:	9c 89       	ldd	r25, Y+20	; 0x14
    1d66:	00 97       	sbiw	r24, 0x00	; 0
    1d68:	69 f7       	brne	.-38     	; 0x1d44 <main+0x70e>
    1d6a:	14 c0       	rjmp	.+40     	; 0x1d94 <main+0x75e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d6c:	6d 89       	ldd	r22, Y+21	; 0x15
    1d6e:	7e 89       	ldd	r23, Y+22	; 0x16
    1d70:	8f 89       	ldd	r24, Y+23	; 0x17
    1d72:	98 8d       	ldd	r25, Y+24	; 0x18
    1d74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d78:	dc 01       	movw	r26, r24
    1d7a:	cb 01       	movw	r24, r22
    1d7c:	9c 8b       	std	Y+20, r25	; 0x14
    1d7e:	8b 8b       	std	Y+19, r24	; 0x13
    1d80:	8b 89       	ldd	r24, Y+19	; 0x13
    1d82:	9c 89       	ldd	r25, Y+20	; 0x14
    1d84:	98 8b       	std	Y+16, r25	; 0x10
    1d86:	8f 87       	std	Y+15, r24	; 0x0f
    1d88:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d8a:	98 89       	ldd	r25, Y+16	; 0x10
    1d8c:	01 97       	sbiw	r24, 0x01	; 1
    1d8e:	f1 f7       	brne	.-4      	; 0x1d8c <main+0x756>
    1d90:	98 8b       	std	Y+16, r25	; 0x10
    1d92:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(1);
			solar_in_adcval = ADC_Read_Avg(2, 32);
    1d94:	82 e0       	ldi	r24, 0x02	; 2
    1d96:	60 e2       	ldi	r22, 0x20	; 32
    1d98:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    1d9c:	90 93 79 02 	sts	0x0279, r25
    1da0:	80 93 78 02 	sts	0x0278, r24
			v_in_value = (29.13 * solar_in_adcval);
    1da4:	80 91 78 02 	lds	r24, 0x0278
    1da8:	90 91 79 02 	lds	r25, 0x0279
    1dac:	cc 01       	movw	r24, r24
    1dae:	a0 e0       	ldi	r26, 0x00	; 0
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	bc 01       	movw	r22, r24
    1db4:	cd 01       	movw	r24, r26
    1db6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1dba:	dc 01       	movw	r26, r24
    1dbc:	cb 01       	movw	r24, r22
    1dbe:	bc 01       	movw	r22, r24
    1dc0:	cd 01       	movw	r24, r26
    1dc2:	2d e3       	ldi	r18, 0x3D	; 61
    1dc4:	3a e0       	ldi	r19, 0x0A	; 10
    1dc6:	49 ee       	ldi	r20, 0xE9	; 233
    1dc8:	51 e4       	ldi	r21, 0x41	; 65
    1dca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dce:	dc 01       	movw	r26, r24
    1dd0:	cb 01       	movw	r24, r22
    1dd2:	bc 01       	movw	r22, r24
    1dd4:	cd 01       	movw	r24, r26
    1dd6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dda:	dc 01       	movw	r26, r24
    1ddc:	cb 01       	movw	r24, r22
    1dde:	90 93 85 02 	sts	0x0285, r25
    1de2:	80 93 84 02 	sts	0x0284, r24

			/* Measure battery voltage */
			v_out_adcval = ADC_Read_Avg(0, 32);
    1de6:	80 e0       	ldi	r24, 0x00	; 0
    1de8:	60 e2       	ldi	r22, 0x20	; 32
    1dea:	0e 94 66 07 	call	0xecc	; 0xecc <ADC_Read_Avg>
    1dee:	90 93 7b 02 	sts	0x027B, r25
    1df2:	80 93 7a 02 	sts	0x027A, r24
			v_out_value = (17.57 * v_out_adcval);
    1df6:	80 91 7a 02 	lds	r24, 0x027A
    1dfa:	90 91 7b 02 	lds	r25, 0x027B
    1dfe:	cc 01       	movw	r24, r24
    1e00:	a0 e0       	ldi	r26, 0x00	; 0
    1e02:	b0 e0       	ldi	r27, 0x00	; 0
    1e04:	bc 01       	movw	r22, r24
    1e06:	cd 01       	movw	r24, r26
    1e08:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1e0c:	dc 01       	movw	r26, r24
    1e0e:	cb 01       	movw	r24, r22
    1e10:	bc 01       	movw	r22, r24
    1e12:	cd 01       	movw	r24, r26
    1e14:	2c e5       	ldi	r18, 0x5C	; 92
    1e16:	3f e8       	ldi	r19, 0x8F	; 143
    1e18:	4c e8       	ldi	r20, 0x8C	; 140
    1e1a:	51 e4       	ldi	r21, 0x41	; 65
    1e1c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e20:	dc 01       	movw	r26, r24
    1e22:	cb 01       	movw	r24, r22
    1e24:	bc 01       	movw	r22, r24
    1e26:	cd 01       	movw	r24, r26
    1e28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e2c:	dc 01       	movw	r26, r24
    1e2e:	cb 01       	movw	r24, r22
    1e30:	90 93 81 02 	sts	0x0281, r25
    1e34:	80 93 80 02 	sts	0x0280, r24
		uart_puts("Calculated V_mpp ");
		itoa( v_mpp_estimate, vo, 10 );
		uart_puts( vo );
		uart_puts(" mV""\r\n");

		while ((v_in_value < v_mpp_estimate) && (v_out_value < v_out_max))  {
    1e38:	20 91 84 02 	lds	r18, 0x0284
    1e3c:	30 91 85 02 	lds	r19, 0x0285
    1e40:	80 91 72 02 	lds	r24, 0x0272
    1e44:	90 91 73 02 	lds	r25, 0x0273
    1e48:	28 17       	cp	r18, r24
    1e4a:	39 07       	cpc	r19, r25
    1e4c:	60 f4       	brcc	.+24     	; 0x1e66 <main+0x830>
    1e4e:	20 91 80 02 	lds	r18, 0x0280
    1e52:	30 91 81 02 	lds	r19, 0x0281
    1e56:	80 91 6e 02 	lds	r24, 0x026E
    1e5a:	90 91 6f 02 	lds	r25, 0x026F
    1e5e:	28 17       	cp	r18, r24
    1e60:	39 07       	cpc	r19, r25
    1e62:	08 f4       	brcc	.+2      	; 0x1e66 <main+0x830>
    1e64:	16 cf       	rjmp	.-468    	; 0x1c92 <main+0x65c>
			/* Measure battery voltage */
			v_out_adcval = ADC_Read_Avg(0, 32);
			v_out_value = (17.57 * v_out_adcval);
		}

		ticks = 0;
    1e66:	10 92 75 02 	sts	0x0275, r1
    1e6a:	10 92 74 02 	sts	0x0274, r1
		uart_puts("Going to sleep. MPP should be set");
    1e6e:	8d e1       	ldi	r24, 0x1D	; 29
    1e70:	91 e0       	ldi	r25, 0x01	; 1
    1e72:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		uart_puts ("\r\n");
    1e76:	84 ea       	ldi	r24, 0xA4	; 164
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
    1e7e:	0d c0       	rjmp	.+26     	; 0x1e9a <main+0x864>
		while (ticks != 200) {
			interrupt_based_sleep();
    1e80:	0e 94 31 08 	call	0x1062	; 0x1062 <interrupt_based_sleep>
			charge_end_limit();
    1e84:	0e 94 98 09 	call	0x1330	; 0x1330 <charge_end_limit>
			ticks ++;
    1e88:	80 91 74 02 	lds	r24, 0x0274
    1e8c:	90 91 75 02 	lds	r25, 0x0275
    1e90:	01 96       	adiw	r24, 0x01	; 1
    1e92:	90 93 75 02 	sts	0x0275, r25
    1e96:	80 93 74 02 	sts	0x0274, r24
		}

		ticks = 0;
		uart_puts("Going to sleep. MPP should be set");
		uart_puts ("\r\n");
		while (ticks != 200) {
    1e9a:	80 91 74 02 	lds	r24, 0x0274
    1e9e:	90 91 75 02 	lds	r25, 0x0275
    1ea2:	88 3c       	cpi	r24, 0xC8	; 200
    1ea4:	91 05       	cpc	r25, r1
    1ea6:	61 f7       	brne	.-40     	; 0x1e80 <main+0x84a>
			charge_end_limit();
			ticks ++;
		}
	}

	if (v_out_value > v_in_value) {
    1ea8:	20 91 80 02 	lds	r18, 0x0280
    1eac:	30 91 81 02 	lds	r19, 0x0281
    1eb0:	80 91 84 02 	lds	r24, 0x0284
    1eb4:	90 91 85 02 	lds	r25, 0x0285
    1eb8:	82 17       	cp	r24, r18
    1eba:	93 07       	cpc	r25, r19
    1ebc:	f8 f4       	brcc	.+62     	; 0x1efc <main+0x8c6>
		ticks = 0;
    1ebe:	10 92 75 02 	sts	0x0275, r1
    1ec2:	10 92 74 02 	sts	0x0274, r1
		uart_puts("Going to sleep, input voltage too low");
    1ec6:	8f e3       	ldi	r24, 0x3F	; 63
    1ec8:	91 e0       	ldi	r25, 0x01	; 1
    1eca:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
		uart_puts ("\r\n");
    1ece:	84 ea       	ldi	r24, 0xA4	; 164
    1ed0:	90 e0       	ldi	r25, 0x00	; 0
    1ed2:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart_puts>
    1ed6:	0b c0       	rjmp	.+22     	; 0x1eee <main+0x8b8>
		while (ticks != 200) {
			interrupt_based_sleep();
    1ed8:	0e 94 31 08 	call	0x1062	; 0x1062 <interrupt_based_sleep>
			ticks ++;
    1edc:	80 91 74 02 	lds	r24, 0x0274
    1ee0:	90 91 75 02 	lds	r25, 0x0275
    1ee4:	01 96       	adiw	r24, 0x01	; 1
    1ee6:	90 93 75 02 	sts	0x0275, r25
    1eea:	80 93 74 02 	sts	0x0274, r24

	if (v_out_value > v_in_value) {
		ticks = 0;
		uart_puts("Going to sleep, input voltage too low");
		uart_puts ("\r\n");
		while (ticks != 200) {
    1eee:	80 91 74 02 	lds	r24, 0x0274
    1ef2:	90 91 75 02 	lds	r25, 0x0275
    1ef6:	88 3c       	cpi	r24, 0xC8	; 200
    1ef8:	91 05       	cpc	r25, r1
    1efa:	71 f7       	brne	.-36     	; 0x1ed8 <main+0x8a2>
			interrupt_based_sleep();
			ticks ++;
		}
	}

	charge_end_limit();
    1efc:	0e 94 98 09 	call	0x1330	; 0x1330 <charge_end_limit>
	serialdatareport();
    1f00:	0e 94 78 08 	call	0x10f0	; 0x10f0 <serialdatareport>
    1f04:	80 e0       	ldi	r24, 0x00	; 0
    1f06:	90 e4       	ldi	r25, 0x40	; 64
    1f08:	ac e9       	ldi	r26, 0x9C	; 156
    1f0a:	b5 e4       	ldi	r27, 0x45	; 69
    1f0c:	8b 87       	std	Y+11, r24	; 0x0b
    1f0e:	9c 87       	std	Y+12, r25	; 0x0c
    1f10:	ad 87       	std	Y+13, r26	; 0x0d
    1f12:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f14:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f16:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f18:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f1a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f1c:	20 e0       	ldi	r18, 0x00	; 0
    1f1e:	30 e0       	ldi	r19, 0x00	; 0
    1f20:	4a e7       	ldi	r20, 0x7A	; 122
    1f22:	53 e4       	ldi	r21, 0x43	; 67
    1f24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f28:	dc 01       	movw	r26, r24
    1f2a:	cb 01       	movw	r24, r22
    1f2c:	8f 83       	std	Y+7, r24	; 0x07
    1f2e:	98 87       	std	Y+8, r25	; 0x08
    1f30:	a9 87       	std	Y+9, r26	; 0x09
    1f32:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f34:	6f 81       	ldd	r22, Y+7	; 0x07
    1f36:	78 85       	ldd	r23, Y+8	; 0x08
    1f38:	89 85       	ldd	r24, Y+9	; 0x09
    1f3a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f3c:	20 e0       	ldi	r18, 0x00	; 0
    1f3e:	30 e0       	ldi	r19, 0x00	; 0
    1f40:	40 e8       	ldi	r20, 0x80	; 128
    1f42:	5f e3       	ldi	r21, 0x3F	; 63
    1f44:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f48:	88 23       	and	r24, r24
    1f4a:	2c f4       	brge	.+10     	; 0x1f56 <main+0x920>
		__ticks = 1;
    1f4c:	81 e0       	ldi	r24, 0x01	; 1
    1f4e:	90 e0       	ldi	r25, 0x00	; 0
    1f50:	9e 83       	std	Y+6, r25	; 0x06
    1f52:	8d 83       	std	Y+5, r24	; 0x05
    1f54:	3f c0       	rjmp	.+126    	; 0x1fd4 <main+0x99e>
	else if (__tmp > 65535)
    1f56:	6f 81       	ldd	r22, Y+7	; 0x07
    1f58:	78 85       	ldd	r23, Y+8	; 0x08
    1f5a:	89 85       	ldd	r24, Y+9	; 0x09
    1f5c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f5e:	20 e0       	ldi	r18, 0x00	; 0
    1f60:	3f ef       	ldi	r19, 0xFF	; 255
    1f62:	4f e7       	ldi	r20, 0x7F	; 127
    1f64:	57 e4       	ldi	r21, 0x47	; 71
    1f66:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f6a:	18 16       	cp	r1, r24
    1f6c:	4c f5       	brge	.+82     	; 0x1fc0 <main+0x98a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f6e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f70:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f72:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f74:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f76:	20 e0       	ldi	r18, 0x00	; 0
    1f78:	30 e0       	ldi	r19, 0x00	; 0
    1f7a:	40 e2       	ldi	r20, 0x20	; 32
    1f7c:	51 e4       	ldi	r21, 0x41	; 65
    1f7e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f82:	dc 01       	movw	r26, r24
    1f84:	cb 01       	movw	r24, r22
    1f86:	bc 01       	movw	r22, r24
    1f88:	cd 01       	movw	r24, r26
    1f8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f8e:	dc 01       	movw	r26, r24
    1f90:	cb 01       	movw	r24, r22
    1f92:	9e 83       	std	Y+6, r25	; 0x06
    1f94:	8d 83       	std	Y+5, r24	; 0x05
    1f96:	0f c0       	rjmp	.+30     	; 0x1fb6 <main+0x980>
    1f98:	89 e1       	ldi	r24, 0x19	; 25
    1f9a:	90 e0       	ldi	r25, 0x00	; 0
    1f9c:	9c 83       	std	Y+4, r25	; 0x04
    1f9e:	8b 83       	std	Y+3, r24	; 0x03
    1fa0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa2:	9c 81       	ldd	r25, Y+4	; 0x04
    1fa4:	01 97       	sbiw	r24, 0x01	; 1
    1fa6:	f1 f7       	brne	.-4      	; 0x1fa4 <main+0x96e>
    1fa8:	9c 83       	std	Y+4, r25	; 0x04
    1faa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fac:	8d 81       	ldd	r24, Y+5	; 0x05
    1fae:	9e 81       	ldd	r25, Y+6	; 0x06
    1fb0:	01 97       	sbiw	r24, 0x01	; 1
    1fb2:	9e 83       	std	Y+6, r25	; 0x06
    1fb4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fb6:	8d 81       	ldd	r24, Y+5	; 0x05
    1fb8:	9e 81       	ldd	r25, Y+6	; 0x06
    1fba:	00 97       	sbiw	r24, 0x00	; 0
    1fbc:	69 f7       	brne	.-38     	; 0x1f98 <main+0x962>
    1fbe:	6e cc       	rjmp	.-1828   	; 0x189c <main+0x266>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc2:	78 85       	ldd	r23, Y+8	; 0x08
    1fc4:	89 85       	ldd	r24, Y+9	; 0x09
    1fc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fcc:	dc 01       	movw	r26, r24
    1fce:	cb 01       	movw	r24, r22
    1fd0:	9e 83       	std	Y+6, r25	; 0x06
    1fd2:	8d 83       	std	Y+5, r24	; 0x05
    1fd4:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd6:	9e 81       	ldd	r25, Y+6	; 0x06
    1fd8:	9a 83       	std	Y+2, r25	; 0x02
    1fda:	89 83       	std	Y+1, r24	; 0x01
    1fdc:	89 81       	ldd	r24, Y+1	; 0x01
    1fde:	9a 81       	ldd	r25, Y+2	; 0x02
    1fe0:	01 97       	sbiw	r24, 0x01	; 1
    1fe2:	f1 f7       	brne	.-4      	; 0x1fe0 <main+0x9aa>
    1fe4:	9a 83       	std	Y+2, r25	; 0x02
    1fe6:	89 83       	std	Y+1, r24	; 0x01
    1fe8:	59 cc       	rjmp	.-1870   	; 0x189c <main+0x266>

00001fea <__udivmodsi4>:
    1fea:	a1 e2       	ldi	r26, 0x21	; 33
    1fec:	1a 2e       	mov	r1, r26
    1fee:	aa 1b       	sub	r26, r26
    1ff0:	bb 1b       	sub	r27, r27
    1ff2:	fd 01       	movw	r30, r26
    1ff4:	0d c0       	rjmp	.+26     	; 0x2010 <__udivmodsi4_ep>

00001ff6 <__udivmodsi4_loop>:
    1ff6:	aa 1f       	adc	r26, r26
    1ff8:	bb 1f       	adc	r27, r27
    1ffa:	ee 1f       	adc	r30, r30
    1ffc:	ff 1f       	adc	r31, r31
    1ffe:	a2 17       	cp	r26, r18
    2000:	b3 07       	cpc	r27, r19
    2002:	e4 07       	cpc	r30, r20
    2004:	f5 07       	cpc	r31, r21
    2006:	20 f0       	brcs	.+8      	; 0x2010 <__udivmodsi4_ep>
    2008:	a2 1b       	sub	r26, r18
    200a:	b3 0b       	sbc	r27, r19
    200c:	e4 0b       	sbc	r30, r20
    200e:	f5 0b       	sbc	r31, r21

00002010 <__udivmodsi4_ep>:
    2010:	66 1f       	adc	r22, r22
    2012:	77 1f       	adc	r23, r23
    2014:	88 1f       	adc	r24, r24
    2016:	99 1f       	adc	r25, r25
    2018:	1a 94       	dec	r1
    201a:	69 f7       	brne	.-38     	; 0x1ff6 <__udivmodsi4_loop>
    201c:	60 95       	com	r22
    201e:	70 95       	com	r23
    2020:	80 95       	com	r24
    2022:	90 95       	com	r25
    2024:	9b 01       	movw	r18, r22
    2026:	ac 01       	movw	r20, r24
    2028:	bd 01       	movw	r22, r26
    202a:	cf 01       	movw	r24, r30
    202c:	08 95       	ret

0000202e <__prologue_saves__>:
    202e:	2f 92       	push	r2
    2030:	3f 92       	push	r3
    2032:	4f 92       	push	r4
    2034:	5f 92       	push	r5
    2036:	6f 92       	push	r6
    2038:	7f 92       	push	r7
    203a:	8f 92       	push	r8
    203c:	9f 92       	push	r9
    203e:	af 92       	push	r10
    2040:	bf 92       	push	r11
    2042:	cf 92       	push	r12
    2044:	df 92       	push	r13
    2046:	ef 92       	push	r14
    2048:	ff 92       	push	r15
    204a:	0f 93       	push	r16
    204c:	1f 93       	push	r17
    204e:	cf 93       	push	r28
    2050:	df 93       	push	r29
    2052:	cd b7       	in	r28, 0x3d	; 61
    2054:	de b7       	in	r29, 0x3e	; 62
    2056:	ca 1b       	sub	r28, r26
    2058:	db 0b       	sbc	r29, r27
    205a:	0f b6       	in	r0, 0x3f	; 63
    205c:	f8 94       	cli
    205e:	de bf       	out	0x3e, r29	; 62
    2060:	0f be       	out	0x3f, r0	; 63
    2062:	cd bf       	out	0x3d, r28	; 61
    2064:	09 94       	ijmp

00002066 <__epilogue_restores__>:
    2066:	2a 88       	ldd	r2, Y+18	; 0x12
    2068:	39 88       	ldd	r3, Y+17	; 0x11
    206a:	48 88       	ldd	r4, Y+16	; 0x10
    206c:	5f 84       	ldd	r5, Y+15	; 0x0f
    206e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2070:	7d 84       	ldd	r7, Y+13	; 0x0d
    2072:	8c 84       	ldd	r8, Y+12	; 0x0c
    2074:	9b 84       	ldd	r9, Y+11	; 0x0b
    2076:	aa 84       	ldd	r10, Y+10	; 0x0a
    2078:	b9 84       	ldd	r11, Y+9	; 0x09
    207a:	c8 84       	ldd	r12, Y+8	; 0x08
    207c:	df 80       	ldd	r13, Y+7	; 0x07
    207e:	ee 80       	ldd	r14, Y+6	; 0x06
    2080:	fd 80       	ldd	r15, Y+5	; 0x05
    2082:	0c 81       	ldd	r16, Y+4	; 0x04
    2084:	1b 81       	ldd	r17, Y+3	; 0x03
    2086:	aa 81       	ldd	r26, Y+2	; 0x02
    2088:	b9 81       	ldd	r27, Y+1	; 0x01
    208a:	ce 0f       	add	r28, r30
    208c:	d1 1d       	adc	r29, r1
    208e:	0f b6       	in	r0, 0x3f	; 63
    2090:	f8 94       	cli
    2092:	de bf       	out	0x3e, r29	; 62
    2094:	0f be       	out	0x3f, r0	; 63
    2096:	cd bf       	out	0x3d, r28	; 61
    2098:	ed 01       	movw	r28, r26
    209a:	08 95       	ret

0000209c <itoa>:
    209c:	fb 01       	movw	r30, r22
    209e:	9f 01       	movw	r18, r30
    20a0:	e8 94       	clt
    20a2:	42 30       	cpi	r20, 0x02	; 2
    20a4:	c4 f0       	brlt	.+48     	; 0x20d6 <itoa+0x3a>
    20a6:	45 32       	cpi	r20, 0x25	; 37
    20a8:	b4 f4       	brge	.+44     	; 0x20d6 <itoa+0x3a>
    20aa:	4a 30       	cpi	r20, 0x0A	; 10
    20ac:	29 f4       	brne	.+10     	; 0x20b8 <itoa+0x1c>
    20ae:	97 fb       	bst	r25, 7
    20b0:	1e f4       	brtc	.+6      	; 0x20b8 <itoa+0x1c>
    20b2:	90 95       	com	r25
    20b4:	81 95       	neg	r24
    20b6:	9f 4f       	sbci	r25, 0xFF	; 255
    20b8:	64 2f       	mov	r22, r20
    20ba:	77 27       	eor	r23, r23
    20bc:	0e 94 7f 10 	call	0x20fe	; 0x20fe <__udivmodhi4>
    20c0:	80 5d       	subi	r24, 0xD0	; 208
    20c2:	8a 33       	cpi	r24, 0x3A	; 58
    20c4:	0c f0       	brlt	.+2      	; 0x20c8 <itoa+0x2c>
    20c6:	89 5d       	subi	r24, 0xD9	; 217
    20c8:	81 93       	st	Z+, r24
    20ca:	cb 01       	movw	r24, r22
    20cc:	00 97       	sbiw	r24, 0x00	; 0
    20ce:	a1 f7       	brne	.-24     	; 0x20b8 <itoa+0x1c>
    20d0:	16 f4       	brtc	.+4      	; 0x20d6 <itoa+0x3a>
    20d2:	5d e2       	ldi	r21, 0x2D	; 45
    20d4:	51 93       	st	Z+, r21
    20d6:	10 82       	st	Z, r1
    20d8:	c9 01       	movw	r24, r18
    20da:	0c 94 6f 10 	jmp	0x20de	; 0x20de <strrev>

000020de <strrev>:
    20de:	dc 01       	movw	r26, r24
    20e0:	fc 01       	movw	r30, r24
    20e2:	67 2f       	mov	r22, r23
    20e4:	71 91       	ld	r23, Z+
    20e6:	77 23       	and	r23, r23
    20e8:	e1 f7       	brne	.-8      	; 0x20e2 <strrev+0x4>
    20ea:	32 97       	sbiw	r30, 0x02	; 2
    20ec:	04 c0       	rjmp	.+8      	; 0x20f6 <strrev+0x18>
    20ee:	7c 91       	ld	r23, X
    20f0:	6d 93       	st	X+, r22
    20f2:	70 83       	st	Z, r23
    20f4:	62 91       	ld	r22, -Z
    20f6:	ae 17       	cp	r26, r30
    20f8:	bf 07       	cpc	r27, r31
    20fa:	c8 f3       	brcs	.-14     	; 0x20ee <strrev+0x10>
    20fc:	08 95       	ret

000020fe <__udivmodhi4>:
    20fe:	aa 1b       	sub	r26, r26
    2100:	bb 1b       	sub	r27, r27
    2102:	51 e1       	ldi	r21, 0x11	; 17
    2104:	07 c0       	rjmp	.+14     	; 0x2114 <__udivmodhi4_ep>

00002106 <__udivmodhi4_loop>:
    2106:	aa 1f       	adc	r26, r26
    2108:	bb 1f       	adc	r27, r27
    210a:	a6 17       	cp	r26, r22
    210c:	b7 07       	cpc	r27, r23
    210e:	10 f0       	brcs	.+4      	; 0x2114 <__udivmodhi4_ep>
    2110:	a6 1b       	sub	r26, r22
    2112:	b7 0b       	sbc	r27, r23

00002114 <__udivmodhi4_ep>:
    2114:	88 1f       	adc	r24, r24
    2116:	99 1f       	adc	r25, r25
    2118:	5a 95       	dec	r21
    211a:	a9 f7       	brne	.-22     	; 0x2106 <__udivmodhi4_loop>
    211c:	80 95       	com	r24
    211e:	90 95       	com	r25
    2120:	bc 01       	movw	r22, r24
    2122:	cd 01       	movw	r24, r26
    2124:	08 95       	ret

00002126 <_exit>:
    2126:	f8 94       	cli

00002128 <__stop_program>:
    2128:	ff cf       	rjmp	.-2      	; 0x2128 <__stop_program>
