// Seed: 2123975088
module module_0 (
    output logic id_0,
    output tri0  id_1
);
  tri id_3 = -1;
  always @(-1'b0 or negedge id_3) begin : LABEL_0
    id_0 <= 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output logic id_2,
    output supply0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    output wor id_8,
    input wand id_9,
    output wire id_10,
    input wire id_11,
    output tri0 id_12,
    output wor id_13,
    input wire id_14
);
  always_latch @(posedge id_14) id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
