<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal</title>
</head>
<body>
<h1 id="pcmpeqb-pcmpeqw-pcmpeqd--compare-packed-data-for-equal">PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 74 /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>MMX</td>
	<td>Compare packed bytes in mm/m64 and mm PCMPEQB mm, mm/m64</td>
</tr>
<tr>
	<td>66 0F 74 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Compare packed bytes in xmm2/m128 and PCMPEQB xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>0F 75 /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>MMX</td>
	<td>Compare packed words in mm/m64 and mm PCMPEQW mm, mm/m64</td>
</tr>
<tr>
	<td>66 0F 75 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Compare packed words in xmm2/m128 and PCMPEQW xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>0F 76 /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>MMX</td>
	<td>Compare packed doublewords in mm/m64 and PCMPEQD mm, mm/m64</td>
</tr>
<tr>
	<td>66 0F 76 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Compare packed doublewords in xmm2/m128PCMPEQD xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG 74 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed bytes in xmm3/m128 and VPCMPEQB xmm1, xmm2, xmm3/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG 75 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed words in xmm3/m128 and VPCMPEQW xmm1, xmm2, xmm3/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG 76 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed doublewords in xmm3/m128VPCMPEQD xmm1, xmm2, xmm3/m128</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG 75 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Compare packed words in ymm3/m256 and VPCMPEQW ymm1, ymm2, ymm3 /m256</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG 76 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Compare packed doublewords in ymm3/m256VPCMPEQD ymm1, ymm2, ymm3 /m256</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F38.WIG 29 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Compare packed quadwords in ymm3/m256VPCMPEQQ ymm1, ymm2, ymm3 /m256</td>
</tr>
</table>
<p class="notes">Notes: 1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s.</p>
<p>The (V)PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the (V)PCMPEQW instruction compares the corresponding words in the destination and source operands; and the (V)PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register. 128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed. VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. Note: VEX.L must be 0, otherwise the instruction will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>PCMPEQB (with 64-bit operands)
  IF DEST[7:0] = SRC[7:0]
     THEN DEST[7:0) ← FFH;
     ELSE DEST[7:0] ← 0; FI;
  (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
  IF DEST[63:56] = SRC[63:56]
     THEN DEST[63:56] ← FFH;
     ELSE DEST[63:56] ← 0; FI;
PCMPEQB (with 128-bit operands)
  IF DEST[7:0] = SRC[7:0]
     THEN DEST[7:0) ← FFH;
     ELSE DEST[7:0] ← 0; FI;
  (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
  IF DEST[127:120] = SRC[127:120]
     THEN DEST[127:120] ← FFH;
     ELSE DEST[127:120] ← 0; FI;
VPCMPEQB (VEX.128 encoded version)
DEST[127:0] ←COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] ← 0
VPCMPEQB (VEX.256 encoded version)
DEST[127:0] ←COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] ←COMPARE_BYTES_EQUAL(SRC1[255:128],SRC2[255:128])
PCMPEQW (with 64-bit operands)
  IF DEST[15:0] = SRC[15:0]
     THEN DEST[15:0] ← FFFFH;
     ELSE DEST[15:0] ← 0; FI;
  (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
  IF DEST[63:48] = SRC[63:48]
     THEN DEST[63:48] ← FFFFH;
     ELSE DEST[63:48] ← 0; FI;
PCMPEQW (with 128-bit operands)
  IF DEST[15:0] = SRC[15:0]
     THEN DEST[15:0] ← FFFFH;
     ELSE DEST[15:0] ← 0; FI;
  (* Continue comparison of 2nd through 7th words in DEST and SRC *)
  IF DEST[127:112] = SRC[127:112]
     THEN DEST[127:112] ← FFFFH;
     ELSE DEST[127:112] ← 0; FI;
VPCMPEQW (VEX.128 encoded version)
DEST[127:0] ←COMPARE_WORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] ← 0
VPCMPEQW (VEX.256 encoded version)
DEST[127:0] ←COMPARE_WORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] ←COMPARE_WORDS_EQUAL(SRC1[255:128],SRC2[255:128])
PCMPEQD (with 64-bit operands)
  IF DEST[31:0] = SRC[31:0]
     THEN DEST[31:0] ← FFFFFFFFH;
     ELSE DEST[31:0] ← 0; FI;
  IF DEST[63:32] = SRC[63:32]
     THEN DEST[63:32] ← FFFFFFFFH;
     ELSE DEST[63:32] ← 0; FI;
PCMPEQD (with 128-bit operands)
  IF DEST[31:0] = SRC[31:0]
     THEN DEST[31:0] ← FFFFFFFFH;
     ELSE DEST[31:0] ← 0; FI;
  (* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
  IF DEST[127:96] = SRC[127:96]
     THEN DEST[127:96] ← FFFFFFFFH;
     ELSE DEST[127:96] ← 0; FI;
VPCMPEQD (VEX.128 encoded version)
DEST[127:0] ←COMPARE_DWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] ← 0
VPCMPEQD (VEX.256 encoded version)
DEST[127:0] ←COMPARE_DWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] ←COMPARE_DWORDS_EQUAL(SRC1[255:128],SRC2[255:128])
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalents">Intel C/C++ Compiler Intrinsic Equivalents</h2>
<table>
<tr>
	<td>PCMPEQB:</td>
	<td>__m64 _mm_cmpeq_pi8 (__m64 m1, __m64 m2)</td>
</tr>
<tr>
	<td>PCMPEQW:</td>
	<td>__m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)</td>
</tr>
<tr>
	<td>PCMPEQD:</td>
	<td>__m64 _mm_cmpeq_pi32 (__m64 m1, __m64 m2)</td>
</tr>
<tr>
	<td>(V)PCMPEQB:</td>
	<td>__m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>(V)PCMPEQW:</td>
	<td>__m128i _mm_cmpeq_epi16 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>(V)PCMPEQD:</td>
	<td>__m128i _mm_cmpeq_epi32 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPCMPEQB:</td>
	<td>__m256i _mm256_cmpeq_epi8 ( __m256i a, __m256i b)</td>
</tr>
<tr>
	<td>VPCMPEQW:</td>
	<td>__m256i _mm256_cmpeq_epi16 ( __m256i a, __m256i b)</td>
</tr>
<tr>
	<td>VPCMPEQD:</td>
	<td>__m256i _mm256_cmpeq_epi32 ( __m256i a, __m256i b)</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
