 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:47:50 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                          199
Number of nets:                           947
Number of cells:                          684
Number of combinational cells:            489
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         29
Number of references:                      17

Combinational area:               1443.792060
Buf/Inv area:                       52.099522
Noncombinational area:            1288.510122
Macro/Black Box area:                0.000000
Net Interconnect area:             802.407801

Total cell area:                  2732.302182
Total area:                       3534.709983
1
