INFO: [VRFC 10-163] Analyzing VHDL file "/home/SDx/2016.4/tcam_sram/tcam_sram.srcs/sources_1/ip/bin_cntr18/sim/bin_cntr18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin_cntr18
