{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640770470939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640770470947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 17:34:30 2021 " "Processing started: Wed Dec 29 17:34:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640770470947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770470947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafor_with_own_modules -c semafor " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafor_with_own_modules -c semafor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770470947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640770471353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640770471353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/123/downloads/lab2/lab2/hdl/ip/periodram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/123/downloads/lab2/lab2/hdl/ip/periodram.v" { { "Info" "ISGN_ENTITY_NAME" "1 periodram " "Found entity 1: periodram" {  } { { "../../HDL/IP/periodram.v" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/IP/periodram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640770482781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770482781 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dec.sv(54) " "Verilog HDL warning at dec.sv(54): extended using \"x\" or \"z\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640770482785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/123/downloads/lab2/lab2/hdl/dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/123/downloads/lab2/lab2/hdl/dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640770482787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770482787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec " "Elaborating entity \"dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640770482836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec.sv(70) " "Verilog HDL assignment warning at dec.sv(70): truncated value with size 32 to match size of target (8)" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640770482843 "|dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periodram periodram:b2v_inst3 " "Elaborating entity \"periodram\" for hierarchy \"periodram:b2v_inst3\"" {  } { { "../../HDL/dec.sv" "b2v_inst3" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640770482854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram periodram:b2v_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"periodram:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "../../HDL/IP/periodram.v" "altsyncram_component" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/IP/periodram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640770482921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "periodram:b2v_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"periodram:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "../../HDL/IP/periodram.v" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/IP/periodram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640770482924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "periodram:b2v_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"periodram:b2v_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640770482924 ""}  } { { "../../HDL/IP/periodram.v" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/IP/periodram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640770482924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhq1 " "Found entity 1: altsyncram_dhq1" {  } { { "db/altsyncram_dhq1.tdf" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/db/altsyncram_dhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640770482986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770482986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhq1 periodram:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_dhq1:auto_generated " "Elaborating entity \"altsyncram_dhq1\" for hierarchy \"periodram:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_dhq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640770482987 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640770483503 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640770483503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[0\] VCC " "Pin \"ctl_rddata\[0\]\" is stuck at VCC" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[1\] GND " "Pin \"ctl_rddata\[1\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[2\] GND " "Pin \"ctl_rddata\[2\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[3\] GND " "Pin \"ctl_rddata\[3\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[4\] GND " "Pin \"ctl_rddata\[4\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[5\] GND " "Pin \"ctl_rddata\[5\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[6\] GND " "Pin \"ctl_rddata\[6\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[7\] GND " "Pin \"ctl_rddata\[7\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[8\] GND " "Pin \"ctl_rddata\[8\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[9\] GND " "Pin \"ctl_rddata\[9\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[10\] GND " "Pin \"ctl_rddata\[10\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[11\] GND " "Pin \"ctl_rddata\[11\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[12\] GND " "Pin \"ctl_rddata\[12\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[13\] GND " "Pin \"ctl_rddata\[13\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[14\] GND " "Pin \"ctl_rddata\[14\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[15\] GND " "Pin \"ctl_rddata\[15\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[16\] GND " "Pin \"ctl_rddata\[16\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[17\] GND " "Pin \"ctl_rddata\[17\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[18\] GND " "Pin \"ctl_rddata\[18\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[19\] GND " "Pin \"ctl_rddata\[19\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[20\] GND " "Pin \"ctl_rddata\[20\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[21\] GND " "Pin \"ctl_rddata\[21\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[22\] GND " "Pin \"ctl_rddata\[22\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[23\] GND " "Pin \"ctl_rddata\[23\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[24\] GND " "Pin \"ctl_rddata\[24\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[25\] GND " "Pin \"ctl_rddata\[25\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[26\] GND " "Pin \"ctl_rddata\[26\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[27\] GND " "Pin \"ctl_rddata\[27\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[28\] GND " "Pin \"ctl_rddata\[28\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[29\] GND " "Pin \"ctl_rddata\[29\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[30\] GND " "Pin \"ctl_rddata\[30\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_rddata\[31\] GND " "Pin \"ctl_rddata\[31\]\" is stuck at GND" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640770483519 "|dec|ctl_rddata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640770483519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640770483588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/output_files/semafor.map.smsg " "Generated suppressed messages file C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/output_files/semafor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770483969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640770484099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640770484099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_rd " "No output dependent on input pin \"ctl_rd\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_rd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[2\] " "No output dependent on input pin \"ctl_wrdata\[2\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[3\] " "No output dependent on input pin \"ctl_wrdata\[3\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[4\] " "No output dependent on input pin \"ctl_wrdata\[4\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[5\] " "No output dependent on input pin \"ctl_wrdata\[5\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[6\] " "No output dependent on input pin \"ctl_wrdata\[6\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[7\] " "No output dependent on input pin \"ctl_wrdata\[7\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[8\] " "No output dependent on input pin \"ctl_wrdata\[8\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[9\] " "No output dependent on input pin \"ctl_wrdata\[9\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[10\] " "No output dependent on input pin \"ctl_wrdata\[10\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[11\] " "No output dependent on input pin \"ctl_wrdata\[11\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[12\] " "No output dependent on input pin \"ctl_wrdata\[12\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[13\] " "No output dependent on input pin \"ctl_wrdata\[13\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[14\] " "No output dependent on input pin \"ctl_wrdata\[14\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[15\] " "No output dependent on input pin \"ctl_wrdata\[15\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[16\] " "No output dependent on input pin \"ctl_wrdata\[16\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[17\] " "No output dependent on input pin \"ctl_wrdata\[17\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[18\] " "No output dependent on input pin \"ctl_wrdata\[18\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[19\] " "No output dependent on input pin \"ctl_wrdata\[19\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[20\] " "No output dependent on input pin \"ctl_wrdata\[20\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[21\] " "No output dependent on input pin \"ctl_wrdata\[21\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[22\] " "No output dependent on input pin \"ctl_wrdata\[22\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[23\] " "No output dependent on input pin \"ctl_wrdata\[23\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[24\] " "No output dependent on input pin \"ctl_wrdata\[24\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[25\] " "No output dependent on input pin \"ctl_wrdata\[25\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[26\] " "No output dependent on input pin \"ctl_wrdata\[26\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[27\] " "No output dependent on input pin \"ctl_wrdata\[27\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[28\] " "No output dependent on input pin \"ctl_wrdata\[28\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[29\] " "No output dependent on input pin \"ctl_wrdata\[29\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[30\] " "No output dependent on input pin \"ctl_wrdata\[30\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_wrdata\[31\] " "No output dependent on input pin \"ctl_wrdata\[31\]\"" {  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640770484193 "|dec|ctl_wrdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640770484193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640770484196 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640770484196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640770484196 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640770484196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640770484196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640770484216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 17:34:44 2021 " "Processing ended: Wed Dec 29 17:34:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640770484216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640770484216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640770484216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640770484216 ""}
