/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [2:0] _02_;
  wire [3:0] _03_;
  reg [8:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_9z[0] & celloutsig_0_7z);
  assign celloutsig_0_11z = !(celloutsig_0_2z ? celloutsig_0_8z : celloutsig_0_0z[1]);
  assign celloutsig_0_20z = !(celloutsig_0_1z ? celloutsig_0_8z : celloutsig_0_18z[0]);
  assign celloutsig_1_0z = ~(in_data[174] | in_data[183]);
  assign celloutsig_0_1z = ~((in_data[21] | celloutsig_0_0z[1]) & celloutsig_0_0z[3]);
  assign celloutsig_0_19z = ~((celloutsig_0_8z | celloutsig_0_14z) & celloutsig_0_7z);
  assign celloutsig_0_8z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_16z = celloutsig_0_9z[1] | ~(celloutsig_0_3z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[100]);
  assign celloutsig_0_17z = ~(_00_ ^ celloutsig_0_1z);
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 7'h00;
    else _15_ <= in_data[103:97];
  assign { _01_[6:5], celloutsig_1_8z[2], _01_[3:0] } = _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 3'h0;
    else _02_ <= celloutsig_1_4z[4:2];
  reg [4:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 5'h00;
    else _17_ <= { in_data[105:102], celloutsig_1_0z };
  assign out_data[100:96] = _17_;
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 4'h0;
    else _18_ <= { in_data[27:26], celloutsig_0_2z, celloutsig_0_13z };
  assign { _00_, _03_[2:0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_21z[2:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_21z = { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_8z } & { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_1_6z = { _01_[6:5], celloutsig_1_8z[2], _01_[3:2] } == in_data[115:111];
  assign celloutsig_0_6z = in_data[62:25] > in_data[47:10];
  assign celloutsig_0_2z = { in_data[64:59], celloutsig_0_1z } > { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_9z[1:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } && { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_10z ? { _00_, _03_[2:0], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_7z } : { celloutsig_0_18z[2:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_0z[4:2] };
  assign celloutsig_0_10z = & celloutsig_0_9z[2:0];
  assign celloutsig_1_7z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_14z } >> { celloutsig_0_9z[1:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[73:69] ^ in_data[72:68];
  assign celloutsig_0_9z = { celloutsig_0_0z[3:1], celloutsig_0_4z } ^ { in_data[85], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_25z = ~((celloutsig_0_19z & _04_[2]) | celloutsig_0_18z[0]);
  assign celloutsig_1_3z = ~((_01_[0] & celloutsig_1_8z[2]) | (_01_[1] & celloutsig_1_1z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[3] & celloutsig_0_2z) | (in_data[61] & celloutsig_0_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_8z[1] & celloutsig_1_1z) | (celloutsig_1_7z & _02_[2]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_0_12z = ~((in_data[72] & celloutsig_0_0z[0]) | (celloutsig_0_7z & in_data[59]));
  assign { celloutsig_1_4z[5:4], celloutsig_1_4z[2], celloutsig_1_4z[3] } = { _01_[6:5], celloutsig_1_0z, celloutsig_1_0z } ~^ { in_data[132:131], celloutsig_1_3z, in_data[130] };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[3], celloutsig_1_8z[1] } = { celloutsig_1_6z, _01_[5], _01_[3] } ~^ { celloutsig_1_7z, celloutsig_1_4z[2], celloutsig_1_6z };
  assign _01_[4] = celloutsig_1_8z[2];
  assign _03_[3] = _00_;
  assign celloutsig_1_4z[1:0] = 2'h3;
  assign { out_data[128], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
