data	,	V_2
set_baseclock	,	V_9
err_put_pll_a	,	V_17
clk_change	,	V_6
"Can't enable cdev1: %d\n"	,	L_5
"Can't retrieve clk pll_a_out0\n"	,	L_9
"Can't set pll_a rate: %d\n"	,	L_1
"Can't retrieve clk cdev1\n"	,	L_11
"pll_a_out0"	,	L_8
set_mclk	,	V_10
dev_err	,	F_4
tegra_asoc_utils_data	,	V_1
dev	,	V_14
clk_put	,	F_10
srate	,	V_3
"Can't retrieve clk pll_a\n"	,	L_7
new_baseclock	,	V_5
clk_pll_a	,	V_13
ret	,	V_16
clk_pll_a_out0	,	V_12
tegra_asoc_utils_fini	,	F_11
err	,	V_7
tegra_asoc_utils_set_rate	,	F_1
"pll_a"	,	L_6
mclk	,	V_4
clk_get_sys	,	F_7
clk_enable	,	F_5
"Can't enable pll_a_out0: %d\n"	,	L_4
clk_cdev1	,	V_11
"Can't set pll_a_out0 rate: %d\n"	,	L_2
PTR_ERR	,	F_9
EINVAL	,	V_8
"cdev1"	,	L_10
"Can't enable pll_a: %d\n"	,	L_3
tegra_asoc_utils_init	,	F_6
err_put_pll_a_out0	,	V_18
device	,	V_15
clk_disable	,	F_2
clk_set_rate	,	F_3
IS_ERR	,	F_8
