ror r0, r1, r0 
mvn r2, r0 
lsl r1, r2, #13 
mvn r3, r1 
