$date
	Thu Oct 16 10:09:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 8 ! z [7:0] $end
$var reg 5 " opcode [4:0] $end
$var reg 4 # x [3:0] $end
$var reg 4 $ y [3:0] $end
$scope module alu1 $end
$var wire 5 % opcode [4:0] $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var reg 8 ( z [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101 (
b11 '
b1010 &
b0 %
b11 $
b1010 #
b0 "
b1101 !
$end
#10
b111 !
b111 (
b1 "
b1 %
#20
b11110 !
b11110 (
b10 "
b10 %
#30
b11 !
b11 (
b11 "
b11 %
#40
b1 !
b1 (
b100 "
b100 %
#50
b0 !
b0 (
b101 "
b101 %
#60
b110 "
b110 %
#70
b10 !
b10 (
b111 "
b111 %
#80
b1011 !
b1011 (
b1000 "
b1000 %
#90
b1001 !
b1001 (
b1001 "
b1001 %
#100
b1010000 !
b1010000 (
b1010 "
b1010 %
#110
b1 !
b1 (
b1011 "
b1011 %
#120
b11110101 !
b11110101 (
b1100 "
b1100 %
#130
b11111101 !
b11111101 (
b1101 "
b1101 %
#140
b11110100 !
b11110100 (
b1110 "
b1110 %
#150
b11110110 !
b11110110 (
b1111 "
b1111 %
#160
b1 !
b1 (
b10000 "
b10000 %
#170
b0 !
b0 (
b10001 "
b10001 %
#180
b10010 "
b10010 %
#190
