// Seed: 2165128646
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  reg id_3 = 1;
  tri id_4 = id_0 ==? id_3;
  always @(posedge id_1) begin : LABEL_0
    assume #1  (1);
    id_3 <= 1;
    id_3 = #1 id_0 != 1;
  end
  supply0 id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    inout wor id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  wire id_8;
  wor  id_9 = 1;
  wire id_10;
endmodule
