[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: No timescale set for "mid".

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: No timescale set for "bottom".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: Compile module "work@bottom".

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: Compile module "work@mid".

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              14
design                                                 1
int_typespec                                           8
int_var                                                6
logic_net                                              5
logic_typespec                                         5
logic_var                                              2
module_inst                                           10
param_assign                                           3
parameter                                              3
range                                                  5
ref_module                                             3
ref_obj                                               35
type_parameter                                         7
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              14
design                                                 1
int_typespec                                           8
int_var                                                6
logic_net                                              5
logic_typespec                                         5
logic_var                                              2
module_inst                                           10
param_assign                                           3
parameter                                              3
range                                                  5
ref_module                                             3
ref_obj                                               35
type_parameter                                         7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@bottom
  |vpiParameter:
  \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP1
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_ref_obj: (work@bottom.TP1)
      |vpiParent:
      \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35
      |vpiFullName:work@bottom.TP1
      |vpiActual:
      \_logic_typespec: , line:17:38, endln:17:43
  |vpiParameter:
  \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |UINT:10
    |vpiTypespec:
    \_ref_obj: (work@bottom.SIZE)
      |vpiParent:
      \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59
      |vpiFullName:work@bottom.SIZE
      |vpiActual:
      \_int_typespec: , line:17:45, endln:17:62
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP2
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_ref_obj: (work@bottom.TP2)
      |vpiParent:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
      |vpiFullName:work@bottom.TP2
      |vpiActual:
      \_int_typespec: , line:17:85, endln:17:88
  |vpiParamAssign:
  \_param_assign: , line:17:55, endln:17:62
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiRhs:
    \_constant: , line:17:60, endln:17:62
      |vpiParent:
      \_param_assign: , line:17:55, endln:17:62
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiTypespec:
      \_ref_obj: (work@bottom)
        |vpiParent:
        \_constant: , line:17:60, endln:17:62
        |vpiFullName:work@bottom
        |vpiActual:
        \_int_typespec: , line:17:45, endln:17:62
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59
  |vpiDefName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.DATA1), line:18:9, endln:18:14
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_ref_obj: (work@bottom.DATA1)
      |vpiParent:
      \_logic_net: (work@bottom.DATA1), line:18:9, endln:18:14
      |vpiFullName:work@bottom.DATA1
      |vpiActual:
      \_logic_typespec: , line:17:38, endln:17:43
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiNet:
  \_logic_net: (work@bottom.a), line:19:20, endln:19:21
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_ref_obj: (work@bottom.a)
      |vpiParent:
      \_logic_net: (work@bottom.a), line:19:20, endln:19:21
      |vpiFullName:work@bottom.a
      |vpiActual:
      \_logic_typespec: , line:19:5, endln:19:19
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bottom.DATA2), line:20:9, endln:20:14
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_ref_obj: (work@bottom.DATA2)
      |vpiParent:
      \_logic_net: (work@bottom.DATA2), line:20:9, endln:20:14
      |vpiFullName:work@bottom.DATA2
      |vpiActual:
      \_int_typespec: , line:17:85, endln:17:88
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
|uhdmallModules:
\_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@mid
  |vpiParameter:
  \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:TP0
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_ref_obj: (work@mid.TP0)
      |vpiParent:
      \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32
      |vpiFullName:work@mid.TP0
      |vpiActual:
      \_logic_typespec: , line:10:35, endln:10:40
  |vpiDefName:work@mid
  |vpiNet:
  \_logic_net: (work@mid.DATA0), line:11:6, endln:11:11
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiRefModule:
  \_ref_module: work@bottom (u1), line:12:22, endln:12:24
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u1
    |vpiDefName:work@bottom
    |vpiActual:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiRefModule:
  \_ref_module: work@bottom (u2), line:13:33, endln:13:35
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u2
    |vpiDefName:work@bottom
    |vpiActual:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:TPTOP
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_ref_obj: (work@top.TPTOP)
      |vpiParent:
      \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
      |vpiFullName:work@top.TPTOP
      |vpiActual:
      \_int_typespec: , line:2:24, endln:2:27
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.DATATOP), line:4:8, endln:4:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiRefModule:
  \_ref_module: work@mid (u0), line:6:22, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiDefName:work@mid
    |vpiActual:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.DATATOP), line:4:8, endln:4:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_obj: (work@top.DATATOP)
      |vpiParent:
      \_int_var: (work@top.DATATOP), line:4:8, endln:4:15
      |vpiFullName:work@top.DATATOP
      |vpiActual:
      \_int_typespec: , line:2:24, endln:2:27
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
    |vpiVisibility:1
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiFullName:work@top.u0
    |vpiVariables:
    \_int_var: (work@top.u0.DATA0), line:11:6, endln:11:11
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
      |vpiTypespec:
      \_ref_obj: (work@top.u0.DATA0)
        |vpiParent:
        \_int_var: (work@top.u0.DATA0), line:11:6, endln:11:11
        |vpiFullName:work@top.u0.DATA0
        |vpiActual:
        \_int_typespec: , line:2:24, endln:2:27
      |vpiName:DATA0
      |vpiFullName:work@top.u0.DATA0
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.u0.TP0)
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
      |vpiName:TP0
      |vpiFullName:work@top.u0.TP0
      |vpiTypespec:
      \_ref_obj: (work@top.u0.TP0)
        |vpiParent:
        \_type_parameter: (work@top.u0.TP0)
        |vpiFullName:work@top.u0.TP0
        |vpiActual:
        \_int_typespec: , line:2:24, endln:2:27
    |vpiDefName:work@mid
    |vpiDefFile:${SURELOG_DIR}/tests/TypeParam/dut.sv
    |vpiDefLineNo:10
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiModule:
    \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
      |vpiName:u1
      |vpiFullName:work@top.u0.u1
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA1), line:18:9, endln:18:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u1.DATA1)
          |vpiParent:
          \_int_var: (work@top.u0.u1.DATA1), line:18:9, endln:18:14
          |vpiFullName:work@top.u0.u1.DATA1
          |vpiActual:
          \_int_typespec: , line:2:24, endln:2:27
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u1.DATA1
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@top.u0.u1.a), line:19:20, endln:19:21
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u1.a)
          |vpiParent:
          \_logic_var: (work@top.u0.u1.a), line:19:20, endln:19:21
          |vpiFullName:work@top.u0.u1.a
          |vpiActual:
          \_logic_typespec: , line:19:5, endln:19:19
        |vpiName:a
        |vpiFullName:work@top.u0.u1.a
        |vpiVisibility:1
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA2), line:20:9, endln:20:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u1.DATA2)
          |vpiParent:
          \_int_var: (work@top.u0.u1.DATA2), line:20:9, endln:20:14
          |vpiFullName:work@top.u0.u1.DATA2
          |vpiActual:
          \_int_typespec: , line:17:85, endln:17:88
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u1.DATA2
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@top.u0.u1.TP1)
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
        |vpiName:TP1
        |vpiFullName:work@top.u0.u1.TP1
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u1.TP1)
          |vpiParent:
          \_type_parameter: (work@top.u0.u1.TP1)
          |vpiFullName:work@top.u0.u1.TP1
          |vpiActual:
          \_int_typespec: , line:2:24, endln:2:27
      |vpiParameter:
      \_parameter: (work@top.u0.u1.SIZE), line:17:55, endln:17:59
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
        |UINT:10
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u1.SIZE)
          |vpiParent:
          \_parameter: (work@top.u0.u1.SIZE), line:17:55, endln:17:59
          |vpiFullName:work@top.u0.u1.SIZE
          |vpiActual:
          \_int_typespec: , line:17:45, endln:17:62
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u1.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
      |vpiParamAssign:
      \_param_assign: , line:17:55, endln:17:62
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u1), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:12:2, endln:12:27
        |vpiRhs:
        \_constant: , line:17:60, endln:17:62
          |vpiParent:
          \_param_assign: , line:17:55, endln:17:62
          |vpiDecompile:10
          |vpiSize:32
          |UINT:10
          |vpiTypespec:
          \_ref_obj: (work@top.u0.u1)
            |vpiParent:
            \_constant: , line:17:60, endln:17:62
            |vpiFullName:work@top.u0.u1
            |vpiActual:
            \_int_typespec: , line:17:45, endln:17:62
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u1.SIZE), line:17:55, endln:17:59
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/TypeParam/dut.sv
      |vpiDefLineNo:17
      |vpiInstance:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
    |vpiModule:
    \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
      |vpiParent:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
      |vpiName:u2
      |vpiFullName:work@top.u0.u2
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA1), line:18:9, endln:18:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u2.DATA1)
          |vpiParent:
          \_int_var: (work@top.u0.u2.DATA1), line:18:9, endln:18:14
          |vpiFullName:work@top.u0.u2.DATA1
          |vpiActual:
          \_int_typespec: , line:13:16, endln:13:19
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u2.DATA1
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@top.u0.u2.a), line:19:20, endln:19:21
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u2.a)
          |vpiParent:
          \_logic_var: (work@top.u0.u2.a), line:19:20, endln:19:21
          |vpiFullName:work@top.u0.u2.a
          |vpiActual:
          \_logic_typespec: , line:19:5, endln:19:19
        |vpiName:a
        |vpiFullName:work@top.u0.u2.a
        |vpiVisibility:1
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA2), line:20:9, endln:20:14
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u2.DATA2)
          |vpiParent:
          \_int_var: (work@top.u0.u2.DATA2), line:20:9, endln:20:14
          |vpiFullName:work@top.u0.u2.DATA2
          |vpiActual:
          \_int_typespec: , line:17:85, endln:17:88
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u2.DATA2
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@top.u0.u2.TP1)
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
        |vpiName:TP1
        |vpiFullName:work@top.u0.u2.TP1
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u2.TP1)
          |vpiParent:
          \_type_parameter: (work@top.u0.u2.TP1)
          |vpiFullName:work@top.u0.u2.TP1
          |vpiActual:
          \_int_typespec: , line:13:16, endln:13:19
      |vpiParameter:
      \_parameter: (work@top.u0.u2.SIZE), line:17:55, endln:17:59
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
        |UINT:10
        |vpiTypespec:
        \_ref_obj: (work@top.u0.u2.SIZE)
          |vpiParent:
          \_parameter: (work@top.u0.u2.SIZE), line:17:55, endln:17:59
          |vpiFullName:work@top.u0.u2.SIZE
          |vpiActual:
          \_int_typespec: , line:17:45, endln:17:62
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u2.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
      |vpiParamAssign:
      \_param_assign: , line:17:55, endln:17:62
        |vpiParent:
        \_module_inst: work@bottom (work@top.u0.u2), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:13:2, endln:13:38
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:17:60, endln:17:62
          |vpiParent:
          \_param_assign: , line:17:55, endln:17:62
          |vpiDecompile:20
          |vpiSize:32
          |UINT:20
          |vpiTypespec:
          \_ref_obj: (work@top.u0.u2)
            |vpiParent:
            \_constant: , line:17:60, endln:17:62
            |vpiFullName:work@top.u0.u2
            |vpiActual:
            \_int_typespec: , line:17:45, endln:17:62
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u2.SIZE), line:17:55, endln:17:59
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/TypeParam/dut.sv
      |vpiDefLineNo:17
      |vpiInstance:
      \_module_inst: work@mid (work@top.u0), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:6:3, endln:6:27
\_weaklyReferenced:
\_logic_typespec: , line:17:38, endln:17:43
  |vpiParent:
  \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35
\_int_typespec: , line:17:45, endln:17:62
\_int_typespec: , line:17:85, endln:17:88
  |vpiParent:
  \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
  |vpiSigned:1
\_logic_typespec: , line:10:35, endln:10:40
  |vpiParent:
  \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32
\_int_typespec: , line:2:24, endln:2:27
  |vpiParent:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
  |vpiSigned:1
\_int_typespec: , line:2:24, endln:2:27
  |vpiParent:
  \_type_parameter: (work@top.u0.TP0)
  |vpiSigned:1
\_int_typespec: , line:2:24, endln:2:27
  |vpiParent:
  \_type_parameter: (work@top.u0.u1.TP1)
  |vpiSigned:1
\_logic_typespec: , line:19:5, endln:19:19
  |vpiParent:
  \_logic_var: (work@top.u0.u1.a), line:19:20, endln:19:21
  |vpiRange:
  \_range: , line:19:11, endln:19:19
    |vpiParent:
    \_logic_typespec: , line:19:5, endln:19:19
    |vpiLeftRange:
    \_constant: , line:19:12, endln:19:16
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:17, endln:19:18
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:13:16, endln:13:19
  |vpiParent:
  \_type_parameter: (work@top.u0.u2.TP1)
  |vpiSigned:1
\_logic_typespec: , line:19:5, endln:19:19
  |vpiParent:
  \_logic_var: (work@top.u0.u2.a), line:19:20, endln:19:21
  |vpiRange:
  \_range: , line:19:11, endln:19:19
    |vpiParent:
    \_logic_typespec: , line:19:5, endln:19:19
    |vpiLeftRange:
    \_constant: , line:19:12, endln:19:16
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiDecompile:20
      |vpiSize:64
      |UINT:20
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:17, endln:19:18
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:5, endln:19:19
  |vpiRange:
  \_range: , line:19:11, endln:19:19
    |vpiParent:
    \_logic_typespec: , line:19:5, endln:19:19
    |vpiLeftRange:
    \_ref_obj: (SIZE), line:19:12, endln:19:16
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiName:SIZE
    |vpiRightRange:
    \_constant: , line:19:17, endln:19:18
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:17:45, endln:17:62
  |vpiParent:
  \_ref_obj: (work@top.u0.u1.SIZE)
\_int_typespec: , line:17:45, endln:17:62
  |vpiParent:
  \_ref_obj: (work@top.u0.u2.SIZE)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TypeParam/dut.sv | ${SURELOG_DIR}/build/regression/TypeParam/roundtrip/dut_000.sv | 10 | 21 |