// Seed: 3789443847
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  always #1 begin
    id_2 <= 1;
  end
  type_9 id_3 (
      .id_0(1'b0),
      .id_1(),
      .id_2(1)
  );
  type_10 id_4;
  logic   id_5;
  assign id_5 = 1'b0;
  type_12(
      1, 1
  );
  logic id_6;
  assign id_4 = id_3;
  logic id_7 = id_1;
endmodule
