|GUTI_ALU
STORING_CLOCK => GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.CLOCK
RUNNING_CLOCK => GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.PERFORMANCECLOCK
STORE_SIGNAL => GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.WREN
SAVINGEVALUATING => HOLD_A[4].OUTPUTSELECT
SAVINGEVALUATING => HOLD_A[3].OUTPUTSELECT
SAVINGEVALUATING => HOLD_A[2].OUTPUTSELECT
SAVINGEVALUATING => HOLD_A[1].OUTPUTSELECT
SAVINGEVALUATING => HOLD_A[0].OUTPUTSELECT
SAVINGEVALUATING => HOLDB[4].OUTPUTSELECT
SAVINGEVALUATING => HOLDB[3].OUTPUTSELECT
SAVINGEVALUATING => HOLDB[2].OUTPUTSELECT
SAVINGEVALUATING => HOLDB[1].OUTPUTSELECT
SAVINGEVALUATING => HOLDB[0].OUTPUTSELECT
SAVINGEVALUATING => HOLDWRITE[4].OUTPUTSELECT
SAVINGEVALUATING => HOLDWRITE[3].OUTPUTSELECT
SAVINGEVALUATING => HOLDWRITE[2].OUTPUTSELECT
SAVINGEVALUATING => HOLDWRITE[1].OUTPUTSELECT
SAVINGEVALUATING => HOLDWRITE[0].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[31].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[30].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[29].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[28].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[27].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[26].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[25].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[24].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[23].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[22].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[21].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[20].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[19].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[18].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[17].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[16].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[15].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[14].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[13].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[12].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[11].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[10].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[9].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[8].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[7].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[6].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[5].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[4].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[3].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[2].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[1].OUTPUTSELECT
SAVINGEVALUATING => TEMPORARY_DATA[0].OUTPUTSELECT
REGISTER_ONE_ADDRESS[0] => HOLD_A[0].DATAB
REGISTER_ONE_ADDRESS[1] => HOLD_A[1].DATAB
REGISTER_ONE_ADDRESS[2] => HOLD_A[2].DATAB
REGISTER_ONE_ADDRESS[3] => HOLD_A[3].DATAB
REGISTER_ONE_ADDRESS[4] => HOLD_A[4].DATAB
REGISTER_TWO_ADDRESS[0] => HOLDB[0].DATAB
REGISTER_TWO_ADDRESS[1] => HOLDB[1].DATAB
REGISTER_TWO_ADDRESS[2] => HOLDB[2].DATAB
REGISTER_TWO_ADDRESS[3] => HOLDB[3].DATAB
REGISTER_TWO_ADDRESS[4] => HOLDB[4].DATAB
COMPUTATION_RESULT[0] => HOLDWRITE[0].DATAB
COMPUTATION_RESULT[1] => HOLDWRITE[1].DATAB
COMPUTATION_RESULT[2] => HOLDWRITE[2].DATAB
COMPUTATION_RESULT[3] => HOLDWRITE[3].DATAB
COMPUTATION_RESULT[4] => HOLDWRITE[4].DATAB
COMPLETEINSTRUCTION[0] => FIRST_TEMPORARY_B[0].DATAA
COMPLETEINSTRUCTION[1] => FIRST_TEMPORARY_B[1].DATAA
COMPLETEINSTRUCTION[2] => FIRST_TEMPORARY_B[2].DATAA
COMPLETEINSTRUCTION[3] => FIRST_TEMPORARY_B[3].DATAA
COMPLETEINSTRUCTION[4] => FIRST_TEMPORARY_B[4].DATAA
COMPLETEINSTRUCTION[5] => FIRST_TEMPORARY_B[5].DATAA
COMPLETEINSTRUCTION[6] => FIRST_TEMPORARY_B[6].DATAA
COMPLETEINSTRUCTION[7] => FIRST_TEMPORARY_B[7].DATAA
COMPLETEINSTRUCTION[8] => FIRST_TEMPORARY_B[8].DATAA
COMPLETEINSTRUCTION[9] => FIRST_TEMPORARY_B[9].DATAA
COMPLETEINSTRUCTION[10] => FIRST_TEMPORARY_B[10].DATAA
COMPLETEINSTRUCTION[11] => HOLDWRITE[0].DATAA
COMPLETEINSTRUCTION[11] => FIRST_TEMPORARY_B[11].DATAA
COMPLETEINSTRUCTION[12] => HOLDWRITE[1].DATAA
COMPLETEINSTRUCTION[12] => FIRST_TEMPORARY_B[12].DATAA
COMPLETEINSTRUCTION[13] => HOLDWRITE[2].DATAA
COMPLETEINSTRUCTION[13] => FIRST_TEMPORARY_B[13].DATAA
COMPLETEINSTRUCTION[14] => HOLDWRITE[3].DATAA
COMPLETEINSTRUCTION[14] => FIRST_TEMPORARY_B[14].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[15].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[31].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[30].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[29].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[28].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[27].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[26].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[25].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[24].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[23].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[22].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[21].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[20].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[19].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[18].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[17].DATAA
COMPLETEINSTRUCTION[15] => FIRST_TEMPORARY_B[16].DATAA
COMPLETEINSTRUCTION[15] => HOLDWRITE[4].DATAA
COMPLETEINSTRUCTION[16] => HOLDB[0].DATAA
COMPLETEINSTRUCTION[17] => HOLDB[1].DATAA
COMPLETEINSTRUCTION[18] => HOLDB[2].DATAA
COMPLETEINSTRUCTION[19] => HOLDB[3].DATAA
COMPLETEINSTRUCTION[20] => HOLDB[4].DATAA
COMPLETEINSTRUCTION[21] => HOLD_A[0].DATAA
COMPLETEINSTRUCTION[22] => HOLD_A[1].DATAA
COMPLETEINSTRUCTION[23] => HOLD_A[2].DATAA
COMPLETEINSTRUCTION[24] => HOLD_A[3].DATAA
COMPLETEINSTRUCTION[25] => HOLD_A[4].DATAA
COMPLETEINSTRUCTION[26] => TEMPORARY_OPCODE[0].DATAB
COMPLETEINSTRUCTION[26] => Mux1.IN69
COMPLETEINSTRUCTION[26] => Mux0.IN69
COMPLETEINSTRUCTION[27] => TEMPORARY_OPCODE[1].DATAB
COMPLETEINSTRUCTION[27] => Mux1.IN68
COMPLETEINSTRUCTION[27] => Mux0.IN68
COMPLETEINSTRUCTION[28] => TEMPORARY_OPCODE[2].DATAB
COMPLETEINSTRUCTION[28] => Mux1.IN67
COMPLETEINSTRUCTION[28] => Mux0.IN67
COMPLETEINSTRUCTION[29] => TEMPORARY_OPCODE[3].DATAB
COMPLETEINSTRUCTION[29] => Mux1.IN66
COMPLETEINSTRUCTION[29] => Mux0.IN66
COMPLETEINSTRUCTION[30] => TEMPORARY_OPCODE[4].DATAB
COMPLETEINSTRUCTION[30] => Mux1.IN65
COMPLETEINSTRUCTION[30] => Mux0.IN65
COMPLETEINSTRUCTION[31] => TEMPORARY_OPCODE[5].DATAB
COMPLETEINSTRUCTION[31] => Mux1.IN64
COMPLETEINSTRUCTION[31] => Mux0.IN64
RAMTEMPORARY_DATA[0] => TEMPORARY_DATA[0].DATAB
RAMTEMPORARY_DATA[1] => TEMPORARY_DATA[1].DATAB
RAMTEMPORARY_DATA[2] => TEMPORARY_DATA[2].DATAB
RAMTEMPORARY_DATA[3] => TEMPORARY_DATA[3].DATAB
RAMTEMPORARY_DATA[4] => TEMPORARY_DATA[4].DATAB
RAMTEMPORARY_DATA[5] => TEMPORARY_DATA[5].DATAB
RAMTEMPORARY_DATA[6] => TEMPORARY_DATA[6].DATAB
RAMTEMPORARY_DATA[7] => TEMPORARY_DATA[7].DATAB
RAMTEMPORARY_DATA[8] => TEMPORARY_DATA[8].DATAB
RAMTEMPORARY_DATA[9] => TEMPORARY_DATA[9].DATAB
RAMTEMPORARY_DATA[10] => TEMPORARY_DATA[10].DATAB
RAMTEMPORARY_DATA[11] => TEMPORARY_DATA[11].DATAB
RAMTEMPORARY_DATA[12] => TEMPORARY_DATA[12].DATAB
RAMTEMPORARY_DATA[13] => TEMPORARY_DATA[13].DATAB
RAMTEMPORARY_DATA[14] => TEMPORARY_DATA[14].DATAB
RAMTEMPORARY_DATA[15] => TEMPORARY_DATA[15].DATAB
RAMTEMPORARY_DATA[16] => TEMPORARY_DATA[16].DATAB
RAMTEMPORARY_DATA[17] => TEMPORARY_DATA[17].DATAB
RAMTEMPORARY_DATA[18] => TEMPORARY_DATA[18].DATAB
RAMTEMPORARY_DATA[19] => TEMPORARY_DATA[19].DATAB
RAMTEMPORARY_DATA[20] => TEMPORARY_DATA[20].DATAB
RAMTEMPORARY_DATA[21] => TEMPORARY_DATA[21].DATAB
RAMTEMPORARY_DATA[22] => TEMPORARY_DATA[22].DATAB
RAMTEMPORARY_DATA[23] => TEMPORARY_DATA[23].DATAB
RAMTEMPORARY_DATA[24] => TEMPORARY_DATA[24].DATAB
RAMTEMPORARY_DATA[25] => TEMPORARY_DATA[25].DATAB
RAMTEMPORARY_DATA[26] => TEMPORARY_DATA[26].DATAB
RAMTEMPORARY_DATA[27] => TEMPORARY_DATA[27].DATAB
RAMTEMPORARY_DATA[28] => TEMPORARY_DATA[28].DATAB
RAMTEMPORARY_DATA[29] => TEMPORARY_DATA[29].DATAB
RAMTEMPORARY_DATA[30] => TEMPORARY_DATA[30].DATAB
RAMTEMPORARY_DATA[31] => TEMPORARY_DATA[31].DATAB
DATA_IN_REGISTER_ONE[0] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[0]
DATA_IN_REGISTER_ONE[1] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[1]
DATA_IN_REGISTER_ONE[2] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[2]
DATA_IN_REGISTER_ONE[3] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[3]
DATA_IN_REGISTER_ONE[4] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[4]
DATA_IN_REGISTER_ONE[5] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[5]
DATA_IN_REGISTER_ONE[6] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[6]
DATA_IN_REGISTER_ONE[7] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[7]
DATA_IN_REGISTER_ONE[8] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[8]
DATA_IN_REGISTER_ONE[9] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[9]
DATA_IN_REGISTER_ONE[10] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[10]
DATA_IN_REGISTER_ONE[11] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[11]
DATA_IN_REGISTER_ONE[12] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[12]
DATA_IN_REGISTER_ONE[13] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[13]
DATA_IN_REGISTER_ONE[14] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[14]
DATA_IN_REGISTER_ONE[15] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[15]
DATA_IN_REGISTER_ONE[16] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[16]
DATA_IN_REGISTER_ONE[17] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[17]
DATA_IN_REGISTER_ONE[18] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[18]
DATA_IN_REGISTER_ONE[19] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[19]
DATA_IN_REGISTER_ONE[20] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[20]
DATA_IN_REGISTER_ONE[21] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[21]
DATA_IN_REGISTER_ONE[22] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[22]
DATA_IN_REGISTER_ONE[23] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[23]
DATA_IN_REGISTER_ONE[24] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[24]
DATA_IN_REGISTER_ONE[25] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[25]
DATA_IN_REGISTER_ONE[26] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[26]
DATA_IN_REGISTER_ONE[27] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[27]
DATA_IN_REGISTER_ONE[28] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[28]
DATA_IN_REGISTER_ONE[29] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[29]
DATA_IN_REGISTER_ONE[30] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[30]
DATA_IN_REGISTER_ONE[31] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QA[31]
DATA_IN_REGISTER_TWO[0] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[0]
DATA_IN_REGISTER_TWO[1] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[1]
DATA_IN_REGISTER_TWO[2] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[2]
DATA_IN_REGISTER_TWO[3] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[3]
DATA_IN_REGISTER_TWO[4] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[4]
DATA_IN_REGISTER_TWO[5] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[5]
DATA_IN_REGISTER_TWO[6] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[6]
DATA_IN_REGISTER_TWO[7] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[7]
DATA_IN_REGISTER_TWO[8] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[8]
DATA_IN_REGISTER_TWO[9] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[9]
DATA_IN_REGISTER_TWO[10] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[10]
DATA_IN_REGISTER_TWO[11] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[11]
DATA_IN_REGISTER_TWO[12] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[12]
DATA_IN_REGISTER_TWO[13] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[13]
DATA_IN_REGISTER_TWO[14] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[14]
DATA_IN_REGISTER_TWO[15] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[15]
DATA_IN_REGISTER_TWO[16] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[16]
DATA_IN_REGISTER_TWO[17] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[17]
DATA_IN_REGISTER_TWO[18] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[18]
DATA_IN_REGISTER_TWO[19] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[19]
DATA_IN_REGISTER_TWO[20] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[20]
DATA_IN_REGISTER_TWO[21] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[21]
DATA_IN_REGISTER_TWO[22] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[22]
DATA_IN_REGISTER_TWO[23] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[23]
DATA_IN_REGISTER_TWO[24] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[24]
DATA_IN_REGISTER_TWO[25] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[25]
DATA_IN_REGISTER_TWO[26] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[26]
DATA_IN_REGISTER_TWO[27] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[27]
DATA_IN_REGISTER_TWO[28] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[28]
DATA_IN_REGISTER_TWO[29] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[29]
DATA_IN_REGISTER_TWO[30] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[30]
DATA_IN_REGISTER_TWO[31] <= GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY.QB[31]
COMPLETERESULT[0] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[0]
COMPLETERESULT[1] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[1]
COMPLETERESULT[2] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[2]
COMPLETERESULT[3] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[3]
COMPLETERESULT[4] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[4]
COMPLETERESULT[5] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[5]
COMPLETERESULT[6] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[6]
COMPLETERESULT[7] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[7]
COMPLETERESULT[8] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[8]
COMPLETERESULT[9] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[9]
COMPLETERESULT[10] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[10]
COMPLETERESULT[11] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[11]
COMPLETERESULT[12] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[12]
COMPLETERESULT[13] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[13]
COMPLETERESULT[14] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[14]
COMPLETERESULT[15] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[15]
COMPLETERESULT[16] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[16]
COMPLETERESULT[17] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[17]
COMPLETERESULT[18] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[18]
COMPLETERESULT[19] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[19]
COMPLETERESULT[20] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[20]
COMPLETERESULT[21] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[21]
COMPLETERESULT[22] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[22]
COMPLETERESULT[23] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[23]
COMPLETERESULT[24] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[24]
COMPLETERESULT[25] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[25]
COMPLETERESULT[26] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[26]
COMPLETERESULT[27] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[27]
COMPLETERESULT[28] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[28]
COMPLETERESULT[29] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[29]
COMPLETERESULT[30] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[30]
COMPLETERESULT[31] <= GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION.COMPUTATION[31]


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY
CLOCK => ALT3PRAM:ALT3PRAM_COMPONENT.OUTCLOCK
CLOCK => ALT3PRAM:ALT3PRAM_COMPONENT.INCLOCK
DATA[0] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[0]
DATA[1] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[1]
DATA[2] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[2]
DATA[3] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[3]
DATA[4] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[4]
DATA[5] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[5]
DATA[6] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[6]
DATA[7] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[7]
DATA[8] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[8]
DATA[9] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[9]
DATA[10] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[10]
DATA[11] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[11]
DATA[12] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[12]
DATA[13] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[13]
DATA[14] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[14]
DATA[15] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[15]
DATA[16] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[16]
DATA[17] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[17]
DATA[18] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[18]
DATA[19] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[19]
DATA[20] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[20]
DATA[21] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[21]
DATA[22] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[22]
DATA[23] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[23]
DATA[24] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[24]
DATA[25] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[25]
DATA[26] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[26]
DATA[27] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[27]
DATA[28] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[28]
DATA[29] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[29]
DATA[30] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[30]
DATA[31] => ALT3PRAM:ALT3PRAM_COMPONENT.DATA[31]
RDADDRESS_A[0] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_A[0]
RDADDRESS_A[1] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_A[1]
RDADDRESS_A[2] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_A[2]
RDADDRESS_A[3] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_A[3]
RDADDRESS_A[4] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_A[4]
RDADDRESS_B[0] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_B[0]
RDADDRESS_B[1] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_B[1]
RDADDRESS_B[2] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_B[2]
RDADDRESS_B[3] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_B[3]
RDADDRESS_B[4] => ALT3PRAM:ALT3PRAM_COMPONENT.RDADDRESS_B[4]
WRADDRESS[0] => ALT3PRAM:ALT3PRAM_COMPONENT.WRADDRESS[0]
WRADDRESS[1] => ALT3PRAM:ALT3PRAM_COMPONENT.WRADDRESS[1]
WRADDRESS[2] => ALT3PRAM:ALT3PRAM_COMPONENT.WRADDRESS[2]
WRADDRESS[3] => ALT3PRAM:ALT3PRAM_COMPONENT.WRADDRESS[3]
WRADDRESS[4] => ALT3PRAM:ALT3PRAM_COMPONENT.WRADDRESS[4]
WREN => ALT3PRAM:ALT3PRAM_COMPONENT.WREN
QA[0] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[0]
QA[1] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[1]
QA[2] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[2]
QA[3] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[3]
QA[4] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[4]
QA[5] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[5]
QA[6] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[6]
QA[7] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[7]
QA[8] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[8]
QA[9] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[9]
QA[10] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[10]
QA[11] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[11]
QA[12] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[12]
QA[13] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[13]
QA[14] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[14]
QA[15] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[15]
QA[16] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[16]
QA[17] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[17]
QA[18] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[18]
QA[19] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[19]
QA[20] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[20]
QA[21] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[21]
QA[22] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[22]
QA[23] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[23]
QA[24] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[24]
QA[25] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[25]
QA[26] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[26]
QA[27] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[27]
QA[28] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[28]
QA[29] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[29]
QA[30] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[30]
QA[31] <= ALT3PRAM:ALT3PRAM_COMPONENT.QA[31]
QB[0] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[0]
QB[1] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[1]
QB[2] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[2]
QB[3] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[3]
QB[4] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[4]
QB[5] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[5]
QB[6] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[6]
QB[7] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[7]
QB[8] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[8]
QB[9] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[9]
QB[10] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[10]
QB[11] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[11]
QB[12] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[12]
QB[13] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[13]
QB[14] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[14]
QB[15] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[15]
QB[16] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[16]
QB[17] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[17]
QB[18] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[18]
QB[19] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[19]
QB[20] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[20]
QB[21] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[21]
QB[22] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[22]
QB[23] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[23]
QB[24] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[24]
QB[25] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[25]
QB[26] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[26]
QB[27] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[27]
QB[28] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[28]
QB[29] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[29]
QB[30] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[30]
QB[31] <= ALT3PRAM:ALT3PRAM_COMPONENT.QB[31]


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
data[8] => altdpram:altdpram_component1.data[8]
data[8] => altdpram:altdpram_component2.data[8]
data[9] => altdpram:altdpram_component1.data[9]
data[9] => altdpram:altdpram_component2.data[9]
data[10] => altdpram:altdpram_component1.data[10]
data[10] => altdpram:altdpram_component2.data[10]
data[11] => altdpram:altdpram_component1.data[11]
data[11] => altdpram:altdpram_component2.data[11]
data[12] => altdpram:altdpram_component1.data[12]
data[12] => altdpram:altdpram_component2.data[12]
data[13] => altdpram:altdpram_component1.data[13]
data[13] => altdpram:altdpram_component2.data[13]
data[14] => altdpram:altdpram_component1.data[14]
data[14] => altdpram:altdpram_component2.data[14]
data[15] => altdpram:altdpram_component1.data[15]
data[15] => altdpram:altdpram_component2.data[15]
data[16] => altdpram:altdpram_component1.data[16]
data[16] => altdpram:altdpram_component2.data[16]
data[17] => altdpram:altdpram_component1.data[17]
data[17] => altdpram:altdpram_component2.data[17]
data[18] => altdpram:altdpram_component1.data[18]
data[18] => altdpram:altdpram_component2.data[18]
data[19] => altdpram:altdpram_component1.data[19]
data[19] => altdpram:altdpram_component2.data[19]
data[20] => altdpram:altdpram_component1.data[20]
data[20] => altdpram:altdpram_component2.data[20]
data[21] => altdpram:altdpram_component1.data[21]
data[21] => altdpram:altdpram_component2.data[21]
data[22] => altdpram:altdpram_component1.data[22]
data[22] => altdpram:altdpram_component2.data[22]
data[23] => altdpram:altdpram_component1.data[23]
data[23] => altdpram:altdpram_component2.data[23]
data[24] => altdpram:altdpram_component1.data[24]
data[24] => altdpram:altdpram_component2.data[24]
data[25] => altdpram:altdpram_component1.data[25]
data[25] => altdpram:altdpram_component2.data[25]
data[26] => altdpram:altdpram_component1.data[26]
data[26] => altdpram:altdpram_component2.data[26]
data[27] => altdpram:altdpram_component1.data[27]
data[27] => altdpram:altdpram_component2.data[27]
data[28] => altdpram:altdpram_component1.data[28]
data[28] => altdpram:altdpram_component2.data[28]
data[29] => altdpram:altdpram_component1.data[29]
data[29] => altdpram:altdpram_component2.data[29]
data[30] => altdpram:altdpram_component1.data[30]
data[30] => altdpram:altdpram_component2.data[30]
data[31] => altdpram:altdpram_component1.data[31]
data[31] => altdpram:altdpram_component2.data[31]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => altdpram:altdpram_component1.outclock
outclock => altdpram:altdpram_component2.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qa[8] <= altdpram:altdpram_component1.q[8]
qa[9] <= altdpram:altdpram_component1.q[9]
qa[10] <= altdpram:altdpram_component1.q[10]
qa[11] <= altdpram:altdpram_component1.q[11]
qa[12] <= altdpram:altdpram_component1.q[12]
qa[13] <= altdpram:altdpram_component1.q[13]
qa[14] <= altdpram:altdpram_component1.q[14]
qa[15] <= altdpram:altdpram_component1.q[15]
qa[16] <= altdpram:altdpram_component1.q[16]
qa[17] <= altdpram:altdpram_component1.q[17]
qa[18] <= altdpram:altdpram_component1.q[18]
qa[19] <= altdpram:altdpram_component1.q[19]
qa[20] <= altdpram:altdpram_component1.q[20]
qa[21] <= altdpram:altdpram_component1.q[21]
qa[22] <= altdpram:altdpram_component1.q[22]
qa[23] <= altdpram:altdpram_component1.q[23]
qa[24] <= altdpram:altdpram_component1.q[24]
qa[25] <= altdpram:altdpram_component1.q[25]
qa[26] <= altdpram:altdpram_component1.q[26]
qa[27] <= altdpram:altdpram_component1.q[27]
qa[28] <= altdpram:altdpram_component1.q[28]
qa[29] <= altdpram:altdpram_component1.q[29]
qa[30] <= altdpram:altdpram_component1.q[30]
qa[31] <= altdpram:altdpram_component1.q[31]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]
qb[8] <= altdpram:altdpram_component2.q[8]
qb[9] <= altdpram:altdpram_component2.q[9]
qb[10] <= altdpram:altdpram_component2.q[10]
qb[11] <= altdpram:altdpram_component2.q[11]
qb[12] <= altdpram:altdpram_component2.q[12]
qb[13] <= altdpram:altdpram_component2.q[13]
qb[14] <= altdpram:altdpram_component2.q[14]
qb[15] <= altdpram:altdpram_component2.q[15]
qb[16] <= altdpram:altdpram_component2.q[16]
qb[17] <= altdpram:altdpram_component2.q[17]
qb[18] <= altdpram:altdpram_component2.q[18]
qb[19] <= altdpram:altdpram_component2.q[19]
qb[20] <= altdpram:altdpram_component2.q[20]
qb[21] <= altdpram:altdpram_component2.q[21]
qb[22] <= altdpram:altdpram_component2.q[22]
qb[23] <= altdpram:altdpram_component2.q[23]
qb[24] <= altdpram:altdpram_component2.q[24]
qb[25] <= altdpram:altdpram_component2.q[25]
qb[26] <= altdpram:altdpram_component2.q[26]
qb[27] <= altdpram:altdpram_component2.q[27]
qb[28] <= altdpram:altdpram_component2.q[28]
qb[29] <= altdpram:altdpram_component2.q[29]
qb[30] <= altdpram:altdpram_component2.q[30]
qb[31] <= altdpram:altdpram_component2.q[31]


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]
q[8] <= altsyncram:ram_block.q_b[8]
q[9] <= altsyncram:ram_block.q_b[9]
q[10] <= altsyncram:ram_block.q_b[10]
q[11] <= altsyncram:ram_block.q_b[11]
q[12] <= altsyncram:ram_block.q_b[12]
q[13] <= altsyncram:ram_block.q_b[13]
q[14] <= altsyncram:ram_block.q_b[14]
q[15] <= altsyncram:ram_block.q_b[15]
q[16] <= altsyncram:ram_block.q_b[16]
q[17] <= altsyncram:ram_block.q_b[17]
q[18] <= altsyncram:ram_block.q_b[18]
q[19] <= altsyncram:ram_block.q_b[19]
q[20] <= altsyncram:ram_block.q_b[20]
q[21] <= altsyncram:ram_block.q_b[21]
q[22] <= altsyncram:ram_block.q_b[22]
q[23] <= altsyncram:ram_block.q_b[23]
q[24] <= altsyncram:ram_block.q_b[24]
q[25] <= altsyncram:ram_block.q_b[25]
q[26] <= altsyncram:ram_block.q_b[26]
q[27] <= altsyncram:ram_block.q_b[27]
q[28] <= altsyncram:ram_block.q_b[28]
q[29] <= altsyncram:ram_block.q_b[29]
q[30] <= altsyncram:ram_block.q_b[30]
q[31] <= altsyncram:ram_block.q_b[31]


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_bso1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bso1:auto_generated.data_a[0]
data_a[1] => altsyncram_bso1:auto_generated.data_a[1]
data_a[2] => altsyncram_bso1:auto_generated.data_a[2]
data_a[3] => altsyncram_bso1:auto_generated.data_a[3]
data_a[4] => altsyncram_bso1:auto_generated.data_a[4]
data_a[5] => altsyncram_bso1:auto_generated.data_a[5]
data_a[6] => altsyncram_bso1:auto_generated.data_a[6]
data_a[7] => altsyncram_bso1:auto_generated.data_a[7]
data_a[8] => altsyncram_bso1:auto_generated.data_a[8]
data_a[9] => altsyncram_bso1:auto_generated.data_a[9]
data_a[10] => altsyncram_bso1:auto_generated.data_a[10]
data_a[11] => altsyncram_bso1:auto_generated.data_a[11]
data_a[12] => altsyncram_bso1:auto_generated.data_a[12]
data_a[13] => altsyncram_bso1:auto_generated.data_a[13]
data_a[14] => altsyncram_bso1:auto_generated.data_a[14]
data_a[15] => altsyncram_bso1:auto_generated.data_a[15]
data_a[16] => altsyncram_bso1:auto_generated.data_a[16]
data_a[17] => altsyncram_bso1:auto_generated.data_a[17]
data_a[18] => altsyncram_bso1:auto_generated.data_a[18]
data_a[19] => altsyncram_bso1:auto_generated.data_a[19]
data_a[20] => altsyncram_bso1:auto_generated.data_a[20]
data_a[21] => altsyncram_bso1:auto_generated.data_a[21]
data_a[22] => altsyncram_bso1:auto_generated.data_a[22]
data_a[23] => altsyncram_bso1:auto_generated.data_a[23]
data_a[24] => altsyncram_bso1:auto_generated.data_a[24]
data_a[25] => altsyncram_bso1:auto_generated.data_a[25]
data_a[26] => altsyncram_bso1:auto_generated.data_a[26]
data_a[27] => altsyncram_bso1:auto_generated.data_a[27]
data_a[28] => altsyncram_bso1:auto_generated.data_a[28]
data_a[29] => altsyncram_bso1:auto_generated.data_a[29]
data_a[30] => altsyncram_bso1:auto_generated.data_a[30]
data_a[31] => altsyncram_bso1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_bso1:auto_generated.address_a[0]
address_a[1] => altsyncram_bso1:auto_generated.address_a[1]
address_a[2] => altsyncram_bso1:auto_generated.address_a[2]
address_a[3] => altsyncram_bso1:auto_generated.address_a[3]
address_a[4] => altsyncram_bso1:auto_generated.address_a[4]
address_b[0] => altsyncram_bso1:auto_generated.address_b[0]
address_b[1] => altsyncram_bso1:auto_generated.address_b[1]
address_b[2] => altsyncram_bso1:auto_generated.address_b[2]
address_b[3] => altsyncram_bso1:auto_generated.address_b[3]
address_b[4] => altsyncram_bso1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bso1:auto_generated.clock0
clock1 => altsyncram_bso1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_bso1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bso1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bso1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bso1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bso1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bso1:auto_generated.q_b[5]
q_b[6] <= altsyncram_bso1:auto_generated.q_b[6]
q_b[7] <= altsyncram_bso1:auto_generated.q_b[7]
q_b[8] <= altsyncram_bso1:auto_generated.q_b[8]
q_b[9] <= altsyncram_bso1:auto_generated.q_b[9]
q_b[10] <= altsyncram_bso1:auto_generated.q_b[10]
q_b[11] <= altsyncram_bso1:auto_generated.q_b[11]
q_b[12] <= altsyncram_bso1:auto_generated.q_b[12]
q_b[13] <= altsyncram_bso1:auto_generated.q_b[13]
q_b[14] <= altsyncram_bso1:auto_generated.q_b[14]
q_b[15] <= altsyncram_bso1:auto_generated.q_b[15]
q_b[16] <= altsyncram_bso1:auto_generated.q_b[16]
q_b[17] <= altsyncram_bso1:auto_generated.q_b[17]
q_b[18] <= altsyncram_bso1:auto_generated.q_b[18]
q_b[19] <= altsyncram_bso1:auto_generated.q_b[19]
q_b[20] <= altsyncram_bso1:auto_generated.q_b[20]
q_b[21] <= altsyncram_bso1:auto_generated.q_b[21]
q_b[22] <= altsyncram_bso1:auto_generated.q_b[22]
q_b[23] <= altsyncram_bso1:auto_generated.q_b[23]
q_b[24] <= altsyncram_bso1:auto_generated.q_b[24]
q_b[25] <= altsyncram_bso1:auto_generated.q_b[25]
q_b[26] <= altsyncram_bso1:auto_generated.q_b[26]
q_b[27] <= altsyncram_bso1:auto_generated.q_b[27]
q_b[28] <= altsyncram_bso1:auto_generated.q_b[28]
q_b[29] <= altsyncram_bso1:auto_generated.q_b[29]
q_b[30] <= altsyncram_bso1:auto_generated.q_b[30]
q_b[31] <= altsyncram_bso1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bso1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]
q[8] <= altsyncram:ram_block.q_b[8]
q[9] <= altsyncram:ram_block.q_b[9]
q[10] <= altsyncram:ram_block.q_b[10]
q[11] <= altsyncram:ram_block.q_b[11]
q[12] <= altsyncram:ram_block.q_b[12]
q[13] <= altsyncram:ram_block.q_b[13]
q[14] <= altsyncram:ram_block.q_b[14]
q[15] <= altsyncram:ram_block.q_b[15]
q[16] <= altsyncram:ram_block.q_b[16]
q[17] <= altsyncram:ram_block.q_b[17]
q[18] <= altsyncram:ram_block.q_b[18]
q[19] <= altsyncram:ram_block.q_b[19]
q[20] <= altsyncram:ram_block.q_b[20]
q[21] <= altsyncram:ram_block.q_b[21]
q[22] <= altsyncram:ram_block.q_b[22]
q[23] <= altsyncram:ram_block.q_b[23]
q[24] <= altsyncram:ram_block.q_b[24]
q[25] <= altsyncram:ram_block.q_b[25]
q[26] <= altsyncram:ram_block.q_b[26]
q[27] <= altsyncram:ram_block.q_b[27]
q[28] <= altsyncram:ram_block.q_b[28]
q[29] <= altsyncram:ram_block.q_b[29]
q[30] <= altsyncram:ram_block.q_b[30]
q[31] <= altsyncram:ram_block.q_b[31]


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_bso1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bso1:auto_generated.data_a[0]
data_a[1] => altsyncram_bso1:auto_generated.data_a[1]
data_a[2] => altsyncram_bso1:auto_generated.data_a[2]
data_a[3] => altsyncram_bso1:auto_generated.data_a[3]
data_a[4] => altsyncram_bso1:auto_generated.data_a[4]
data_a[5] => altsyncram_bso1:auto_generated.data_a[5]
data_a[6] => altsyncram_bso1:auto_generated.data_a[6]
data_a[7] => altsyncram_bso1:auto_generated.data_a[7]
data_a[8] => altsyncram_bso1:auto_generated.data_a[8]
data_a[9] => altsyncram_bso1:auto_generated.data_a[9]
data_a[10] => altsyncram_bso1:auto_generated.data_a[10]
data_a[11] => altsyncram_bso1:auto_generated.data_a[11]
data_a[12] => altsyncram_bso1:auto_generated.data_a[12]
data_a[13] => altsyncram_bso1:auto_generated.data_a[13]
data_a[14] => altsyncram_bso1:auto_generated.data_a[14]
data_a[15] => altsyncram_bso1:auto_generated.data_a[15]
data_a[16] => altsyncram_bso1:auto_generated.data_a[16]
data_a[17] => altsyncram_bso1:auto_generated.data_a[17]
data_a[18] => altsyncram_bso1:auto_generated.data_a[18]
data_a[19] => altsyncram_bso1:auto_generated.data_a[19]
data_a[20] => altsyncram_bso1:auto_generated.data_a[20]
data_a[21] => altsyncram_bso1:auto_generated.data_a[21]
data_a[22] => altsyncram_bso1:auto_generated.data_a[22]
data_a[23] => altsyncram_bso1:auto_generated.data_a[23]
data_a[24] => altsyncram_bso1:auto_generated.data_a[24]
data_a[25] => altsyncram_bso1:auto_generated.data_a[25]
data_a[26] => altsyncram_bso1:auto_generated.data_a[26]
data_a[27] => altsyncram_bso1:auto_generated.data_a[27]
data_a[28] => altsyncram_bso1:auto_generated.data_a[28]
data_a[29] => altsyncram_bso1:auto_generated.data_a[29]
data_a[30] => altsyncram_bso1:auto_generated.data_a[30]
data_a[31] => altsyncram_bso1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_bso1:auto_generated.address_a[0]
address_a[1] => altsyncram_bso1:auto_generated.address_a[1]
address_a[2] => altsyncram_bso1:auto_generated.address_a[2]
address_a[3] => altsyncram_bso1:auto_generated.address_a[3]
address_a[4] => altsyncram_bso1:auto_generated.address_a[4]
address_b[0] => altsyncram_bso1:auto_generated.address_b[0]
address_b[1] => altsyncram_bso1:auto_generated.address_b[1]
address_b[2] => altsyncram_bso1:auto_generated.address_b[2]
address_b[3] => altsyncram_bso1:auto_generated.address_b[3]
address_b[4] => altsyncram_bso1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bso1:auto_generated.clock0
clock1 => altsyncram_bso1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_bso1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bso1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bso1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bso1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bso1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bso1:auto_generated.q_b[5]
q_b[6] <= altsyncram_bso1:auto_generated.q_b[6]
q_b[7] <= altsyncram_bso1:auto_generated.q_b[7]
q_b[8] <= altsyncram_bso1:auto_generated.q_b[8]
q_b[9] <= altsyncram_bso1:auto_generated.q_b[9]
q_b[10] <= altsyncram_bso1:auto_generated.q_b[10]
q_b[11] <= altsyncram_bso1:auto_generated.q_b[11]
q_b[12] <= altsyncram_bso1:auto_generated.q_b[12]
q_b[13] <= altsyncram_bso1:auto_generated.q_b[13]
q_b[14] <= altsyncram_bso1:auto_generated.q_b[14]
q_b[15] <= altsyncram_bso1:auto_generated.q_b[15]
q_b[16] <= altsyncram_bso1:auto_generated.q_b[16]
q_b[17] <= altsyncram_bso1:auto_generated.q_b[17]
q_b[18] <= altsyncram_bso1:auto_generated.q_b[18]
q_b[19] <= altsyncram_bso1:auto_generated.q_b[19]
q_b[20] <= altsyncram_bso1:auto_generated.q_b[20]
q_b[21] <= altsyncram_bso1:auto_generated.q_b[21]
q_b[22] <= altsyncram_bso1:auto_generated.q_b[22]
q_b[23] <= altsyncram_bso1:auto_generated.q_b[23]
q_b[24] <= altsyncram_bso1:auto_generated.q_b[24]
q_b[25] <= altsyncram_bso1:auto_generated.q_b[25]
q_b[26] <= altsyncram_bso1:auto_generated.q_b[26]
q_b[27] <= altsyncram_bso1:auto_generated.q_b[27]
q_b[28] <= altsyncram_bso1:auto_generated.q_b[28]
q_b[29] <= altsyncram_bso1:auto_generated.q_b[29]
q_b[30] <= altsyncram_bso1:auto_generated.q_b[30]
q_b[31] <= altsyncram_bso1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GUTI_ALU|GUTI_3_PORT_MEMORY:SAVINGTO3PORTEDMEMORY|ALT3PRAM:ALT3PRAM_COMPONENT|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bso1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|GUTI_ALU|GUTI_INSTRUCTION_INTERPRETATION:INTERPRETINGTHEINSTRUCTION
PERFORMANCECLOCK => COMPUTATION[31].IN1
OPERATION[0] => Mux0.IN66
OPERATION[0] => Mux1.IN65
OPERATION[0] => Mux2.IN65
OPERATION[0] => Mux3.IN65
OPERATION[0] => Mux4.IN65
OPERATION[0] => Mux5.IN65
OPERATION[0] => Mux6.IN65
OPERATION[0] => Mux7.IN65
OPERATION[0] => Mux8.IN65
OPERATION[0] => Mux9.IN65
OPERATION[0] => Mux10.IN65
OPERATION[0] => Mux11.IN65
OPERATION[0] => Mux12.IN65
OPERATION[0] => Mux13.IN65
OPERATION[0] => Mux14.IN65
OPERATION[0] => Mux15.IN65
OPERATION[0] => Mux16.IN65
OPERATION[0] => Mux17.IN65
OPERATION[0] => Mux18.IN65
OPERATION[0] => Mux19.IN65
OPERATION[0] => Mux20.IN65
OPERATION[0] => Mux21.IN65
OPERATION[0] => Mux22.IN65
OPERATION[0] => Mux23.IN65
OPERATION[0] => Mux24.IN65
OPERATION[0] => Mux25.IN65
OPERATION[0] => Mux26.IN65
OPERATION[0] => Mux27.IN65
OPERATION[0] => Mux28.IN65
OPERATION[0] => Mux29.IN65
OPERATION[0] => Mux30.IN65
OPERATION[0] => Mux31.IN66
OPERATION[0] => Mux32.IN69
OPERATION[1] => Mux0.IN65
OPERATION[1] => Mux1.IN64
OPERATION[1] => Mux2.IN64
OPERATION[1] => Mux3.IN64
OPERATION[1] => Mux4.IN64
OPERATION[1] => Mux5.IN64
OPERATION[1] => Mux6.IN64
OPERATION[1] => Mux7.IN64
OPERATION[1] => Mux8.IN64
OPERATION[1] => Mux9.IN64
OPERATION[1] => Mux10.IN64
OPERATION[1] => Mux11.IN64
OPERATION[1] => Mux12.IN64
OPERATION[1] => Mux13.IN64
OPERATION[1] => Mux14.IN64
OPERATION[1] => Mux15.IN64
OPERATION[1] => Mux16.IN64
OPERATION[1] => Mux17.IN64
OPERATION[1] => Mux18.IN64
OPERATION[1] => Mux19.IN64
OPERATION[1] => Mux20.IN64
OPERATION[1] => Mux21.IN64
OPERATION[1] => Mux22.IN64
OPERATION[1] => Mux23.IN64
OPERATION[1] => Mux24.IN64
OPERATION[1] => Mux25.IN64
OPERATION[1] => Mux26.IN64
OPERATION[1] => Mux27.IN64
OPERATION[1] => Mux28.IN64
OPERATION[1] => Mux29.IN64
OPERATION[1] => Mux30.IN64
OPERATION[1] => Mux31.IN65
OPERATION[1] => Mux32.IN68
OPERATION[2] => Mux0.IN64
OPERATION[2] => Mux1.IN63
OPERATION[2] => Mux2.IN63
OPERATION[2] => Mux3.IN63
OPERATION[2] => Mux4.IN63
OPERATION[2] => Mux5.IN63
OPERATION[2] => Mux6.IN63
OPERATION[2] => Mux7.IN63
OPERATION[2] => Mux8.IN63
OPERATION[2] => Mux9.IN63
OPERATION[2] => Mux10.IN63
OPERATION[2] => Mux11.IN63
OPERATION[2] => Mux12.IN63
OPERATION[2] => Mux13.IN63
OPERATION[2] => Mux14.IN63
OPERATION[2] => Mux15.IN63
OPERATION[2] => Mux16.IN63
OPERATION[2] => Mux17.IN63
OPERATION[2] => Mux18.IN63
OPERATION[2] => Mux19.IN63
OPERATION[2] => Mux20.IN63
OPERATION[2] => Mux21.IN63
OPERATION[2] => Mux22.IN63
OPERATION[2] => Mux23.IN63
OPERATION[2] => Mux24.IN63
OPERATION[2] => Mux25.IN63
OPERATION[2] => Mux26.IN63
OPERATION[2] => Mux27.IN63
OPERATION[2] => Mux28.IN63
OPERATION[2] => Mux29.IN63
OPERATION[2] => Mux30.IN63
OPERATION[2] => Mux31.IN64
OPERATION[2] => Mux32.IN67
OPERATION[3] => Mux0.IN63
OPERATION[3] => Mux1.IN62
OPERATION[3] => Mux2.IN62
OPERATION[3] => Mux3.IN62
OPERATION[3] => Mux4.IN62
OPERATION[3] => Mux5.IN62
OPERATION[3] => Mux6.IN62
OPERATION[3] => Mux7.IN62
OPERATION[3] => Mux8.IN62
OPERATION[3] => Mux9.IN62
OPERATION[3] => Mux10.IN62
OPERATION[3] => Mux11.IN62
OPERATION[3] => Mux12.IN62
OPERATION[3] => Mux13.IN62
OPERATION[3] => Mux14.IN62
OPERATION[3] => Mux15.IN62
OPERATION[3] => Mux16.IN62
OPERATION[3] => Mux17.IN62
OPERATION[3] => Mux18.IN62
OPERATION[3] => Mux19.IN62
OPERATION[3] => Mux20.IN62
OPERATION[3] => Mux21.IN62
OPERATION[3] => Mux22.IN62
OPERATION[3] => Mux23.IN62
OPERATION[3] => Mux24.IN62
OPERATION[3] => Mux25.IN62
OPERATION[3] => Mux26.IN62
OPERATION[3] => Mux27.IN62
OPERATION[3] => Mux28.IN62
OPERATION[3] => Mux29.IN62
OPERATION[3] => Mux30.IN62
OPERATION[3] => Mux31.IN63
OPERATION[3] => Mux32.IN66
OPERATION[4] => Mux0.IN62
OPERATION[4] => Mux1.IN61
OPERATION[4] => Mux2.IN61
OPERATION[4] => Mux3.IN61
OPERATION[4] => Mux4.IN61
OPERATION[4] => Mux5.IN61
OPERATION[4] => Mux6.IN61
OPERATION[4] => Mux7.IN61
OPERATION[4] => Mux8.IN61
OPERATION[4] => Mux9.IN61
OPERATION[4] => Mux10.IN61
OPERATION[4] => Mux11.IN61
OPERATION[4] => Mux12.IN61
OPERATION[4] => Mux13.IN61
OPERATION[4] => Mux14.IN61
OPERATION[4] => Mux15.IN61
OPERATION[4] => Mux16.IN61
OPERATION[4] => Mux17.IN61
OPERATION[4] => Mux18.IN61
OPERATION[4] => Mux19.IN61
OPERATION[4] => Mux20.IN61
OPERATION[4] => Mux21.IN61
OPERATION[4] => Mux22.IN61
OPERATION[4] => Mux23.IN61
OPERATION[4] => Mux24.IN61
OPERATION[4] => Mux25.IN61
OPERATION[4] => Mux26.IN61
OPERATION[4] => Mux27.IN61
OPERATION[4] => Mux28.IN61
OPERATION[4] => Mux29.IN61
OPERATION[4] => Mux30.IN61
OPERATION[4] => Mux31.IN62
OPERATION[4] => Mux32.IN65
OPERATION[5] => Mux0.IN61
OPERATION[5] => Mux1.IN60
OPERATION[5] => Mux2.IN60
OPERATION[5] => Mux3.IN60
OPERATION[5] => Mux4.IN60
OPERATION[5] => Mux5.IN60
OPERATION[5] => Mux6.IN60
OPERATION[5] => Mux7.IN60
OPERATION[5] => Mux8.IN60
OPERATION[5] => Mux9.IN60
OPERATION[5] => Mux10.IN60
OPERATION[5] => Mux11.IN60
OPERATION[5] => Mux12.IN60
OPERATION[5] => Mux13.IN60
OPERATION[5] => Mux14.IN60
OPERATION[5] => Mux15.IN60
OPERATION[5] => Mux16.IN60
OPERATION[5] => Mux17.IN60
OPERATION[5] => Mux18.IN60
OPERATION[5] => Mux19.IN60
OPERATION[5] => Mux20.IN60
OPERATION[5] => Mux21.IN60
OPERATION[5] => Mux22.IN60
OPERATION[5] => Mux23.IN60
OPERATION[5] => Mux24.IN60
OPERATION[5] => Mux25.IN60
OPERATION[5] => Mux26.IN60
OPERATION[5] => Mux27.IN60
OPERATION[5] => Mux28.IN60
OPERATION[5] => Mux29.IN60
OPERATION[5] => Mux30.IN60
OPERATION[5] => Mux31.IN61
OPERATION[5] => Mux32.IN64
WORDONE[0] => COMPUTATION.IN0
WORDONE[0] => COMPUTATION.IN0
WORDONE[0] => COMPUTATION.IN0
WORDONE[0] => LessThan0.IN32
WORDONE[0] => LessThan1.IN32
WORDONE[0] => Add0.IN32
WORDONE[0] => Add1.IN64
WORDONE[0] => Mult0.IN15
WORDONE[0] => COMPUTATION[0].DATAA
WORDONE[0] => Mux1.IN68
WORDONE[0] => Mux1.IN69
WORDONE[0] => Mux31.IN69
WORDONE[0] => Mux0.IN4
WORDONE[1] => COMPUTATION.IN0
WORDONE[1] => COMPUTATION.IN0
WORDONE[1] => COMPUTATION.IN0
WORDONE[1] => LessThan0.IN31
WORDONE[1] => LessThan1.IN31
WORDONE[1] => Add0.IN31
WORDONE[1] => Add1.IN63
WORDONE[1] => Mult0.IN14
WORDONE[1] => Mux0.IN68
WORDONE[1] => Mux0.IN69
WORDONE[1] => COMPUTATION[1].DATAA
WORDONE[1] => Mux2.IN68
WORDONE[1] => Mux2.IN69
WORDONE[1] => Mux1.IN3
WORDONE[2] => COMPUTATION.IN0
WORDONE[2] => COMPUTATION.IN0
WORDONE[2] => COMPUTATION.IN0
WORDONE[2] => LessThan0.IN30
WORDONE[2] => LessThan1.IN30
WORDONE[2] => Add0.IN30
WORDONE[2] => Add1.IN62
WORDONE[2] => Mult0.IN13
WORDONE[2] => Mux1.IN66
WORDONE[2] => Mux1.IN67
WORDONE[2] => COMPUTATION[2].DATAA
WORDONE[2] => Mux3.IN68
WORDONE[2] => Mux3.IN69
WORDONE[2] => Mux2.IN3
WORDONE[3] => COMPUTATION.IN0
WORDONE[3] => COMPUTATION.IN0
WORDONE[3] => COMPUTATION.IN0
WORDONE[3] => LessThan0.IN29
WORDONE[3] => LessThan1.IN29
WORDONE[3] => Add0.IN29
WORDONE[3] => Add1.IN61
WORDONE[3] => Mult0.IN12
WORDONE[3] => Mux2.IN66
WORDONE[3] => Mux2.IN67
WORDONE[3] => COMPUTATION[3].DATAA
WORDONE[3] => Mux4.IN68
WORDONE[3] => Mux4.IN69
WORDONE[3] => Mux3.IN3
WORDONE[4] => COMPUTATION.IN0
WORDONE[4] => COMPUTATION.IN0
WORDONE[4] => COMPUTATION.IN0
WORDONE[4] => LessThan0.IN28
WORDONE[4] => LessThan1.IN28
WORDONE[4] => Add0.IN28
WORDONE[4] => Add1.IN60
WORDONE[4] => Mult0.IN11
WORDONE[4] => Mux3.IN66
WORDONE[4] => Mux3.IN67
WORDONE[4] => COMPUTATION[4].DATAA
WORDONE[4] => Mux5.IN68
WORDONE[4] => Mux5.IN69
WORDONE[4] => Mux4.IN3
WORDONE[5] => COMPUTATION.IN0
WORDONE[5] => COMPUTATION.IN0
WORDONE[5] => COMPUTATION.IN0
WORDONE[5] => LessThan0.IN27
WORDONE[5] => LessThan1.IN27
WORDONE[5] => Add0.IN27
WORDONE[5] => Add1.IN59
WORDONE[5] => Mult0.IN10
WORDONE[5] => Mux4.IN66
WORDONE[5] => Mux4.IN67
WORDONE[5] => COMPUTATION[5].DATAA
WORDONE[5] => Mux6.IN68
WORDONE[5] => Mux6.IN69
WORDONE[5] => Mux5.IN3
WORDONE[6] => COMPUTATION.IN0
WORDONE[6] => COMPUTATION.IN0
WORDONE[6] => COMPUTATION.IN0
WORDONE[6] => LessThan0.IN26
WORDONE[6] => LessThan1.IN26
WORDONE[6] => Add0.IN26
WORDONE[6] => Add1.IN58
WORDONE[6] => Mult0.IN9
WORDONE[6] => Mux5.IN66
WORDONE[6] => Mux5.IN67
WORDONE[6] => COMPUTATION[6].DATAA
WORDONE[6] => Mux7.IN68
WORDONE[6] => Mux7.IN69
WORDONE[6] => Mux6.IN3
WORDONE[7] => COMPUTATION.IN0
WORDONE[7] => COMPUTATION.IN0
WORDONE[7] => COMPUTATION.IN0
WORDONE[7] => LessThan0.IN25
WORDONE[7] => LessThan1.IN25
WORDONE[7] => Add0.IN25
WORDONE[7] => Add1.IN57
WORDONE[7] => Mult0.IN8
WORDONE[7] => Mux6.IN66
WORDONE[7] => Mux6.IN67
WORDONE[7] => COMPUTATION[7].DATAA
WORDONE[7] => Mux8.IN68
WORDONE[7] => Mux8.IN69
WORDONE[7] => Mux7.IN3
WORDONE[8] => COMPUTATION.IN0
WORDONE[8] => COMPUTATION.IN0
WORDONE[8] => COMPUTATION.IN0
WORDONE[8] => LessThan0.IN24
WORDONE[8] => LessThan1.IN24
WORDONE[8] => Add0.IN24
WORDONE[8] => Add1.IN56
WORDONE[8] => Mult0.IN7
WORDONE[8] => Mux7.IN66
WORDONE[8] => Mux7.IN67
WORDONE[8] => COMPUTATION[8].DATAA
WORDONE[8] => Mux9.IN68
WORDONE[8] => Mux9.IN69
WORDONE[8] => Mux8.IN3
WORDONE[9] => COMPUTATION.IN0
WORDONE[9] => COMPUTATION.IN0
WORDONE[9] => COMPUTATION.IN0
WORDONE[9] => LessThan0.IN23
WORDONE[9] => LessThan1.IN23
WORDONE[9] => Add0.IN23
WORDONE[9] => Add1.IN55
WORDONE[9] => Mult0.IN6
WORDONE[9] => Mux8.IN66
WORDONE[9] => Mux8.IN67
WORDONE[9] => COMPUTATION[9].DATAA
WORDONE[9] => Mux10.IN68
WORDONE[9] => Mux10.IN69
WORDONE[9] => Mux9.IN3
WORDONE[10] => COMPUTATION.IN0
WORDONE[10] => COMPUTATION.IN0
WORDONE[10] => COMPUTATION.IN0
WORDONE[10] => LessThan0.IN22
WORDONE[10] => LessThan1.IN22
WORDONE[10] => Add0.IN22
WORDONE[10] => Add1.IN54
WORDONE[10] => Mult0.IN5
WORDONE[10] => Mux9.IN66
WORDONE[10] => Mux9.IN67
WORDONE[10] => COMPUTATION[10].DATAA
WORDONE[10] => Mux11.IN68
WORDONE[10] => Mux11.IN69
WORDONE[10] => Mux10.IN3
WORDONE[11] => COMPUTATION.IN0
WORDONE[11] => COMPUTATION.IN0
WORDONE[11] => COMPUTATION.IN0
WORDONE[11] => LessThan0.IN21
WORDONE[11] => LessThan1.IN21
WORDONE[11] => Add0.IN21
WORDONE[11] => Add1.IN53
WORDONE[11] => Mult0.IN4
WORDONE[11] => Mux10.IN66
WORDONE[11] => Mux10.IN67
WORDONE[11] => COMPUTATION[11].DATAA
WORDONE[11] => Mux12.IN68
WORDONE[11] => Mux12.IN69
WORDONE[11] => Mux11.IN3
WORDONE[12] => COMPUTATION.IN0
WORDONE[12] => COMPUTATION.IN0
WORDONE[12] => COMPUTATION.IN0
WORDONE[12] => LessThan0.IN20
WORDONE[12] => LessThan1.IN20
WORDONE[12] => Add0.IN20
WORDONE[12] => Add1.IN52
WORDONE[12] => Mult0.IN3
WORDONE[12] => Mux11.IN66
WORDONE[12] => Mux11.IN67
WORDONE[12] => COMPUTATION[12].DATAA
WORDONE[12] => Mux13.IN68
WORDONE[12] => Mux13.IN69
WORDONE[12] => Mux12.IN3
WORDONE[13] => COMPUTATION.IN0
WORDONE[13] => COMPUTATION.IN0
WORDONE[13] => COMPUTATION.IN0
WORDONE[13] => LessThan0.IN19
WORDONE[13] => LessThan1.IN19
WORDONE[13] => Add0.IN19
WORDONE[13] => Add1.IN51
WORDONE[13] => Mult0.IN2
WORDONE[13] => Mux12.IN66
WORDONE[13] => Mux12.IN67
WORDONE[13] => COMPUTATION[13].DATAA
WORDONE[13] => Mux14.IN68
WORDONE[13] => Mux14.IN69
WORDONE[13] => Mux13.IN3
WORDONE[14] => COMPUTATION.IN0
WORDONE[14] => COMPUTATION.IN0
WORDONE[14] => COMPUTATION.IN0
WORDONE[14] => LessThan0.IN18
WORDONE[14] => LessThan1.IN18
WORDONE[14] => Add0.IN18
WORDONE[14] => Add1.IN50
WORDONE[14] => Mult0.IN1
WORDONE[14] => Mux13.IN66
WORDONE[14] => Mux13.IN67
WORDONE[14] => COMPUTATION[14].DATAA
WORDONE[14] => Mux15.IN68
WORDONE[14] => Mux15.IN69
WORDONE[14] => Mux14.IN3
WORDONE[15] => COMPUTATION.IN0
WORDONE[15] => COMPUTATION.IN0
WORDONE[15] => COMPUTATION.IN0
WORDONE[15] => LessThan0.IN17
WORDONE[15] => LessThan1.IN17
WORDONE[15] => Add0.IN17
WORDONE[15] => Add1.IN49
WORDONE[15] => Mult0.IN0
WORDONE[15] => Mux14.IN66
WORDONE[15] => Mux14.IN67
WORDONE[15] => COMPUTATION[15].DATAA
WORDONE[15] => Mux16.IN68
WORDONE[15] => Mux16.IN69
WORDONE[15] => Mux15.IN3
WORDONE[16] => COMPUTATION.IN0
WORDONE[16] => COMPUTATION.IN0
WORDONE[16] => COMPUTATION.IN0
WORDONE[16] => LessThan0.IN16
WORDONE[16] => LessThan1.IN16
WORDONE[16] => Add0.IN16
WORDONE[16] => Add1.IN48
WORDONE[16] => Mux15.IN66
WORDONE[16] => Mux15.IN67
WORDONE[16] => COMPUTATION[16].DATAA
WORDONE[16] => Mux17.IN68
WORDONE[16] => Mux17.IN69
WORDONE[16] => Mux16.IN3
WORDONE[17] => COMPUTATION.IN0
WORDONE[17] => COMPUTATION.IN0
WORDONE[17] => COMPUTATION.IN0
WORDONE[17] => LessThan0.IN15
WORDONE[17] => LessThan1.IN15
WORDONE[17] => Add0.IN15
WORDONE[17] => Add1.IN47
WORDONE[17] => Mux16.IN66
WORDONE[17] => Mux16.IN67
WORDONE[17] => COMPUTATION[17].DATAA
WORDONE[17] => Mux18.IN68
WORDONE[17] => Mux18.IN69
WORDONE[17] => Mux17.IN3
WORDONE[18] => COMPUTATION.IN0
WORDONE[18] => COMPUTATION.IN0
WORDONE[18] => COMPUTATION.IN0
WORDONE[18] => LessThan0.IN14
WORDONE[18] => LessThan1.IN14
WORDONE[18] => Add0.IN14
WORDONE[18] => Add1.IN46
WORDONE[18] => Mux17.IN66
WORDONE[18] => Mux17.IN67
WORDONE[18] => COMPUTATION[18].DATAA
WORDONE[18] => Mux19.IN68
WORDONE[18] => Mux19.IN69
WORDONE[18] => Mux18.IN3
WORDONE[19] => COMPUTATION.IN0
WORDONE[19] => COMPUTATION.IN0
WORDONE[19] => COMPUTATION.IN0
WORDONE[19] => LessThan0.IN13
WORDONE[19] => LessThan1.IN13
WORDONE[19] => Add0.IN13
WORDONE[19] => Add1.IN45
WORDONE[19] => Mux18.IN66
WORDONE[19] => Mux18.IN67
WORDONE[19] => COMPUTATION[19].DATAA
WORDONE[19] => Mux20.IN68
WORDONE[19] => Mux20.IN69
WORDONE[19] => Mux19.IN3
WORDONE[20] => COMPUTATION.IN0
WORDONE[20] => COMPUTATION.IN0
WORDONE[20] => COMPUTATION.IN0
WORDONE[20] => LessThan0.IN12
WORDONE[20] => LessThan1.IN12
WORDONE[20] => Add0.IN12
WORDONE[20] => Add1.IN44
WORDONE[20] => Mux19.IN66
WORDONE[20] => Mux19.IN67
WORDONE[20] => COMPUTATION[20].DATAA
WORDONE[20] => Mux21.IN68
WORDONE[20] => Mux21.IN69
WORDONE[20] => Mux20.IN3
WORDONE[21] => COMPUTATION.IN0
WORDONE[21] => COMPUTATION.IN0
WORDONE[21] => COMPUTATION.IN0
WORDONE[21] => LessThan0.IN11
WORDONE[21] => LessThan1.IN11
WORDONE[21] => Add0.IN11
WORDONE[21] => Add1.IN43
WORDONE[21] => Mux20.IN66
WORDONE[21] => Mux20.IN67
WORDONE[21] => COMPUTATION[21].DATAA
WORDONE[21] => Mux22.IN68
WORDONE[21] => Mux22.IN69
WORDONE[21] => Mux21.IN3
WORDONE[22] => COMPUTATION.IN0
WORDONE[22] => COMPUTATION.IN0
WORDONE[22] => COMPUTATION.IN0
WORDONE[22] => LessThan0.IN10
WORDONE[22] => LessThan1.IN10
WORDONE[22] => Add0.IN10
WORDONE[22] => Add1.IN42
WORDONE[22] => Mux21.IN66
WORDONE[22] => Mux21.IN67
WORDONE[22] => COMPUTATION[22].DATAA
WORDONE[22] => Mux23.IN68
WORDONE[22] => Mux23.IN69
WORDONE[22] => Mux22.IN3
WORDONE[23] => COMPUTATION.IN0
WORDONE[23] => COMPUTATION.IN0
WORDONE[23] => COMPUTATION.IN0
WORDONE[23] => LessThan0.IN9
WORDONE[23] => LessThan1.IN9
WORDONE[23] => Add0.IN9
WORDONE[23] => Add1.IN41
WORDONE[23] => Mux22.IN66
WORDONE[23] => Mux22.IN67
WORDONE[23] => COMPUTATION[23].DATAA
WORDONE[23] => Mux24.IN68
WORDONE[23] => Mux24.IN69
WORDONE[23] => Mux23.IN3
WORDONE[24] => COMPUTATION.IN0
WORDONE[24] => COMPUTATION.IN0
WORDONE[24] => COMPUTATION.IN0
WORDONE[24] => LessThan0.IN8
WORDONE[24] => LessThan1.IN8
WORDONE[24] => Add0.IN8
WORDONE[24] => Add1.IN40
WORDONE[24] => Mux23.IN66
WORDONE[24] => Mux23.IN67
WORDONE[24] => COMPUTATION[24].DATAA
WORDONE[24] => Mux25.IN68
WORDONE[24] => Mux25.IN69
WORDONE[24] => Mux24.IN3
WORDONE[25] => COMPUTATION.IN0
WORDONE[25] => COMPUTATION.IN0
WORDONE[25] => COMPUTATION.IN0
WORDONE[25] => LessThan0.IN7
WORDONE[25] => LessThan1.IN7
WORDONE[25] => Add0.IN7
WORDONE[25] => Add1.IN39
WORDONE[25] => Mux24.IN66
WORDONE[25] => Mux24.IN67
WORDONE[25] => COMPUTATION[25].DATAA
WORDONE[25] => Mux26.IN68
WORDONE[25] => Mux26.IN69
WORDONE[25] => Mux25.IN3
WORDONE[26] => COMPUTATION.IN0
WORDONE[26] => COMPUTATION.IN0
WORDONE[26] => COMPUTATION.IN0
WORDONE[26] => LessThan0.IN6
WORDONE[26] => LessThan1.IN6
WORDONE[26] => Add0.IN6
WORDONE[26] => Add1.IN38
WORDONE[26] => Mux25.IN66
WORDONE[26] => Mux25.IN67
WORDONE[26] => COMPUTATION[26].DATAA
WORDONE[26] => Mux27.IN68
WORDONE[26] => Mux27.IN69
WORDONE[26] => Mux26.IN3
WORDONE[27] => COMPUTATION.IN0
WORDONE[27] => COMPUTATION.IN0
WORDONE[27] => COMPUTATION.IN0
WORDONE[27] => LessThan0.IN5
WORDONE[27] => LessThan1.IN5
WORDONE[27] => Add0.IN5
WORDONE[27] => Add1.IN37
WORDONE[27] => Mux26.IN66
WORDONE[27] => Mux26.IN67
WORDONE[27] => COMPUTATION[27].DATAA
WORDONE[27] => Mux28.IN68
WORDONE[27] => Mux28.IN69
WORDONE[27] => Mux27.IN3
WORDONE[28] => COMPUTATION.IN0
WORDONE[28] => COMPUTATION.IN0
WORDONE[28] => COMPUTATION.IN0
WORDONE[28] => LessThan0.IN4
WORDONE[28] => LessThan1.IN4
WORDONE[28] => Add0.IN4
WORDONE[28] => Add1.IN36
WORDONE[28] => Mux27.IN66
WORDONE[28] => Mux27.IN67
WORDONE[28] => COMPUTATION[28].DATAA
WORDONE[28] => Mux29.IN68
WORDONE[28] => Mux29.IN69
WORDONE[28] => Mux28.IN3
WORDONE[29] => COMPUTATION.IN0
WORDONE[29] => COMPUTATION.IN0
WORDONE[29] => COMPUTATION.IN0
WORDONE[29] => LessThan0.IN3
WORDONE[29] => LessThan1.IN3
WORDONE[29] => Add0.IN3
WORDONE[29] => Add1.IN35
WORDONE[29] => Mux28.IN66
WORDONE[29] => Mux28.IN67
WORDONE[29] => COMPUTATION[29].DATAA
WORDONE[29] => Mux30.IN68
WORDONE[29] => Mux30.IN69
WORDONE[29] => Mux29.IN3
WORDONE[30] => COMPUTATION.IN0
WORDONE[30] => COMPUTATION.IN0
WORDONE[30] => COMPUTATION.IN0
WORDONE[30] => LessThan0.IN2
WORDONE[30] => LessThan1.IN2
WORDONE[30] => Add0.IN2
WORDONE[30] => Add1.IN34
WORDONE[30] => Mux29.IN66
WORDONE[30] => Mux29.IN67
WORDONE[30] => COMPUTATION[30].DATAA
WORDONE[30] => Mux31.IN67
WORDONE[30] => Mux31.IN68
WORDONE[30] => Mux30.IN3
WORDONE[31] => COMPUTATION.IN0
WORDONE[31] => COMPUTATION.IN0
WORDONE[31] => COMPUTATION.IN0
WORDONE[31] => LessThan0.IN1
WORDONE[31] => LessThan1.IN1
WORDONE[31] => Add0.IN1
WORDONE[31] => Add1.IN33
WORDONE[31] => Mux0.IN67
WORDONE[31] => Mux30.IN66
WORDONE[31] => Mux30.IN67
WORDONE[31] => COMPUTATION[31].DATAA
WORDONE[31] => Mux31.IN4
WORDTWO[0] => COMPUTATION.IN1
WORDTWO[0] => COMPUTATION.IN1
WORDTWO[0] => COMPUTATION.IN1
WORDTWO[0] => LessThan0.IN64
WORDTWO[0] => LessThan1.IN64
WORDTWO[0] => Add0.IN64
WORDTWO[0] => Mult0.IN31
WORDTWO[0] => COMPUTATION[0].DATAB
WORDTWO[0] => Add1.IN32
WORDTWO[1] => COMPUTATION.IN1
WORDTWO[1] => COMPUTATION.IN1
WORDTWO[1] => COMPUTATION.IN1
WORDTWO[1] => LessThan0.IN63
WORDTWO[1] => LessThan1.IN63
WORDTWO[1] => Add0.IN63
WORDTWO[1] => Mult0.IN30
WORDTWO[1] => COMPUTATION[1].DATAB
WORDTWO[1] => Add1.IN31
WORDTWO[2] => COMPUTATION.IN1
WORDTWO[2] => COMPUTATION.IN1
WORDTWO[2] => COMPUTATION.IN1
WORDTWO[2] => LessThan0.IN62
WORDTWO[2] => LessThan1.IN62
WORDTWO[2] => Add0.IN62
WORDTWO[2] => Mult0.IN29
WORDTWO[2] => COMPUTATION[2].DATAB
WORDTWO[2] => Add1.IN30
WORDTWO[3] => COMPUTATION.IN1
WORDTWO[3] => COMPUTATION.IN1
WORDTWO[3] => COMPUTATION.IN1
WORDTWO[3] => LessThan0.IN61
WORDTWO[3] => LessThan1.IN61
WORDTWO[3] => Add0.IN61
WORDTWO[3] => Mult0.IN28
WORDTWO[3] => COMPUTATION[3].DATAB
WORDTWO[3] => Add1.IN29
WORDTWO[4] => COMPUTATION.IN1
WORDTWO[4] => COMPUTATION.IN1
WORDTWO[4] => COMPUTATION.IN1
WORDTWO[4] => LessThan0.IN60
WORDTWO[4] => LessThan1.IN60
WORDTWO[4] => Add0.IN60
WORDTWO[4] => Mult0.IN27
WORDTWO[4] => COMPUTATION[4].DATAB
WORDTWO[4] => Add1.IN28
WORDTWO[5] => COMPUTATION.IN1
WORDTWO[5] => COMPUTATION.IN1
WORDTWO[5] => COMPUTATION.IN1
WORDTWO[5] => LessThan0.IN59
WORDTWO[5] => LessThan1.IN59
WORDTWO[5] => Add0.IN59
WORDTWO[5] => Mult0.IN26
WORDTWO[5] => COMPUTATION[5].DATAB
WORDTWO[5] => Add1.IN27
WORDTWO[6] => COMPUTATION.IN1
WORDTWO[6] => COMPUTATION.IN1
WORDTWO[6] => COMPUTATION.IN1
WORDTWO[6] => LessThan0.IN58
WORDTWO[6] => LessThan1.IN58
WORDTWO[6] => Add0.IN58
WORDTWO[6] => Mult0.IN25
WORDTWO[6] => COMPUTATION[6].DATAB
WORDTWO[6] => Add1.IN26
WORDTWO[7] => COMPUTATION.IN1
WORDTWO[7] => COMPUTATION.IN1
WORDTWO[7] => COMPUTATION.IN1
WORDTWO[7] => LessThan0.IN57
WORDTWO[7] => LessThan1.IN57
WORDTWO[7] => Add0.IN57
WORDTWO[7] => Mult0.IN24
WORDTWO[7] => COMPUTATION[7].DATAB
WORDTWO[7] => Add1.IN25
WORDTWO[8] => COMPUTATION.IN1
WORDTWO[8] => COMPUTATION.IN1
WORDTWO[8] => COMPUTATION.IN1
WORDTWO[8] => LessThan0.IN56
WORDTWO[8] => LessThan1.IN56
WORDTWO[8] => Add0.IN56
WORDTWO[8] => Mult0.IN23
WORDTWO[8] => COMPUTATION[8].DATAB
WORDTWO[8] => Add1.IN24
WORDTWO[9] => COMPUTATION.IN1
WORDTWO[9] => COMPUTATION.IN1
WORDTWO[9] => COMPUTATION.IN1
WORDTWO[9] => LessThan0.IN55
WORDTWO[9] => LessThan1.IN55
WORDTWO[9] => Add0.IN55
WORDTWO[9] => Mult0.IN22
WORDTWO[9] => COMPUTATION[9].DATAB
WORDTWO[9] => Add1.IN23
WORDTWO[10] => COMPUTATION.IN1
WORDTWO[10] => COMPUTATION.IN1
WORDTWO[10] => COMPUTATION.IN1
WORDTWO[10] => LessThan0.IN54
WORDTWO[10] => LessThan1.IN54
WORDTWO[10] => Add0.IN54
WORDTWO[10] => Mult0.IN21
WORDTWO[10] => COMPUTATION[10].DATAB
WORDTWO[10] => Add1.IN22
WORDTWO[11] => COMPUTATION.IN1
WORDTWO[11] => COMPUTATION.IN1
WORDTWO[11] => COMPUTATION.IN1
WORDTWO[11] => LessThan0.IN53
WORDTWO[11] => LessThan1.IN53
WORDTWO[11] => Add0.IN53
WORDTWO[11] => Mult0.IN20
WORDTWO[11] => COMPUTATION[11].DATAB
WORDTWO[11] => Add1.IN21
WORDTWO[12] => COMPUTATION.IN1
WORDTWO[12] => COMPUTATION.IN1
WORDTWO[12] => COMPUTATION.IN1
WORDTWO[12] => LessThan0.IN52
WORDTWO[12] => LessThan1.IN52
WORDTWO[12] => Add0.IN52
WORDTWO[12] => Mult0.IN19
WORDTWO[12] => COMPUTATION[12].DATAB
WORDTWO[12] => Add1.IN20
WORDTWO[13] => COMPUTATION.IN1
WORDTWO[13] => COMPUTATION.IN1
WORDTWO[13] => COMPUTATION.IN1
WORDTWO[13] => LessThan0.IN51
WORDTWO[13] => LessThan1.IN51
WORDTWO[13] => Add0.IN51
WORDTWO[13] => Mult0.IN18
WORDTWO[13] => COMPUTATION[13].DATAB
WORDTWO[13] => Add1.IN19
WORDTWO[14] => COMPUTATION.IN1
WORDTWO[14] => COMPUTATION.IN1
WORDTWO[14] => COMPUTATION.IN1
WORDTWO[14] => LessThan0.IN50
WORDTWO[14] => LessThan1.IN50
WORDTWO[14] => Add0.IN50
WORDTWO[14] => Mult0.IN17
WORDTWO[14] => COMPUTATION[14].DATAB
WORDTWO[14] => Add1.IN18
WORDTWO[15] => COMPUTATION.IN1
WORDTWO[15] => COMPUTATION.IN1
WORDTWO[15] => COMPUTATION.IN1
WORDTWO[15] => LessThan0.IN49
WORDTWO[15] => LessThan1.IN49
WORDTWO[15] => Add0.IN49
WORDTWO[15] => Mult0.IN16
WORDTWO[15] => COMPUTATION[15].DATAB
WORDTWO[15] => Add1.IN17
WORDTWO[16] => COMPUTATION.IN1
WORDTWO[16] => COMPUTATION.IN1
WORDTWO[16] => COMPUTATION.IN1
WORDTWO[16] => LessThan0.IN48
WORDTWO[16] => LessThan1.IN48
WORDTWO[16] => Add0.IN48
WORDTWO[16] => COMPUTATION[16].DATAB
WORDTWO[16] => Add1.IN16
WORDTWO[17] => COMPUTATION.IN1
WORDTWO[17] => COMPUTATION.IN1
WORDTWO[17] => COMPUTATION.IN1
WORDTWO[17] => LessThan0.IN47
WORDTWO[17] => LessThan1.IN47
WORDTWO[17] => Add0.IN47
WORDTWO[17] => COMPUTATION[17].DATAB
WORDTWO[17] => Add1.IN15
WORDTWO[18] => COMPUTATION.IN1
WORDTWO[18] => COMPUTATION.IN1
WORDTWO[18] => COMPUTATION.IN1
WORDTWO[18] => LessThan0.IN46
WORDTWO[18] => LessThan1.IN46
WORDTWO[18] => Add0.IN46
WORDTWO[18] => COMPUTATION[18].DATAB
WORDTWO[18] => Add1.IN14
WORDTWO[19] => COMPUTATION.IN1
WORDTWO[19] => COMPUTATION.IN1
WORDTWO[19] => COMPUTATION.IN1
WORDTWO[19] => LessThan0.IN45
WORDTWO[19] => LessThan1.IN45
WORDTWO[19] => Add0.IN45
WORDTWO[19] => COMPUTATION[19].DATAB
WORDTWO[19] => Add1.IN13
WORDTWO[20] => COMPUTATION.IN1
WORDTWO[20] => COMPUTATION.IN1
WORDTWO[20] => COMPUTATION.IN1
WORDTWO[20] => LessThan0.IN44
WORDTWO[20] => LessThan1.IN44
WORDTWO[20] => Add0.IN44
WORDTWO[20] => COMPUTATION[20].DATAB
WORDTWO[20] => Add1.IN12
WORDTWO[21] => COMPUTATION.IN1
WORDTWO[21] => COMPUTATION.IN1
WORDTWO[21] => COMPUTATION.IN1
WORDTWO[21] => LessThan0.IN43
WORDTWO[21] => LessThan1.IN43
WORDTWO[21] => Add0.IN43
WORDTWO[21] => COMPUTATION[21].DATAB
WORDTWO[21] => Add1.IN11
WORDTWO[22] => COMPUTATION.IN1
WORDTWO[22] => COMPUTATION.IN1
WORDTWO[22] => COMPUTATION.IN1
WORDTWO[22] => LessThan0.IN42
WORDTWO[22] => LessThan1.IN42
WORDTWO[22] => Add0.IN42
WORDTWO[22] => COMPUTATION[22].DATAB
WORDTWO[22] => Add1.IN10
WORDTWO[23] => COMPUTATION.IN1
WORDTWO[23] => COMPUTATION.IN1
WORDTWO[23] => COMPUTATION.IN1
WORDTWO[23] => LessThan0.IN41
WORDTWO[23] => LessThan1.IN41
WORDTWO[23] => Add0.IN41
WORDTWO[23] => COMPUTATION[23].DATAB
WORDTWO[23] => Add1.IN9
WORDTWO[24] => COMPUTATION.IN1
WORDTWO[24] => COMPUTATION.IN1
WORDTWO[24] => COMPUTATION.IN1
WORDTWO[24] => LessThan0.IN40
WORDTWO[24] => LessThan1.IN40
WORDTWO[24] => Add0.IN40
WORDTWO[24] => COMPUTATION[24].DATAB
WORDTWO[24] => Add1.IN8
WORDTWO[25] => COMPUTATION.IN1
WORDTWO[25] => COMPUTATION.IN1
WORDTWO[25] => COMPUTATION.IN1
WORDTWO[25] => LessThan0.IN39
WORDTWO[25] => LessThan1.IN39
WORDTWO[25] => Add0.IN39
WORDTWO[25] => COMPUTATION[25].DATAB
WORDTWO[25] => Add1.IN7
WORDTWO[26] => COMPUTATION.IN1
WORDTWO[26] => COMPUTATION.IN1
WORDTWO[26] => COMPUTATION.IN1
WORDTWO[26] => LessThan0.IN38
WORDTWO[26] => LessThan1.IN38
WORDTWO[26] => Add0.IN38
WORDTWO[26] => COMPUTATION[26].DATAB
WORDTWO[26] => Add1.IN6
WORDTWO[27] => COMPUTATION.IN1
WORDTWO[27] => COMPUTATION.IN1
WORDTWO[27] => COMPUTATION.IN1
WORDTWO[27] => LessThan0.IN37
WORDTWO[27] => LessThan1.IN37
WORDTWO[27] => Add0.IN37
WORDTWO[27] => COMPUTATION[27].DATAB
WORDTWO[27] => Add1.IN5
WORDTWO[28] => COMPUTATION.IN1
WORDTWO[28] => COMPUTATION.IN1
WORDTWO[28] => COMPUTATION.IN1
WORDTWO[28] => LessThan0.IN36
WORDTWO[28] => LessThan1.IN36
WORDTWO[28] => Add0.IN36
WORDTWO[28] => COMPUTATION[28].DATAB
WORDTWO[28] => Add1.IN4
WORDTWO[29] => COMPUTATION.IN1
WORDTWO[29] => COMPUTATION.IN1
WORDTWO[29] => COMPUTATION.IN1
WORDTWO[29] => LessThan0.IN35
WORDTWO[29] => LessThan1.IN35
WORDTWO[29] => Add0.IN35
WORDTWO[29] => COMPUTATION[29].DATAB
WORDTWO[29] => Add1.IN3
WORDTWO[30] => COMPUTATION.IN1
WORDTWO[30] => COMPUTATION.IN1
WORDTWO[30] => COMPUTATION.IN1
WORDTWO[30] => LessThan0.IN34
WORDTWO[30] => LessThan1.IN34
WORDTWO[30] => Add0.IN34
WORDTWO[30] => COMPUTATION[30].DATAB
WORDTWO[30] => Add1.IN2
WORDTWO[31] => COMPUTATION.IN1
WORDTWO[31] => COMPUTATION.IN1
WORDTWO[31] => COMPUTATION.IN1
WORDTWO[31] => LessThan0.IN33
WORDTWO[31] => LessThan1.IN33
WORDTWO[31] => Add0.IN33
WORDTWO[31] => COMPUTATION[31].DATAB
WORDTWO[31] => Add1.IN1
COMPUTATION[0] <= COMPUTATION[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[1] <= COMPUTATION[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[2] <= COMPUTATION[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[3] <= COMPUTATION[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[4] <= COMPUTATION[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[5] <= COMPUTATION[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[6] <= COMPUTATION[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[7] <= COMPUTATION[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[8] <= COMPUTATION[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[9] <= COMPUTATION[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[10] <= COMPUTATION[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[11] <= COMPUTATION[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[12] <= COMPUTATION[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[13] <= COMPUTATION[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[14] <= COMPUTATION[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[15] <= COMPUTATION[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[16] <= COMPUTATION[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[17] <= COMPUTATION[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[18] <= COMPUTATION[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[19] <= COMPUTATION[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[20] <= COMPUTATION[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[21] <= COMPUTATION[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[22] <= COMPUTATION[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[23] <= COMPUTATION[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[24] <= COMPUTATION[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[25] <= COMPUTATION[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[26] <= COMPUTATION[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[27] <= COMPUTATION[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[28] <= COMPUTATION[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[29] <= COMPUTATION[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[30] <= COMPUTATION[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
COMPUTATION[31] <= COMPUTATION[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


