Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Mon Dec  9 17:14:42 2024
| Host             : eecs-digital-06 running 64-bit Ubuntu 24.04 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.274        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.200        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.015 |        3 |       --- |             --- |
| Slice Logic    |     0.023 |     9633 |       --- |             --- |
|   LUT as Logic |     0.018 |     3705 |     32600 |           11.37 |
|   CARRY4       |     0.003 |      486 |      8150 |            5.96 |
|   Register     |     0.001 |     4132 |     65200 |            6.34 |
|   F7/F8 Muxes  |    <0.001 |       32 |     32600 |            0.10 |
|   Others       |     0.000 |      237 |       --- |             --- |
| Signals        |     0.038 |    11428 |       --- |             --- |
| Block RAM      |     0.085 |       23 |        75 |           30.67 |
| DSPs           |     0.040 |       48 |       120 |           40.00 |
| I/O            |    <0.001 |        8 |       210 |            3.81 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.274 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.207 |       0.196 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+------------+-----------------+
| Clock | Domain     | Constraint (ns) |
+-------+------------+-----------------+
| gclk  | clk_100mhz |            10.0 |
+-------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top_level                            |     0.200 |
|   encryptorator                      |     0.047 |
|     vote_1_caster                    |     0.011 |
|       accumulator_bram               |     0.002 |
|       n_m_bram                       |     0.002 |
|     vote_1_reducer                   |     0.036 |
|       T_blocks_BRAM                  |     0.001 |
|       multiplier_TmodR_times_k       |     0.015 |
|       multiplier_m_times_N           |     0.014 |
|       product_Mn_block_pipeline      |     0.001 |
|       t_result_blocks_BRAM           |     0.003 |
|   expo                               |     0.148 |
|     result_computer                  |     0.101 |
|       mont_accumulator_inst          |     0.051 |
|       montgomery_squarer_stream_inst |     0.050 |
|     stage_1                          |     0.017 |
|       accumulator_bram               |     0.003 |
|       n_m_bram                       |     0.005 |
|     stage_2                          |     0.031 |
|       multiplier_TmodR_times_k       |     0.012 |
|       multiplier_m_times_N           |     0.013 |
|       product_Mn_block_pipeline      |     0.002 |
|       t_result_blocks_BRAM           |     0.002 |
|   spi_storage                        |     0.002 |
|     encryptor_bram                   |     0.002 |
+--------------------------------------+-----------+


