Warning (10268): Verilog HDL information at tb.v(59): always construct contains both blocking and non-blocking assignments File: C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v Line: 59
