vendor_name = ModelSim
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/Waveform.vwf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/ALU.cbx.xml
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/lpm_clshift_ved.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/lpm_clshift_ufc.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/add_sub_qdj.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/mux_j6e.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_and.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_or.tdf
source_file = 1, /home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_xor.tdf
design_name = ALU
instance = comp, \V~output , V~output, ALU, 1
instance = comp, \SELRES[3]~output , SELRES[3]~output, ALU, 1
instance = comp, \SELRES[2]~output , SELRES[2]~output, ALU, 1
instance = comp, \SELRES[1]~output , SELRES[1]~output, ALU, 1
instance = comp, \SELRES[0]~output , SELRES[0]~output, ALU, 1
instance = comp, \RX1[3]~input , RX1[3]~input, ALU, 1
instance = comp, \RX0[3]~input , RX0[3]~input, ALU, 1
instance = comp, \RX0[2]~input , RX0[2]~input, ALU, 1
instance = comp, \RX1[2]~input , RX1[2]~input, ALU, 1
instance = comp, \RX0[1]~input , RX0[1]~input, ALU, 1
instance = comp, \RX1[1]~input , RX1[1]~input, ALU, 1
instance = comp, \RX0[0]~input , RX0[0]~input, ALU, 1
instance = comp, \RX1[0]~input , RX1[0]~input, ALU, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~1 , inst7|LPM_ADD_SUB_component|auto_generated|op_1~1, ALU, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~3 , inst7|LPM_ADD_SUB_component|auto_generated|op_1~3, ALU, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~5 , inst7|LPM_ADD_SUB_component|auto_generated|op_1~5, ALU, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~7 , inst7|LPM_ADD_SUB_component|auto_generated|op_1~7, ALU, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~8 , inst7|LPM_ADD_SUB_component|auto_generated|op_1~8, ALU, 1
instance = comp, \ALUSEL[3]~input , ALUSEL[3]~input, ALU, 1
instance = comp, \ALUSEL[2]~input , ALUSEL[2]~input, ALU, 1
instance = comp, \ALUSEL[1]~input , ALUSEL[1]~input, ALU, 1
instance = comp, \ALUSEL[0]~input , ALUSEL[0]~input, ALU, 1
instance = comp, \CLK~input , CLK~input, ALU, 1
