AR tb testbench_arch D:/Xilinx_projects/SK/E7_FADD/tb.vhw sub00/vhpl03 1610538232
MO tb NULL F:/Xilinx/SK/E7_FADD/tb.tfw vlg26/tb.bin 1610713526
EN e7_fadd NULL F:/Xilinx/SK/E7_FADD/E7_FADD.vhd sub00/vhpl00 1610713527
MO glbl NULL F:/Xilinx/verilog/src/glbl.v vlg2D/glbl.bin 1610713526
AR e7_fadd behavioral F:/Xilinx/SK/E7_FADD/E7_FADD.vhd sub00/vhpl01 1610713528
